
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001291                       # Number of seconds simulated
sim_ticks                                  1291242141                       # Number of ticks simulated
final_tick                                 1291242141                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217676                       # Simulator instruction rate (inst/s)
host_op_rate                                   217676                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              135598443                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697276                       # Number of bytes of host memory used
host_seconds                                     9.52                       # Real time elapsed on the host
sim_insts                                     2072826                       # Number of instructions simulated
sim_ops                                       2072826                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        119872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             601856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       119872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        13632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147776                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9404                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         92834641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        291836820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         10557276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4510386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           793035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3469527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1338246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4113868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           495647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4312127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           892164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4262562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           198259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4163433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           148694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          3766915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1338246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4163433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           247823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3469527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           396517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3419963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1338246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4361692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          2726057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3915610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           495647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4163433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           247823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3320833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           396517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4411256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466106225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     92834641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     10557276                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       793035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1338246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       495647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       892164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       198259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       148694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1338246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       247823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       396517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1338246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      2726057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       495647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       247823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       396517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114444840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        92834641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       291836820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        10557276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4510386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          793035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3469527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1338246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4113868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          495647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4312127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          892164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4262562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          198259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4163433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          148694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         3766915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1338246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4163433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          247823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3469527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          396517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3419963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1338246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4361692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         2726057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3915610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          495647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4163433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          247823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3320833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          396517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4411256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            466106225                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133808                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74748                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5778                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87547                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 67114                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.660537                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26654                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               94                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3673                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2897                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            776                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          250                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     183630                       # DTB read hits
system.cpu00.dtb.read_misses                      629                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 184259                       # DTB read accesses
system.cpu00.dtb.write_hits                    128056                       # DTB write hits
system.cpu00.dtb.write_misses                    1116                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129172                       # DTB write accesses
system.cpu00.dtb.data_hits                     311686                       # DTB hits
system.cpu00.dtb.data_misses                     1745                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 313431                       # DTB accesses
system.cpu00.itb.fetch_hits                    150568                       # ITB hits
system.cpu00.itb.fetch_misses                     151                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                150719                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1934                       # Number of system calls
system.cpu00.numCycles                        1042841                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            88060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1197234                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133808                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96665                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      738589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12936                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6391                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          651                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  150568                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2719                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           840523                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.424392                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.695493                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 620022     73.77%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16609      1.98%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18710      2.23%     77.97% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17508      2.08%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38108      4.53%     84.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16287      1.94%     86.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18893      2.25%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11632      1.38%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82754      9.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             840523                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.128311                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.148050                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  94461                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              577954                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128359                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               35012                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4737                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26510                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1772                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1128427                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7311                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4737                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 110700                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 94486                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       223451                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147145                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              260004                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1108730                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2897                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                25793                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2079                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               222155                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            760254                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1372713                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1214724                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155702                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              669007                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  91247                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4086                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1713                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  155950                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             180380                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135584                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32243                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12643                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   971671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2804                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  956299                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1917                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        104340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        52592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          424                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       840523                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.137743                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.902190                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            536814     63.87%     63.87% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             76308      9.08%     72.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             63437      7.55%     80.49% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             46692      5.56%     86.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43600      5.19%     91.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29311      3.49%     94.72% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             25787      3.07%     97.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11228      1.34%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7346      0.87%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        840523                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4600     14.87%     14.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.25%     28.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.12% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  86      0.28%     28.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     28.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     28.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5961     19.28%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.68% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9958     32.20%     79.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6224     20.13%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              552470     57.77%     57.77% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12790      1.34%     59.11% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.11% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35721      3.74%     62.84% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.85% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.85% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37102      3.88%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.73% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             187534     19.61%     86.34% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130658     13.66%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               956299                       # Type of FU issued
system.cpu00.iq.rate                         0.917013                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30926                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032339                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2542294                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          956011                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       815491                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243670                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123230                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116956                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               862019                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125206                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21411                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        19355                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          437                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        16051                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          215                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        12526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4737                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 23293                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               61227                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1082331                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1474                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              180380                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135584                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1631                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  235                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               60921                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          437                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1669                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3153                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4822                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              948715                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              184277                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7584                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107856                       # number of nop insts executed
system.cpu00.iew.exec_refs                     313456                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110689                       # Number of branches executed
system.cpu00.iew.exec_stores                   129179                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.909741                       # Inst execution rate
system.cpu00.iew.wb_sent                       935788                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      932447                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545922                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  778452                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.894141                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701292                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        109098                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            4047                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       823333                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.176696                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.285024                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       574711     69.80%     69.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52244      6.35%     76.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51258      6.23%     82.37% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29965      3.64%     86.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34863      4.23%     90.25% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9023      1.10%     91.34% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12872      1.56%     92.91% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4817      0.59%     93.49% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53580      6.51%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       823333                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968813                       # Number of instructions committed
system.cpu00.commit.committedOps               968813                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280558                       # Number of memory references committed
system.cpu00.commit.loads                      161025                       # Number of loads committed
system.cpu00.commit.membars                      1041                       # Number of memory barriers committed
system.cpu00.commit.branches                   100178                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792259                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22225                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98679     10.19%     10.19% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503408     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162066     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119534     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968813                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53580                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1843673                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2173124                       # The number of ROB writes
system.cpu00.timesIdled                          1400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        202318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      69341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870134                       # Number of Instructions Simulated
system.cpu00.committedOps                      870134                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.198483                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.198483                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.834388                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.834388                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1145650                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613741                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151793                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102889                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4805                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2258                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17295                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          62.973573                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219389                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17359                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.638343                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        62818227                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    62.973573                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.983962                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.983962                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          560121                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         560121                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136533                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136533                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        80814                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        80814                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          842                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          842                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1116                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1116                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217347                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217347                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217347                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217347                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        14052                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        14052                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37594                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37594                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          349                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          349                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            9                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51646                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51646                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51646                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51646                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    495395217                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    495395217                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5514796936                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5514796936                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3611871                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3611871                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       263547                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       263547                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   6010192153                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   6010192153                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   6010192153                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   6010192153                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150585                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150585                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118408                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118408                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268993                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268993                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268993                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268993                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.093316                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.093316                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.317495                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.317495                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.293031                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.293031                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.191998                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.191998                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.191998                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.191998                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 35254.427626                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 35254.427626                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 146693.539820                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 146693.539820                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10349.200573                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10349.200573                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        29283                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        29283                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 116372.848875                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 116372.848875                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 116372.848875                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 116372.848875                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       164875                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3590                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    45.926184                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12775                       # number of writebacks
system.cpu00.dcache.writebacks::total           12775                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4437                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4437                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29839                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29839                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          158                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34276                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34276                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34276                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34276                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9615                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9615                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7755                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7755                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          191                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          191                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17370                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17370                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17370                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17370                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    285676821                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    285676821                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1170788251                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1170788251                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1656747                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1656747                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       254259                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       254259                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1456465072                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1456465072                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1456465072                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1456465072                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.063851                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.063851                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065494                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065494                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.160369                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.160369                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064574                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064574                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064574                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064574                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 29711.577847                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 29711.577847                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 150972.050419                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 150972.050419                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8674.068063                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8674.068063                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 31782.375000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 31782.375000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 83849.457225                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 83849.457225                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 83849.457225                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 83849.457225                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7381                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.625484                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            141586                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7893                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.938173                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       798239745                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.625484                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921144                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921144                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          309021                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         309021                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       141586                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        141586                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       141586                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         141586                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       141586                       # number of overall hits
system.cpu00.icache.overall_hits::total        141586                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8978                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8978                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8978                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8978                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8978                       # number of overall misses
system.cpu00.icache.overall_misses::total         8978                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    674457395                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    674457395                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    674457395                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    674457395                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    674457395                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    674457395                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       150564                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       150564                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       150564                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       150564                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       150564                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       150564                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059629                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059629                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059629                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059629                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059629                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059629                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 75123.345400                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 75123.345400                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 75123.345400                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 75123.345400                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 75123.345400                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 75123.345400                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          862                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    35.916667                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7381                       # number of writebacks
system.cpu00.icache.writebacks::total            7381                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1085                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1085                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1085                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1085                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1085                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1085                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7893                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7893                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7893                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7893                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7893                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7893                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    487626953                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    487626953                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    487626953                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    487626953                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    487626953                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    487626953                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052423                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052423                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052423                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052423                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052423                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052423                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61779.672241                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61779.672241                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61779.672241                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61779.672241                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61779.672241                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61779.672241                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 16958                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           13538                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             963                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              13216                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  7309                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           55.304177                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  1433                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           122                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            121                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      12067                       # DTB read hits
system.cpu01.dtb.read_misses                      376                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  12443                       # DTB read accesses
system.cpu01.dtb.write_hits                      4333                       # DTB write hits
system.cpu01.dtb.write_misses                      21                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  4354                       # DTB write accesses
system.cpu01.dtb.data_hits                      16400                       # DTB hits
system.cpu01.dtb.data_misses                      397                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  16797                       # DTB accesses
system.cpu01.itb.fetch_hits                     14022                       # ITB hits
system.cpu01.itb.fetch_misses                      61                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 14083                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         122676                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       102276                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     16958                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             8743                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       35324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2167                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        43073                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1907                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   14022                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 471                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            92831                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.101744                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.412381                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  73733     79.43%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1078      1.16%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   1227      1.32%     81.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   2596      2.80%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   3866      4.16%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    574      0.62%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   2210      2.38%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1014      1.09%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   6533      7.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              92831                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.138234                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.833708                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  12208                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               20886                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   14407                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1526                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  731                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1457                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 356                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                90776                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1441                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  731                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  13193                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  9014                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         8985                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   14858                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2977                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                87831                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 354                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  547                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1334                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  383                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             60791                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              113310                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         100519                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12785                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               45171                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  15620                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              206                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    5724                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              12294                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              5335                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             488                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            187                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    76760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               237                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   73789                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             301                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         17021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         7897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        92831                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.794875                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.803518                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             73188     78.84%     78.84% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              3080      3.32%     82.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              3976      4.28%     86.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              3018      3.25%     89.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              2132      2.30%     91.99% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              1971      2.12%     94.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              3681      3.97%     98.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1046      1.13%     99.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               739      0.80%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         92831                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1026     46.70%     46.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     46.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     46.70% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  80      3.64%     50.34% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     50.34% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     50.34% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                354     16.11%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     66.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  525     23.90%     90.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 212      9.65%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               51390     69.64%     69.65% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                215      0.29%     69.94% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2945      3.99%     73.93% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.93% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.93% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1926      2.61%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.54% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              12752     17.28%     93.82% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              4557      6.18%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                73789                       # Type of FU issued
system.cpu01.iq.rate                         0.601495                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      2197                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.029774                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           219192                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           80568                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        60414                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23715                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13480                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                63786                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12196                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            346                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2833                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         1664                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  731                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3061                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 858                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             83933                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             175                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               12294                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               5335                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              171                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 806                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          184                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          527                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                711                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               72645                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               12443                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1144                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                        6936                       # number of nop insts executed
system.cpu01.iew.exec_refs                      16797                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  13407                       # Number of branches executed
system.cpu01.iew.exec_stores                     4354                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.592170                       # Inst execution rate
system.cpu01.iew.wb_sent                        71426                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       70806                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   42099                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   54562                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.577179                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.771581                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         17705                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             611                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        47082                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.393654                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.563855                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        32524     69.08%     69.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         2993      6.36%     75.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2064      4.38%     79.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          870      1.85%     81.67% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1306      2.77%     84.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         1719      3.65%     88.09% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          461      0.98%     89.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         1860      3.95%     93.02% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         3285      6.98%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        47082                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              65616                       # Number of instructions committed
system.cpu01.commit.committedOps                65616                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        13132                       # Number of memory references committed
system.cpu01.commit.loads                        9461                       # Number of loads committed
system.cpu01.commit.membars                        43                       # Number of memory barriers committed
system.cpu01.commit.branches                    11336                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   55234                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                759                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass         5644      8.60%      8.60% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          41842     63.77%     72.37% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           153      0.23%     72.60% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     72.60% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      4.39%     76.99% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.99% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.99% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      2.93%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          9504     14.48%     94.40% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         3675      5.60%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           65616                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                3285                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     125909                       # The number of ROB reads
system.cpu01.rob.rob_writes                    169310                       # The number of ROB writes
system.cpu01.timesIdled                           285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         29845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     989505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     59976                       # Number of Instructions Simulated
system.cpu01.committedOps                       59976                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.045418                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.045418                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.488898                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.488898                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  90129                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 45900                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   262                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  123                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             749                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.562833                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             12013                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             807                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           14.885998                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1149446889                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.562833                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.321294                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.321294                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           29898                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          29898                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         8945                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          8945                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         2928                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2928                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           52                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           39                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           39                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        11873                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          11873                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        11873                       # number of overall hits
system.cpu01.dcache.overall_hits::total         11873                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1818                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1818                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          689                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          689                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           23                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           13                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2507                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2507                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2507                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2507                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    127945683                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    127945683                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     85836127                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     85836127                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       792963                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       792963                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       123066                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       123066                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       200853                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       200853                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    213781810                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    213781810                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    213781810                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    213781810                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        10763                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        10763                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         3617                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3617                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        14380                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        14380                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        14380                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        14380                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.168912                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.168912                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.190489                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.190489                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.306667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.306667                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.174339                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.174339                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.174339                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.174339                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 70377.163366                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 70377.163366                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 124580.735849                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 124580.735849                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 34476.652174                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 34476.652174                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9466.615385                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9466.615385                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 85273.956921                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 85273.956921                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 85273.956921                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 85273.956921                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3091                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          170                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             150                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.606667                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          170                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          467                       # number of writebacks
system.cpu01.dcache.writebacks::total             467                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1128                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1128                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          478                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          478                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1606                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1606                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1606                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1606                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          690                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          690                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          211                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           17                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           13                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          901                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          901                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     42376500                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     42376500                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     22901863                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     22901863                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       190404                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       190404                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       109134                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       109134                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       199692                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       199692                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     65278363                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     65278363                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     65278363                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     65278363                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.064109                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.064109                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.058336                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.058336                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.226667                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.226667                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.062656                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.062656                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.062656                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.062656                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 61415.217391                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 61415.217391                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 108539.635071                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 108539.635071                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 11200.235294                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11200.235294                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8394.923077                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8394.923077                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 72451.013319                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 72451.013319                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 72451.013319                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 72451.013319                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             331                       # number of replacements
system.cpu01.icache.tags.tagsinuse         115.939223                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             13067                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             772                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           16.926166                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   115.939223                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.226444                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.226444                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           28814                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          28814                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        13067                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         13067                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        13067                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          13067                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        13067                       # number of overall hits
system.cpu01.icache.overall_hits::total         13067                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          954                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          954                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          954                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          954                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          954                       # number of overall misses
system.cpu01.icache.overall_misses::total          954                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     97107198                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     97107198                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     97107198                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     97107198                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     97107198                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     97107198                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        14021                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        14021                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        14021                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        14021                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        14021                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        14021                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.068041                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.068041                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.068041                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.068041                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.068041                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.068041                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 101789.515723                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 101789.515723                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 101789.515723                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 101789.515723                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 101789.515723                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 101789.515723                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          331                       # number of writebacks
system.cpu01.icache.writebacks::total             331                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          182                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          182                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          182                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          772                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          772                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          772                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     70267200                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     70267200                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     70267200                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     70267200                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     70267200                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     70267200                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.055060                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.055060                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.055060                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.055060                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.055060                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.055060                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 91019.689119                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 91019.689119                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 91019.689119                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 91019.689119                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 91019.689119                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 91019.689119                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  9381                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            7432                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             718                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               7763                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  2997                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           38.606209                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   738                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       6714                       # DTB read hits
system.cpu02.dtb.read_misses                      342                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                   7056                       # DTB read accesses
system.cpu02.dtb.write_hits                      3422                       # DTB write hits
system.cpu02.dtb.write_misses                      29                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3451                       # DTB write accesses
system.cpu02.dtb.data_hits                      10136                       # DTB hits
system.cpu02.dtb.data_misses                      371                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  10507                       # DTB accesses
system.cpu02.itb.fetch_hits                      7031                       # ITB hits
system.cpu02.itb.fetch_misses                      67                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  7098                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          83868                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             5512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        65506                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      9381                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3736                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       23790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1609                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                222                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        42926                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2540                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles          109                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    7031                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 316                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            75903                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.863023                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.286019                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  64684     85.22%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    752      0.99%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    952      1.25%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    818      1.08%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1619      2.13%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    342      0.45%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    439      0.58%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    800      1.05%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5497      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              75903                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.111854                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.781061                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   8200                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               15361                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    7621                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1238                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  557                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                839                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                56420                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 970                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  557                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   8931                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8390                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         5247                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    8050                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1802                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                54116                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 380                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  436                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  463                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  302                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             39325                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups               76100                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          63288                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12807                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               27054                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  12271                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              122                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          104                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    4631                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6790                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              4272                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             301                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            108                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    48524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               128                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   46039                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             256                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         13330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         6606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        75903                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.606550                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.655440                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             64281     84.69%     84.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              2039      2.69%     87.37% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1800      2.37%     89.75% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              1183      1.56%     91.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1630      2.15%     93.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              1539      2.03%     95.48% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              2044      2.69%     98.17% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               724      0.95%     99.13% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               663      0.87%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         75903                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                   997     50.03%     50.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     50.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     50.03% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  84      4.21%     54.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     54.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     54.24% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                327     16.41%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     70.65% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  438     21.98%     92.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 147      7.38%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               30106     65.39%     65.40% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                186      0.40%     65.81% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     65.81% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2945      6.40%     72.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      4.19%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.39% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               7280     15.81%     92.20% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              3590      7.80%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                46039                       # Type of FU issued
system.cpu02.iq.rate                         0.548946                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      1993                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.043289                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           146400                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           48374                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        33101                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23830                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13630                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                35772                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12256                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            213                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1896                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1326                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          923                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  557                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2282                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1596                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             51025                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             117                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6790                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               4272                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               98                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1567                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          118                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          435                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                553                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               45119                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                7056                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             920                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        2373                       # number of nop insts executed
system.cpu02.iew.exec_refs                      10507                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   6690                       # Number of branches executed
system.cpu02.iew.exec_stores                     3451                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.537976                       # Inst execution rate
system.cpu02.iew.wb_sent                        44079                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       43520                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   25747                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   36060                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.518911                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.714004                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         13629                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             471                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        30898                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.198686                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.482416                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        23151     74.93%     74.93% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         1020      3.30%     78.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1459      4.72%     82.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          601      1.95%     84.90% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1010      3.27%     88.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          252      0.82%     88.98% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          405      1.31%     90.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          434      1.40%     91.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2566      8.30%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        30898                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              37037                       # Number of instructions committed
system.cpu02.commit.committedOps                37037                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7840                       # Number of memory references committed
system.cpu02.commit.loads                        4894                       # Number of loads committed
system.cpu02.commit.membars                        21                       # Number of memory barriers committed
system.cpu02.commit.branches                     5221                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   30652                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                427                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         1719      4.64%      4.64% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          22545     60.87%     65.51% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.31%     65.82% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     65.82% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      7.77%     73.59% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     73.59% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     73.59% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      5.18%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.77% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4915     13.27%     92.04% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2947      7.96%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           37037                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2566                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      78114                       # The number of ROB reads
system.cpu02.rob.rob_writes                    103396                       # The number of ROB writes
system.cpu02.timesIdled                           166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    1028313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     35322                       # Number of Instructions Simulated
system.cpu02.committedOps                       35322                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.374384                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.374384                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.421162                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.421162                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  54867                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 25607                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11162                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8154                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   142                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             488                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.142202                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6629                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             546                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           12.141026                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.142202                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.299097                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.299097                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           17839                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          17839                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         4229                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4229                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2346                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2346                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           35                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           16                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6575                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6575                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6575                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6575                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1412                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1412                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          572                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          572                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            6                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           11                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1984                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1984                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1984                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1984                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    104480712                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    104480712                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     79317123                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     79317123                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       453951                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       453951                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       125388                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       125388                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       199692                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       199692                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    183797835                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    183797835                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    183797835                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    183797835                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5641                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5641                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2918                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2918                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         8559                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         8559                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         8559                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         8559                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.250310                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.250310                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.196025                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.196025                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.146341                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.146341                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.407407                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.407407                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.231803                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.231803                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.231803                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.231803                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 73994.838527                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 73994.838527                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 138666.298951                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 138666.298951                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 75658.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 75658.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11398.909091                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11398.909091                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 92640.037802                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 92640.037802                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 92640.037802                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 92640.037802                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2582                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          129                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    23.261261                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          129                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          345                       # number of writebacks
system.cpu02.dcache.writebacks::total             345                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          949                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          949                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          431                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          431                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            3                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1380                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1380                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1380                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1380                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          463                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          141                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           11                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          604                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          604                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     32304825                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     32304825                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     19724209                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     19724209                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       113778                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       113778                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       198531                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       198531                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     52029034                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     52029034                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     52029034                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     52029034                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.082078                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.082078                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.048321                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.048321                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.073171                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.073171                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.070569                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.070569                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.070569                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.070569                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 69772.840173                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 69772.840173                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 139888.007092                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 139888.007092                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10343.454545                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10343.454545                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 86140.784768                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 86140.784768                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 86140.784768                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 86140.784768                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             116                       # number of replacements
system.cpu02.icache.tags.tagsinuse         107.612207                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              6412                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             522                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           12.283525                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   107.612207                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.210180                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.210180                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           14564                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          14564                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         6412                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          6412                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         6412                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           6412                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         6412                       # number of overall hits
system.cpu02.icache.overall_hits::total          6412                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          609                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          609                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          609                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          609                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          609                       # number of overall misses
system.cpu02.icache.overall_misses::total          609                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     30737473                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     30737473                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     30737473                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     30737473                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     30737473                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     30737473                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         7021                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         7021                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         7021                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         7021                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         7021                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         7021                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.086740                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.086740                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.086740                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.086740                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.086740                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.086740                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 50472.041051                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 50472.041051                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 50472.041051                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 50472.041051                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 50472.041051                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 50472.041051                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          116                       # number of writebacks
system.cpu02.icache.writebacks::total             116                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           87                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           87                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           87                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          522                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          522                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          522                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          522                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     24138349                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     24138349                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     24138349                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     24138349                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     24138349                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     24138349                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.074348                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.074348                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.074348                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.074348                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.074348                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.074348                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 46242.047893                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 46242.047893                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 46242.047893                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 46242.047893                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 46242.047893                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 46242.047893                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 20239                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           16640                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             853                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              15822                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  9752                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           61.635697                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  1594                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      17129                       # DTB read hits
system.cpu03.dtb.read_misses                      342                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  17471                       # DTB read accesses
system.cpu03.dtb.write_hits                      6117                       # DTB write hits
system.cpu03.dtb.write_misses                      27                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6144                       # DTB write accesses
system.cpu03.dtb.data_hits                      23246                       # DTB hits
system.cpu03.dtb.data_misses                      369                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  23615                       # DTB accesses
system.cpu03.itb.fetch_hits                     17201                       # ITB hits
system.cpu03.itb.fetch_misses                      68                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 17269                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          68617                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             7345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       124053                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     20239                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            11346                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       47687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1889                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2302                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   17201                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 395                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            58444                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.122596                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.952315                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  34669     59.32%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1031      1.76%     61.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   1872      3.20%     64.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   3634      6.22%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   5237      8.96%     79.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    523      0.89%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   2597      4.44%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1817      3.11%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   7064     12.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              58444                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.294956                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.807905                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   9678                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               28740                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   17437                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1958                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  621                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1608                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 331                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               113447                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1290                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  621                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  10826                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  9206                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        16515                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   18165                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3101                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               110972                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 399                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  627                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1007                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  225                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             75496                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              141370                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         128621                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12743                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               62464                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  13032                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              430                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          406                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    8178                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              17259                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              6972                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2004                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2055                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    97159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               719                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   95124                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             289                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         14290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        58444                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.627609                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.250576                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             33135     56.70%     56.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              3641      6.23%     62.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              4291      7.34%     70.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              4580      7.84%     78.10% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3369      5.76%     83.87% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              2865      4.90%     88.77% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5209      8.91%     97.68% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               726      1.24%     98.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               628      1.07%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         58444                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1000     27.02%     27.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     27.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     27.02% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  84      2.27%     29.29% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     29.29% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     29.29% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                401     10.83%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     40.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1520     41.07%     81.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 696     18.81%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               65823     69.20%     69.20% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                180      0.19%     69.39% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     69.39% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2933      3.08%     72.47% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.47% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.47% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1924      2.02%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.50% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              17991     18.91%     93.41% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              6269      6.59%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                95124                       # Type of FU issued
system.cpu03.iq.rate                         1.386304                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3701                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.038907                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           228697                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           98673                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        82091                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23985                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13520                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                86464                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12357                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            271                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2266                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1383                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1009                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  621                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  2555                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1097                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            107810                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             186                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               17259                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               6972                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              391                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1059                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          483                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                631                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               94214                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               17471                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             910                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        9932                       # number of nop insts executed
system.cpu03.iew.exec_refs                      23615                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  17227                       # Number of branches executed
system.cpu03.iew.exec_stores                     6144                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.373042                       # Inst execution rate
system.cpu03.iew.wb_sent                        93055                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       92488                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   51962                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   65251                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.347888                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.796340                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         14830                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           648                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             530                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        56182                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.648304                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.643284                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        34551     61.50%     61.50% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         5212      9.28%     70.78% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         2447      4.36%     75.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1311      2.33%     77.46% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2639      4.70%     82.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2667      4.75%     86.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          616      1.10%     88.01% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         2933      5.22%     93.23% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         3806      6.77%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        56182                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              92605                       # Number of instructions committed
system.cpu03.commit.committedOps                92605                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        20582                       # Number of memory references committed
system.cpu03.commit.loads                       14993                       # Number of loads committed
system.cpu03.commit.membars                       300                       # Number of memory barriers committed
system.cpu03.commit.branches                    15579                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   78376                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1100                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass         9021      9.74%      9.74% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          57786     62.40%     72.14% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.12%     72.27% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      3.11%     75.37% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      2.07%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.45% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         15293     16.51%     93.96% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5592      6.04%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           92605                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                3806                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     158862                       # The number of ROB reads
system.cpu03.rob.rob_writes                    217108                       # The number of ROB writes
system.cpu03.timesIdled                           172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                         10173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1001559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     83588                       # Number of Instructions Simulated
system.cpu03.committedOps                       83588                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.820895                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.820895                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.218182                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.218182                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 121348                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 62104                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   242                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  100                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             627                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.308822                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             19162                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             686                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           27.932945                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1171517499                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.308822                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.286075                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.286075                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           43886                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          43886                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        14165                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         14165                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4578                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4578                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           41                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           26                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        18743                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          18743                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        18743                       # number of overall hits
system.cpu03.dcache.overall_hits::total         18743                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1745                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1745                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          967                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          967                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           20                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           16                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2712                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2712                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2712                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2712                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    123497892                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    123497892                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     94335812                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     94335812                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       622296                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       622296                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       124227                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       124227                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       218268                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       218268                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    217833704                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    217833704                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    217833704                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    217833704                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        15910                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        15910                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5545                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5545                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        21455                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        21455                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        21455                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        21455                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.109679                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.109679                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.174391                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.174391                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.327869                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.327869                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.380952                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.380952                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.126404                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.126404                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.126404                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.126404                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 70772.430946                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 70772.430946                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 97555.131334                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 97555.131334                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 31114.800000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 31114.800000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  7764.187500                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  7764.187500                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 80322.162242                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 80322.162242                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 80322.162242                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 80322.162242                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         3201                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             139                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    23.028777                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          397                       # number of writebacks
system.cpu03.dcache.writebacks::total             397                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1140                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1140                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          619                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          619                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            8                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1759                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1759                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1759                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1759                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          605                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          348                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          348                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           15                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          953                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          953                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          953                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          953                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     37545579                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     37545579                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     26434786                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     26434786                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       134676                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       134676                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       109134                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       109134                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       215946                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       215946                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     63980365                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     63980365                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     63980365                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     63980365                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.038026                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.038026                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.062759                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.062759                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.196721                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.196721                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.044419                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.044419                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.044419                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.044419                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 62058.808264                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 62058.808264                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 75962.028736                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 75962.028736                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data        11223                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11223                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  7275.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  7275.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 67135.745016                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 67135.745016                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 67135.745016                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 67135.745016                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             203                       # number of replacements
system.cpu03.icache.tags.tagsinuse         108.601239                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             16417                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             661                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           24.836611                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   108.601239                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.212112                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.212112                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           35059                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          35059                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        16417                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         16417                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        16417                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          16417                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        16417                       # number of overall hits
system.cpu03.icache.overall_hits::total         16417                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          782                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          782                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          782                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          782                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          782                       # number of overall misses
system.cpu03.icache.overall_misses::total          782                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     41968988                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     41968988                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     41968988                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     41968988                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     41968988                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     41968988                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        17199                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        17199                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        17199                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        17199                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        17199                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        17199                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.045468                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.045468                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.045468                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.045468                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.045468                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.045468                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 53668.782609                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 53668.782609                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 53668.782609                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 53668.782609                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 53668.782609                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 53668.782609                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          203                       # number of writebacks
system.cpu03.icache.writebacks::total             203                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          121                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          121                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          121                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          661                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          661                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          661                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          661                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          661                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          661                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     31336550                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     31336550                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     31336550                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     31336550                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     31336550                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     31336550                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.038432                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.038432                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.038432                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.038432                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.038432                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.038432                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 47407.791225                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 47407.791225                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 47407.791225                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 47407.791225                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 47407.791225                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 47407.791225                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 24769                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           19618                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1107                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              17978                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 11857                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           65.952831                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2245                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      19824                       # DTB read hits
system.cpu04.dtb.read_misses                      412                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  20236                       # DTB read accesses
system.cpu04.dtb.write_hits                      6777                       # DTB write hits
system.cpu04.dtb.write_misses                      30                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  6807                       # DTB write accesses
system.cpu04.dtb.data_hits                      26601                       # DTB hits
system.cpu04.dtb.data_misses                      442                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  27043                       # DTB accesses
system.cpu04.itb.fetch_hits                     21457                       # ITB hits
system.cpu04.itb.fetch_misses                      65                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 21522                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          74839                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             8747                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       147532                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     24769                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            14102                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       54480                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2461                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2359                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   21457                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 477                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            66971                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.202924                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.967009                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  38509     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1315      1.96%     59.46% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   2468      3.69%     63.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   3877      5.79%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   6454      9.64%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    708      1.06%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   3467      5.18%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1892      2.83%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   8281     12.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              66971                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.330964                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.971325                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  11198                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               31676                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   21010                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2230                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  847                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               2345                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 397                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               133013                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1628                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  847                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  12552                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 10584                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        17469                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   21781                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3728                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               129350                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 554                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  727                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1429                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  402                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             87407                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              161922                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         148979                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12937                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               67776                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  19631                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              459                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          431                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    8805                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              20385                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              8146                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2111                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2121                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   112009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               754                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  107851                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             378                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         22008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        10683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          150                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        66971                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.610413                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.223412                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             37563     56.09%     56.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              4527      6.76%     62.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              5637      8.42%     71.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              4723      7.05%     78.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4042      6.04%     84.35% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              3456      5.16%     89.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              5447      8.13%     97.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               857      1.28%     98.93% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               719      1.07%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         66971                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1009     27.29%     27.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     27.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     27.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  88      2.38%     29.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     29.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                378     10.22%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     39.90% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1503     40.65%     80.55% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 719     19.45%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               74939     69.48%     69.49% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                188      0.17%     69.66% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     69.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2932      2.72%     72.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1937      1.80%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              20841     19.32%     93.50% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              7010      6.50%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               107851                       # Type of FU issued
system.cpu04.iq.rate                         1.441107                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3697                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.034279                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           262437                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          121054                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        94014                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             24311                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13746                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                99024                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12520                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            392                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         3773                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         2345                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1180                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  847                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3543                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1061                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            124730                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             222                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               20385                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               8146                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              411                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1021                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          219                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          637                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                856                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              106520                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               20236                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1331                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       11967                       # number of nop insts executed
system.cpu04.iew.exec_refs                      27043                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  20137                       # Number of branches executed
system.cpu04.iew.exec_stores                     6807                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.423322                       # Inst execution rate
system.cpu04.iew.wb_sent                       105096                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      104420                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   58879                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   74154                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.395262                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.794010                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         22692                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           604                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             724                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        63534                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.587229                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.625084                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        39770     62.60%     62.60% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         5990      9.43%     72.02% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         2922      4.60%     76.62% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1537      2.42%     79.04% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2296      3.61%     82.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2878      4.53%     87.19% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          605      0.95%     88.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         3094      4.87%     93.01% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         4442      6.99%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        63534                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             100843                       # Number of instructions committed
system.cpu04.commit.committedOps               100843                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        22413                       # Number of memory references committed
system.cpu04.commit.loads                       16612                       # Number of loads committed
system.cpu04.commit.membars                       279                       # Number of memory barriers committed
system.cpu04.commit.branches                    17534                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   85587                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1324                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        10092     10.01%     10.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          63143     62.62%     72.62% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.11%     72.74% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     72.74% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      2.85%     75.59% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.59% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.59% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.90%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.49% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         16891     16.75%     94.24% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         5804      5.76%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          100843                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                4442                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     181340                       # The number of ROB reads
system.cpu04.rob.rob_writes                    250489                       # The number of ROB writes
system.cpu04.timesIdled                           179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     995484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     90755                       # Number of Instructions Simulated
system.cpu04.committedOps                       90755                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.824627                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.824627                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.212670                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.212670                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 136098                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 71031                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8150                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   557                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  150                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             981                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          16.992009                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             20294                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1038                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           19.551060                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1176523731                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    16.992009                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.265500                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.265500                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           49694                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          49694                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        15926                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         15926                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         3990                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         3990                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           64                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           64                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           42                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           42                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        19916                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          19916                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        19916                       # number of overall hits
system.cpu04.dcache.overall_hits::total         19916                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2363                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2363                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         1745                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1745                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           29                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         4108                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4108                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         4108                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4108                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    134187219                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    134187219                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    103586662                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    103586662                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       815022                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       815022                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       247293                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       247293                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       342495                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       342495                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    237773881                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    237773881                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    237773881                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    237773881                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        18289                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        18289                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         5735                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         5735                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        24024                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        24024                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        24024                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        24024                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.129203                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.129203                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.304272                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.304272                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.311828                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.311828                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.170996                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.170996                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.170996                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.170996                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 56786.804486                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 56786.804486                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 59361.983954                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 59361.983954                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 28104.206897                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 28104.206897                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 11775.857143                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 11775.857143                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 57880.691577                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 57880.691577                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 57880.691577                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 57880.691577                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         3585                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             153                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.431373                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets   115.500000                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          731                       # number of writebacks
system.cpu04.dcache.writebacks::total             731                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1397                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1397                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         1232                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         1232                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2629                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2629                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2629                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2629                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          966                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          966                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          513                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          513                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           20                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           20                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1479                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1479                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1479                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1479                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     43639668                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     43639668                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     28608182                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     28608182                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       436536                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       436536                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       228717                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       228717                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       337851                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       337851                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     72247850                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     72247850                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     72247850                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     72247850                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.052819                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.052819                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.089451                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.089451                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.215054                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.215054                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.317460                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.317460                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.061563                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.061563                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.061563                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.061563                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 45175.639752                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 45175.639752                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 55766.436647                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 55766.436647                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 21826.800000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21826.800000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 11435.850000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 11435.850000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 48849.121028                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 48849.121028                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 48849.121028                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 48849.121028                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             335                       # number of replacements
system.cpu04.icache.tags.tagsinuse         102.933284                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             20508                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             805                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           25.475776                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   102.933284                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.201042                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.201042                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           43715                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          43715                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        20508                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         20508                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        20508                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          20508                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        20508                       # number of overall hits
system.cpu04.icache.overall_hits::total         20508                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          947                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          947                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          947                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          947                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          947                       # number of overall misses
system.cpu04.icache.overall_misses::total          947                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     36312597                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     36312597                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     36312597                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     36312597                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     36312597                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     36312597                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        21455                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        21455                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        21455                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        21455                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        21455                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        21455                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.044139                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.044139                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.044139                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.044139                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.044139                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.044139                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 38344.875396                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 38344.875396                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 38344.875396                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 38344.875396                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 38344.875396                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 38344.875396                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          335                       # number of writebacks
system.cpu04.icache.writebacks::total             335                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          142                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          142                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          142                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          805                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          805                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          805                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          805                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          805                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          805                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     27691011                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     27691011                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     27691011                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     27691011                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     27691011                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     27691011                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.037520                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.037520                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.037520                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.037520                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.037520                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.037520                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 34398.771429                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 34398.771429                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 34398.771429                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 34398.771429                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 34398.771429                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 34398.771429                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 31635                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           24889                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1252                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              24620                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 16079                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           65.308692                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  2966                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            97                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      24027                       # DTB read hits
system.cpu05.dtb.read_misses                      384                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  24411                       # DTB read accesses
system.cpu05.dtb.write_hits                      7265                       # DTB write hits
system.cpu05.dtb.write_misses                      30                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  7295                       # DTB write accesses
system.cpu05.dtb.data_hits                      31292                       # DTB hits
system.cpu05.dtb.data_misses                      414                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  31706                       # DTB accesses
system.cpu05.itb.fetch_hits                     28531                       # ITB hits
system.cpu05.itb.fetch_misses                      69                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 28600                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          77871                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            10297                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       176936                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     31635                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            19051                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       55222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2757                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2124                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   28531                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 498                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            69121                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.559801                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.944424                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  33438     48.38%     48.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   1883      2.72%     51.10% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   2643      3.82%     54.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   5844      8.45%     63.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   8621     12.47%     75.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1139      1.65%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   5416      7.84%     85.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1536      2.22%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   8601     12.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              69121                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.406249                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.272168                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  12507                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               25047                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   28457                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2168                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  932                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               3155                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 460                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               161372                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1922                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  932                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  13916                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 10254                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        11237                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   29123                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                3649                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               157201                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 411                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  666                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1623                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  381                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            104527                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              189494                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         176795                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12693                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               84271                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  20256                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              358                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          333                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    8089                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              24581                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              8672                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            1713                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1037                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   134843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               554                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  130646                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             395                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         22390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        10568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          136                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        69121                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.890106                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.289820                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             33319     48.20%     48.20% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              4600      6.65%     54.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              8220     11.89%     66.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              6709      9.71%     76.46% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              3752      5.43%     81.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              3684      5.33%     87.22% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              6732      9.74%     96.95% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1181      1.71%     98.66% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               924      1.34%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         69121                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1163     36.06%     36.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     36.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     36.06% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  90      2.79%     38.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     38.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     38.85% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                385     11.94%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     50.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  983     30.48%     81.27% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 604     18.73%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               93031     71.21%     71.21% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                189      0.14%     71.36% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     71.36% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2933      2.24%     73.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.60% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1926      1.47%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.08% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              24954     19.10%     94.18% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              7609      5.82%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               130646                       # Type of FU issued
system.cpu05.iq.rate                         1.677723                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      3225                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.024685                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           310117                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          144492                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       116640                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23916                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13336                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10375                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               121549                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12318                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            947                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         3857                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         2542                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         1114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  932                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3510                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1327                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            151902                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             283                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               24581                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               8672                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              298                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1280                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          281                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          670                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                951                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              129115                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               24411                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1531                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       16505                       # number of nop insts executed
system.cpu05.iew.exec_refs                      31706                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  26632                       # Number of branches executed
system.cpu05.iew.exec_stores                     7295                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.658063                       # Inst execution rate
system.cpu05.iew.wb_sent                       127739                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      127015                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   73896                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   90098                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.631095                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.820174                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         23569                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             806                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        65582                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.942179                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.837439                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        36991     56.40%     56.40% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         6858     10.46%     66.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3258      4.97%     71.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1451      2.21%     74.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1957      2.98%     77.03% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         4361      6.65%     83.68% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          723      1.10%     84.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         4190      6.39%     91.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         5793      8.83%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        65582                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             127372                       # Number of instructions committed
system.cpu05.commit.committedOps               127372                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        26854                       # Number of memory references committed
system.cpu05.commit.loads                       20724                       # Number of loads committed
system.cpu05.commit.membars                       191                       # Number of memory barriers committed
system.cpu05.commit.branches                    23959                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  108077                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               2001                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        14369     11.28%     11.28% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          81035     63.62%     74.90% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.09%     74.99% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.99% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      2.26%     77.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     77.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     77.25% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.51%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         20915     16.42%     95.18% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         6140      4.82%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          127372                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                5793                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     209547                       # The number of ROB reads
system.cpu05.rob.rob_writes                    305396                       # The number of ROB writes
system.cpu05.timesIdled                           166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          8750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     992155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    113007                       # Number of Instructions Simulated
system.cpu05.committedOps                      113007                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.689081                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.689081                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.451208                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.451208                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 162099                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 87482                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8120                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   652                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  290                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements            1019                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.231654                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             25110                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1077                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           23.314763                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1153750716                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.231654                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.253620                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.253620                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           57738                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          57738                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        19573                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         19573                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         5146                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         5146                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          117                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          117                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           89                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           89                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        24719                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          24719                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        24719                       # number of overall hits
system.cpu05.dcache.overall_hits::total         24719                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2362                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2362                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          851                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          851                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           48                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           41                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3213                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3213                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3213                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3213                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    127979352                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    127979352                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     89632598                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     89632598                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data      1122687                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total      1122687                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       487620                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       487620                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       244971                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       244971                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    217611950                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    217611950                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    217611950                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    217611950                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        21935                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        21935                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         5997                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         5997                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        27932                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        27932                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        27932                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        27932                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.107682                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.107682                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.141904                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.141904                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.290909                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.290909                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.315385                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.315385                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.115029                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.115029                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.115029                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.115029                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 54182.621507                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 54182.621507                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 105326.202115                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 105326.202115                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 23389.312500                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 23389.312500                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 11893.170732                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 11893.170732                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 67728.586990                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 67728.586990                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 67728.586990                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 67728.586990                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3525                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             163                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    21.625767                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          632                       # number of writebacks
system.cpu05.dcache.writebacks::total             632                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1319                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1319                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          561                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          561                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            9                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1880                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1880                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1880                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1880                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1043                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          290                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          290                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           39                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           41                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           41                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1333                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1333                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1333                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1333                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     44308404                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     44308404                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     24065186                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     24065186                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       495747                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       495747                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       442341                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       442341                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       242649                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       242649                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     68373590                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     68373590                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     68373590                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     68373590                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.047550                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.047550                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.048358                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.048358                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.236364                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.236364                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.315385                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.315385                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.047723                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.047723                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.047723                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.047723                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 42481.691275                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 42481.691275                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 82983.400000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 82983.400000                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 12711.461538                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12711.461538                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 10788.804878                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 10788.804878                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 51293.015754                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 51293.015754                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 51293.015754                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 51293.015754                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             433                       # number of replacements
system.cpu05.icache.tags.tagsinuse          99.580370                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             27461                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             909                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           30.210121                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    99.580370                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.194493                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.194493                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           57969                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          57969                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        27461                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         27461                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        27461                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          27461                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        27461                       # number of overall hits
system.cpu05.icache.overall_hits::total         27461                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1069                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1069                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1069                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1069                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1069                       # number of overall misses
system.cpu05.icache.overall_misses::total         1069                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     41352497                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     41352497                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     41352497                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     41352497                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     41352497                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     41352497                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        28530                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        28530                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        28530                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        28530                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        28530                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        28530                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.037469                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.037469                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.037469                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.037469                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.037469                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.037469                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 38683.346118                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 38683.346118                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 38683.346118                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 38683.346118                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 38683.346118                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 38683.346118                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          433                       # number of writebacks
system.cpu05.icache.writebacks::total             433                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          160                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          160                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          160                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          909                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          909                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          909                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          909                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     30872150                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     30872150                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     30872150                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     30872150                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     30872150                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     30872150                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.031861                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.031861                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.031861                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.031861                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.031861                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.031861                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 33962.761276                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 33962.761276                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 33962.761276                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 33962.761276                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 33962.761276                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 33962.761276                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 34222                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           25057                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1420                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              24313                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 16942                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           69.682886                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  4094                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           111                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits               11                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      28409                       # DTB read hits
system.cpu06.dtb.read_misses                      391                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  28800                       # DTB read accesses
system.cpu06.dtb.write_hits                     10127                       # DTB write hits
system.cpu06.dtb.write_misses                      32                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                 10159                       # DTB write accesses
system.cpu06.dtb.data_hits                      38536                       # DTB hits
system.cpu06.dtb.data_misses                      423                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  38959                       # DTB accesses
system.cpu06.itb.fetch_hits                     30379                       # ITB hits
system.cpu06.itb.fetch_misses                      69                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 30448                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          89470                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       200761                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     34222                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            21047                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       66431                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  3113                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                522                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2420                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   30379                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 515                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            81623                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.459613                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.984541                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  41736     51.13%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2292      2.81%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3703      4.54%     58.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   5229      6.41%     64.88% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   9387     11.50%     76.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1477      1.81%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   4829      5.92%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   2291      2.81%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  10679     13.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              81623                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.382497                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.243892                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  13809                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               33934                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   30038                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2762                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1070                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               4358                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 508                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               182291                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2145                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1070                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  15599                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                 11680                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        18304                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   30870                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                4090                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               177169                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 416                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  832                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1475                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  447                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            118018                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              214544                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         201849                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12689                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               92571                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  25447                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              610                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          587                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   10806                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              29380                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             12085                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            3409                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2613                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   151955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              1074                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  146128                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             417                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         29043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        14127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          255                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        81623                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.790280                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.272223                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             41576     50.94%     50.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              6144      7.53%     58.46% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              7852      9.62%     68.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              6535      8.01%     76.09% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              5632      6.90%     82.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              4753      5.82%     88.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              6663      8.16%     96.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1340      1.64%     98.62% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              1128      1.38%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         81623                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1186     26.39%     26.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     26.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     26.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  83      1.85%     28.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     28.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     28.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                385      8.57%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     36.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1783     39.68%     76.48% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1057     23.52%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              100955     69.09%     69.09% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                185      0.13%     69.22% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2924      2.00%     71.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.22% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1925      1.32%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.53% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              29609     20.26%     92.80% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             10526      7.20%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               146128                       # Type of FU issued
system.cpu06.iq.rate                         1.633263                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      4494                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.030754                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           354694                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          168717                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       131699                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24096                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13402                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10360                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               138191                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12427                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           1274                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         5115                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3484                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1177                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1070                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  4321                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1382                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            171220                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             290                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               29380                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts              12085                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              548                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1328                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          318                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          780                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1098                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              144356                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               28800                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1772                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       18191                       # number of nop insts executed
system.cpu06.iew.exec_refs                      38959                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  28099                       # Number of branches executed
system.cpu06.iew.exec_stores                    10159                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.613457                       # Inst execution rate
system.cpu06.iew.wb_sent                       142859                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      142059                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   79332                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   99922                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.587784                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.793939                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         30762                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             934                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        77080                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.806357                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.788663                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        45420     58.93%     58.93% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         7480      9.70%     68.63% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         4095      5.31%     73.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         2140      2.78%     76.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2766      3.59%     80.31% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         3428      4.45%     84.75% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          901      1.17%     85.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         3266      4.24%     90.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         7584      9.84%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        77080                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             139234                       # Number of instructions committed
system.cpu06.commit.committedOps               139234                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        32866                       # Number of memory references committed
system.cpu06.commit.loads                       24265                       # Number of loads committed
system.cpu06.commit.membars                       399                       # Number of memory barriers committed
system.cpu06.commit.branches                    24697                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  118686                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               2834                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        15252     10.95%     10.95% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          85794     61.62%     72.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.08%     72.66% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     72.66% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.07%     74.72% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.72% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.72% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.38%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.10% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         24664     17.71%     93.82% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         8611      6.18%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          139234                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                7584                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     238257                       # The number of ROB reads
system.cpu06.rob.rob_writes                    344513                       # The number of ROB writes
system.cpu06.timesIdled                           176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     981008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    123986                       # Number of Instructions Simulated
system.cpu06.committedOps                      123986                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.721614                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.721614                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.385783                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.385783                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 183521                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 99360                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11115                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8121                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   889                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  391                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements            1162                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.359195                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             31158                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1219                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           25.560295                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1163106054                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.359195                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.239987                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.239987                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           70952                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          70952                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        23154                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         23154                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         7408                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         7408                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data          156                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data          127                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          127                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        30562                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          30562                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        30562                       # number of overall hits
system.cpu06.dcache.overall_hits::total         30562                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2728                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2728                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1011                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1011                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           55                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           53                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3739                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3739                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3739                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3739                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    135761535                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    135761535                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     97527397                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     97527397                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1201635                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1201635                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       604881                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       604881                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       304182                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       304182                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    233288932                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    233288932                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    233288932                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    233288932                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        25882                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        25882                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         8419                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         8419                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        34301                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        34301                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        34301                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        34301                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.105401                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.105401                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.120086                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.120086                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.260664                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.260664                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.294444                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.294444                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.109006                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.109006                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.109006                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.109006                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 49765.958578                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 49765.958578                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 96466.268051                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 96466.268051                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 21847.909091                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 21847.909091                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 11412.849057                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 11412.849057                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 62393.402514                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 62393.402514                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 62393.402514                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 62393.402514                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3417                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             158                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    21.626582                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          688                       # number of writebacks
system.cpu06.dcache.writebacks::total             688                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1421                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1421                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          612                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          612                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         2033                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         2033                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         2033                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         2033                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1307                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1307                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          399                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          399                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           45                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           52                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1706                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1706                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1706                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1706                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     47666016                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     47666016                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     27643387                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     27643387                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       517806                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       517806                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       549153                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       549153                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       299538                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       299538                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     75309403                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     75309403                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     75309403                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     75309403                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.050498                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.050498                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.047393                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.047393                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.213270                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.213270                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.288889                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.288889                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.049736                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.049736                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.049736                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.049736                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 36469.790360                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 36469.790360                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 69281.671679                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 69281.671679                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 11506.800000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11506.800000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10560.634615                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10560.634615                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 44143.847011                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 44143.847011                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 44143.847011                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 44143.847011                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             520                       # number of replacements
system.cpu06.icache.tags.tagsinuse          95.222786                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             29214                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            1000                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           29.214000                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    95.222786                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.185982                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.185982                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           61746                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          61746                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        29214                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         29214                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        29214                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          29214                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        29214                       # number of overall hits
system.cpu06.icache.overall_hits::total         29214                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1159                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1159                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1159                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1159                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1159                       # number of overall misses
system.cpu06.icache.overall_misses::total         1159                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     37080016                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     37080016                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     37080016                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     37080016                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     37080016                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     37080016                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        30373                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        30373                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        30373                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        30373                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        30373                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        30373                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.038159                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.038159                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.038159                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.038159                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.038159                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.038159                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 31993.111303                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 31993.111303                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 31993.111303                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 31993.111303                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 31993.111303                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 31993.111303                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          520                       # number of writebacks
system.cpu06.icache.writebacks::total             520                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          159                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          159                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          159                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         1000                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         1000                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         1000                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         1000                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     28057885                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     28057885                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     28057885                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     28057885                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     28057885                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     28057885                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.032924                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.032924                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.032924                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.032924                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.032924                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.032924                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 28057.885000                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 28057.885000                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 28057.885000                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 28057.885000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 28057.885000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 28057.885000                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  9508                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            7527                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             661                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               7876                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3129                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           39.728288                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   805                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            79                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             78                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                       6433                       # DTB read hits
system.cpu07.dtb.read_misses                      338                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                   6771                       # DTB read accesses
system.cpu07.dtb.write_hits                      3267                       # DTB write hits
system.cpu07.dtb.write_misses                      27                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  3294                       # DTB write accesses
system.cpu07.dtb.data_hits                       9700                       # DTB hits
system.cpu07.dtb.data_misses                      365                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  10065                       # DTB accesses
system.cpu07.itb.fetch_hits                      7113                       # ITB hits
system.cpu07.itb.fetch_misses                      63                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                  7176                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          82329                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             5061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        64844                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      9508                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3935                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       25660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1483                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        41407                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2235                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    7113                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 280                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            75208                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.862196                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.275644                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  63952     85.03%     85.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    849      1.13%     86.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    924      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    811      1.08%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   1706      2.27%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    341      0.45%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    466      0.62%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    883      1.17%     92.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   5276      7.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              75208                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.115488                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.787620                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   7402                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               16985                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    7598                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1304                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  512                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                852                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 236                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                55960                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 939                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  512                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   8150                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8815                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         5578                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    8074                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2672                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                53938                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 426                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  842                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1039                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  244                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             39233                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups               75897                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          63180                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12713                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               27729                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  11504                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              118                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    5334                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6463                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              3974                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             271                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            188                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    48444                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   46253                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             264                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         12416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         5977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        75208                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.615001                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.645708                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             63249     84.10%     84.10% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              2102      2.79%     86.89% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              2042      2.72%     89.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              1227      1.63%     91.24% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              1664      2.21%     93.45% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              1674      2.23%     95.68% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              1973      2.62%     98.30% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               694      0.92%     99.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               583      0.78%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         75208                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                   998     49.19%     49.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     49.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     49.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  90      4.44%     53.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     53.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     53.62% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                388     19.12%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     72.75% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  425     20.95%     93.69% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 128      6.31%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               30828     66.65%     66.66% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                187      0.40%     67.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     67.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2937      6.35%     73.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1926      4.16%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.58% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               6982     15.10%     92.67% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              3389      7.33%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                46253                       # Type of FU issued
system.cpu07.iq.rate                         0.561807                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      2029                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.043867                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           146077                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           47621                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        33543                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23930                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13382                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10382                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                35946                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12332                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1740                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1139                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  512                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2552                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1081                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             51066                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             131                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6463                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               3974                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               96                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1038                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          122                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          394                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                516                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               45458                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                6771                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             795                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        2499                       # number of nop insts executed
system.cpu07.iew.exec_refs                      10065                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   6960                       # Number of branches executed
system.cpu07.iew.exec_stores                     3294                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.552151                       # Inst execution rate
system.cpu07.iew.wb_sent                        44430                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       43925                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   26069                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   36282                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.533530                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.718511                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         12679                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             432                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        31876                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.192559                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.469961                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        23932     75.08%     75.08% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1          948      2.97%     78.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1582      4.96%     83.02% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          581      1.82%     84.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1085      3.40%     88.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5          272      0.85%     89.10% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          450      1.41%     90.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          449      1.41%     91.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         2577      8.08%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        31876                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              38014                       # Number of instructions committed
system.cpu07.commit.committedOps                38014                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         7558                       # Number of memory references committed
system.cpu07.commit.loads                        4723                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                     5530                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   31497                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                467                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         1867      4.91%      4.91% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          23658     62.23%     67.15% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.30%     67.44% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     67.44% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      7.57%     75.01% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      5.05%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.07% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4743     12.48%     92.54% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2835      7.46%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           38014                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                2577                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      79147                       # The number of ROB reads
system.cpu07.rob.rob_writes                    103296                       # The number of ROB writes
system.cpu07.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          7121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    1029852                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     36151                       # Number of Instructions Simulated
system.cpu07.committedOps                       36151                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.277364                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.277364                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.439104                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.439104                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  55660                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 25908                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8130                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   126                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   69                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             505                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.422988                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              5812                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             563                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           10.323268                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1143940266                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.422988                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.225359                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.225359                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           17070                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          17070                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3784                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3784                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         2237                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2237                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           36                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           16                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data         6021                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6021                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         6021                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6021                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1574                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          568                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          568                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            8                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           11                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2142                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2142                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2142                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2142                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    115895664                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    115895664                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     82762963                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     82762963                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       643194                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       643194                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       203175                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       203175                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       212463                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       212463                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    198658627                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    198658627                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    198658627                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    198658627                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         5358                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         5358                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         2805                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2805                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         8163                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         8163                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         8163                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         8163                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.293766                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.293766                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.202496                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.202496                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.407407                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.407407                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.262404                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.262404                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.262404                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.262404                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 73631.298602                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 73631.298602                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 145709.441901                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 145709.441901                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 80399.250000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 80399.250000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 18470.454545                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 18470.454545                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 92744.457049                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 92744.457049                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 92744.457049                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 92744.457049                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3162                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             131                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    24.137405                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          323                       # number of writebacks
system.cpu07.dcache.writebacks::total             323                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1102                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1102                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          426                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1528                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1528                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1528                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1528                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          472                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          142                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           11                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          614                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          614                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     35575362                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     35575362                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     21434362                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     21434362                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       191565                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       191565                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       211302                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       211302                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     57009724                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     57009724                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     57009724                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     57009724                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.088093                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.088093                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.050624                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.050624                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.407407                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.075217                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.075217                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.075217                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.075217                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 75371.529661                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 75371.529661                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 150946.211268                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 150946.211268                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data        17415                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total        17415                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 92849.713355                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 92849.713355                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 92849.713355                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 92849.713355                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              81                       # number of replacements
system.cpu07.icache.tags.tagsinuse          81.558066                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              6566                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             472                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           13.911017                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    81.558066                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.159293                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.159293                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           14694                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          14694                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         6566                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          6566                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         6566                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           6566                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         6566                       # number of overall hits
system.cpu07.icache.overall_hits::total          6566                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          545                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          545                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          545                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          545                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          545                       # number of overall misses
system.cpu07.icache.overall_misses::total          545                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     27318330                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     27318330                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     27318330                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     27318330                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     27318330                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     27318330                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         7111                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         7111                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         7111                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         7111                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         7111                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         7111                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.076642                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.076642                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.076642                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.076642                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.076642                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.076642                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 50125.376147                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 50125.376147                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 50125.376147                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 50125.376147                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 50125.376147                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 50125.376147                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           81                       # number of writebacks
system.cpu07.icache.writebacks::total              81                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           73                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           73                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           73                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          472                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          472                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          472                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     20522997                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     20522997                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     20522997                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     20522997                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     20522997                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     20522997                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.066376                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.066376                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.066376                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.066376                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.066376                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.066376                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 43480.925847                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 43480.925847                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 43480.925847                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 43480.925847                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 43480.925847                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 43480.925847                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 30603                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           22119                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1323                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              22765                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 14812                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           65.064792                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  3791                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      24647                       # DTB read hits
system.cpu08.dtb.read_misses                      406                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  25053                       # DTB read accesses
system.cpu08.dtb.write_hits                      8896                       # DTB write hits
system.cpu08.dtb.write_misses                      30                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  8926                       # DTB write accesses
system.cpu08.dtb.data_hits                      33543                       # DTB hits
system.cpu08.dtb.data_misses                      436                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  33979                       # DTB accesses
system.cpu08.itb.fetch_hits                     27673                       # ITB hits
system.cpu08.itb.fetch_misses                      71                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 27744                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          85584                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            11258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       177658                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     30603                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            18615                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       56267                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2923                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2347                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   27673                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 508                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            71379                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.488939                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.984822                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  35941     50.35%     50.35% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2275      3.19%     53.54% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2949      4.13%     57.67% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   4802      6.73%     64.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   8365     11.72%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1379      1.93%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   4521      6.33%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1578      2.21%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   9569     13.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              71379                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.357579                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.075832                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  13439                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               27303                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   27252                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2408                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  967                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               4011                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 513                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               161123                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2127                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  967                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  15048                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 10546                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        12878                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   27959                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3971                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               156756                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 405                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  917                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1673                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  445                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            104665                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              189376                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         176680                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12690                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               82679                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  21986                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              404                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          379                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9015                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              25304                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             10403                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2276                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1463                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   134545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               679                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  130107                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             420                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         24747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        11390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        71379                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.822763                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.288995                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             35607     49.88%     49.88% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              5415      7.59%     57.47% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              7602     10.65%     68.12% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              5817      8.15%     76.27% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              4521      6.33%     82.60% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              4238      5.94%     88.54% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              5628      7.88%     96.43% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1413      1.98%     98.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1138      1.59%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         71379                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1249     34.35%     34.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    1      0.03%     34.38% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     34.38% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  82      2.26%     36.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     36.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     36.63% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                388     10.67%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     47.30% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1151     31.66%     78.96% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 765     21.04%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               90061     69.22%     69.22% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                185      0.14%     69.37% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.37% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2928      2.25%     71.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     71.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.62% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1926      1.48%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.10% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              25698     19.75%     92.85% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              9305      7.15%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               130107                       # Type of FU issued
system.cpu08.iq.rate                         1.520226                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3636                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.027946                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           311676                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          146717                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       115824                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23973                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13304                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10362                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               121390                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12349                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1351                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4298                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2893                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1134                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  967                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  4271                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1368                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            151213                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             317                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               25304                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              10403                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              348                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1299                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          273                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          708                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                981                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              128415                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               25053                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1692                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       15989                       # number of nop insts executed
system.cpu08.iew.exec_refs                      33979                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  25331                       # Number of branches executed
system.cpu08.iew.exec_stores                     8926                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.500456                       # Inst execution rate
system.cpu08.iew.wb_sent                       126985                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      126186                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   71819                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   90561                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.474411                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.793046                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         26094                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             829                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        67541                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.834960                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.827315                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        40131     59.42%     59.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5874      8.70%     68.11% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3807      5.64%     73.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1779      2.63%     76.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2244      3.32%     79.71% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3024      4.48%     84.18% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          838      1.24%     85.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         2766      4.10%     89.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         7078     10.48%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        67541                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             123935                       # Number of instructions committed
system.cpu08.commit.committedOps               123935                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        28516                       # Number of memory references committed
system.cpu08.commit.loads                       21006                       # Number of loads committed
system.cpu08.commit.membars                       259                       # Number of memory barriers committed
system.cpu08.commit.branches                    22287                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  105462                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               2666                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        13462     10.86%     10.86% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          76772     61.95%     72.81% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.09%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.32%     75.22% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.55%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         21265     17.16%     93.93% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         7523      6.07%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          123935                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                7078                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     209244                       # The number of ROB reads
system.cpu08.rob.rob_writes                    303878                       # The number of ROB writes
system.cpu08.timesIdled                           192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                         14205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     983835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    110477                       # Number of Instructions Simulated
system.cpu08.committedOps                      110477                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.774677                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.774677                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.290860                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.290860                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 161069                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 87156                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8113                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   827                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  389                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements            1221                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          13.801903                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             26333                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1279                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           20.588741                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1151031654                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    13.801903                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.215655                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.215655                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           61122                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          61122                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        19383                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         19383                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         6432                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         6432                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          157                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          133                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          133                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        25815                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          25815                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        25815                       # number of overall hits
system.cpu08.dcache.overall_hits::total         25815                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2702                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2702                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          893                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          893                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           55                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           48                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3595                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3595                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3595                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3595                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    141373809                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    141373809                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     93063351                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     93063351                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data      1137780                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total      1137780                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       580500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       580500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       214785                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       214785                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    234437160                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    234437160                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    234437160                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    234437160                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        22085                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        22085                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         7325                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         7325                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          181                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          181                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        29410                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        29410                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        29410                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        29410                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.122345                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.122345                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.121911                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.121911                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.259434                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.259434                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.265193                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.265193                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.122237                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.122237                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.122237                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.122237                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 52321.913027                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 52321.913027                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 104214.278835                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 104214.278835                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 20686.909091                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 20686.909091                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 12093.750000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 12093.750000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 65212.005563                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 65212.005563                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 65212.005563                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 65212.005563                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         3126                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          221                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             162                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    19.296296                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets   110.500000                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          719                       # number of writebacks
system.cpu08.dcache.writebacks::total             719                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1443                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1443                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          580                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          580                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data           10                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2023                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2023                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2023                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2023                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1259                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1259                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          313                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           45                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           48                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           48                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1572                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1572                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1572                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1572                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     48103713                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     48103713                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     24716510                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     24716510                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       477171                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       477171                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       525933                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       525933                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     72820223                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     72820223                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     72820223                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     72820223                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.057007                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.057007                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.042730                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.042730                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.212264                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.212264                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.265193                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.265193                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053451                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053451                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053451                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053451                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 38207.873709                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 38207.873709                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 78966.485623                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 78966.485623                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10603.800000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10603.800000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 10956.937500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 10956.937500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 46323.297074                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 46323.297074                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 46323.297074                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 46323.297074                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             516                       # number of replacements
system.cpu08.icache.tags.tagsinuse          86.176450                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             26504                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             995                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           26.637186                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    86.176450                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.168313                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.168313                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           56341                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          56341                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        26504                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         26504                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        26504                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          26504                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        26504                       # number of overall hits
system.cpu08.icache.overall_hits::total         26504                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1169                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1169                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1169                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1169                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1169                       # number of overall misses
system.cpu08.icache.overall_misses::total         1169                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     51854904                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     51854904                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     51854904                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     51854904                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     51854904                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     51854904                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        27673                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        27673                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        27673                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        27673                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        27673                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        27673                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.042243                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.042243                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.042243                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.042243                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.042243                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.042243                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 44358.343884                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 44358.343884                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 44358.343884                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 44358.343884                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 44358.343884                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 44358.343884                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          516                       # number of writebacks
system.cpu08.icache.writebacks::total             516                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          174                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          174                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          174                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          995                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          995                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          995                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          995                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     37869498                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     37869498                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     37869498                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     37869498                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     37869498                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     37869498                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.035956                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.035956                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.035956                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.035956                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.035956                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.035956                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 38059.796985                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 38059.796985                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 38059.796985                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 38059.796985                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 38059.796985                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 38059.796985                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  7974                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            6187                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             765                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6475                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2112                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           32.617761                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   653                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6681                       # DTB read hits
system.cpu09.dtb.read_misses                      368                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   7049                       # DTB read accesses
system.cpu09.dtb.write_hits                      3429                       # DTB write hits
system.cpu09.dtb.write_misses                      36                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3465                       # DTB write accesses
system.cpu09.dtb.data_hits                      10110                       # DTB hits
system.cpu09.dtb.data_misses                      404                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10514                       # DTB accesses
system.cpu09.itb.fetch_hits                      6649                       # ITB hits
system.cpu09.itb.fetch_misses                      88                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  6737                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          82715                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5579                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        59914                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      7974                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2771                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       22925                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1721                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        42617                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2841                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6649                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 329                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            75100                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.797790                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.225797                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  65088     86.67%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    630      0.84%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    694      0.92%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    815      1.09%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1234      1.64%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    400      0.53%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    513      0.68%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    371      0.49%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5355      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              75100                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.096403                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.724343                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8606                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               15651                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6361                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1271                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  594                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                716                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 275                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                50709                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1079                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  594                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   9345                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8528                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         5458                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6811                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1747                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                48530                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 400                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  408                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  626                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                   52                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             35917                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               68811                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          55795                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           13007                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12768                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              114                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    4561                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6895                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4189                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             306                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            240                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    43759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               122                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   41068                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             252                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        75100                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.546844                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.588393                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             64619     86.04%     86.04% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2028      2.70%     88.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1551      2.07%     90.81% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1180      1.57%     92.38% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1463      1.95%     94.33% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1062      1.41%     95.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1807      2.41%     98.15% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               726      0.97%     99.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               664      0.88%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         75100                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   956     49.13%     49.13% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.13% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.13% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  84      4.32%     53.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                329     16.91%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     70.35% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  433     22.25%     92.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 144      7.40%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               25078     61.06%     61.07% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                194      0.47%     61.55% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.55% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2980      7.26%     68.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     68.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     68.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1935      4.71%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.52% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7305     17.79%     91.31% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3570      8.69%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                41068                       # Type of FU issued
system.cpu09.iq.rate                         0.496500                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1946                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.047385                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           135456                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           43817                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        28004                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23978                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13821                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10470                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                30687                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12323                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            229                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2133                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1222                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          879                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  594                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2279                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1436                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             45421                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             133                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6895                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4189                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               91                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1407                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          133                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          456                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                589                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               40121                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                7049                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             947                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        1540                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10514                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   5287                       # Number of branches executed
system.cpu09.iew.exec_stores                     3465                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.485051                       # Inst execution rate
system.cpu09.iew.wb_sent                        39081                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       38474                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22513                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   32018                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.465139                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.703136                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13922                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             499                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        30295                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.026011                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.354861                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        23767     78.45%     78.45% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1033      3.41%     81.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1120      3.70%     85.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          619      2.04%     87.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          658      2.17%     89.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          247      0.82%     90.59% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          231      0.76%     91.35% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          260      0.86%     92.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2360      7.79%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        30295                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              31083                       # Number of instructions committed
system.cpu09.commit.committedOps                31083                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7729                       # Number of memory references committed
system.cpu09.commit.loads                        4762                       # Number of loads committed
system.cpu09.commit.membars                        23                       # Number of memory barriers committed
system.cpu09.commit.branches                     3759                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                254                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          935      3.01%      3.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          17472     56.21%     59.22% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           114      0.37%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      9.29%     68.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.01%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      6.18%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4785     15.39%     90.45% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2967      9.55%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           31083                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2360                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      71978                       # The number of ROB reads
system.cpu09.rob.rob_writes                     92189                       # The number of ROB writes
system.cpu09.timesIdled                           161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1029466                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu09.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.743267                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.743267                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.364529                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.364529                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  47302                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21748                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11223                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8230                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   123                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             494                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          12.801946                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6618                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             549                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           12.054645                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1141639164                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    12.801946                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.200030                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.200030                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           17875                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          17875                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4257                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4257                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2366                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2366                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           27                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           20                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6623                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6623                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6623                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6623                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1385                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1385                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          574                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            7                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1959                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1959                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1959                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1959                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    106143264                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    106143264                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     81253668                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     81253668                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       560763                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       560763                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       215946                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       215946                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    187396932                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    187396932                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    187396932                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    187396932                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5642                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5642                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8582                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8582                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8582                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8582                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.245480                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.245480                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.195238                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.195238                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.228571                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.259259                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.259259                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.228268                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.228268                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.228268                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.228268                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 76637.735740                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 76637.735740                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 141556.912892                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 141556.912892                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 70095.375000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 70095.375000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 30849.428571                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 30849.428571                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 95659.485452                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 95659.485452                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 95659.485452                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 95659.485452                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2732                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             112                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    24.392857                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          296                       # number of writebacks
system.cpu09.dcache.writebacks::total             296                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          923                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          923                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          433                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          433                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            6                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1356                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1356                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1356                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1356                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          462                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          141                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          603                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          603                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     34156620                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     34156620                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     19764846                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     19764846                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       207819                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       207819                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     53921466                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     53921466                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     53921466                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     53921466                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.081886                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.081886                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.047959                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.047959                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.259259                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.259259                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.070263                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.070263                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.070263                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.070263                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 73932.077922                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 73932.077922                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 140176.212766                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 140176.212766                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 29688.428571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 29688.428571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data        89422                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total        89422                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data        89422                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total        89422                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             123                       # number of replacements
system.cpu09.icache.tags.tagsinuse          77.405044                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              6000                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.849910                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    77.405044                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.151182                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.151182                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           13837                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          13837                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         6000                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          6000                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         6000                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           6000                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         6000                       # number of overall hits
system.cpu09.icache.overall_hits::total          6000                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          642                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          642                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          642                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          642                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          642                       # number of overall misses
system.cpu09.icache.overall_misses::total          642                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     26972349                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     26972349                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     26972349                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     26972349                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     26972349                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     26972349                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6642                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6642                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6642                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6642                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6642                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6642                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.096658                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.096658                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.096658                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.096658                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.096658                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.096658                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 42013.004673                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 42013.004673                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 42013.004673                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 42013.004673                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 42013.004673                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 42013.004673                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu09.icache.writebacks::total             123                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           89                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           89                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           89                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          553                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          553                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          553                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          553                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          553                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     21187086                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     21187086                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     21187086                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     21187086                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     21187086                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     21187086                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.083258                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.083258                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.083258                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.083258                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.083258                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.083258                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 38312.994575                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 38312.994575                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 38312.994575                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 38312.994575                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 38312.994575                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 38312.994575                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  7244                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            5797                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             659                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               5886                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  1967                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           33.418281                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   556                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            61                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             61                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6234                       # DTB read hits
system.cpu10.dtb.read_misses                      326                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   6560                       # DTB read accesses
system.cpu10.dtb.write_hits                      3183                       # DTB write hits
system.cpu10.dtb.write_misses                      26                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3209                       # DTB write accesses
system.cpu10.dtb.data_hits                       9417                       # DTB hits
system.cpu10.dtb.data_misses                      352                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                   9769                       # DTB accesses
system.cpu10.itb.fetch_hits                      6099                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  6168                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          80984                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             5150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        55511                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      7244                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2523                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       22056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1475                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                137                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        42468                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2432                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    6099                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 282                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            73024                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.760175                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.179536                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  63748     87.30%     87.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    599      0.82%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    614      0.84%     88.96% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    759      1.04%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1180      1.62%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    334      0.46%     92.07% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    477      0.65%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    349      0.48%     93.20% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   4964      6.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              73024                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.089450                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.685456                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   7558                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               15488                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    5743                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1257                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  510                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                586                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 232                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                46799                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 928                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  510                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   8283                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9178                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         4653                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    6190                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1742                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                44901                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 415                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  565                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  441                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   59                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             33263                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               64196                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          51535                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12657                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               22187                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  11076                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              101                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    5207                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6123                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              3895                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             260                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            240                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    40581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               105                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   38680                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             234                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         11852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         5765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        73024                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.529689                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.557447                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             63047     86.34%     86.34% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1905      2.61%     88.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1583      2.17%     91.11% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1111      1.52%     92.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1429      1.96%     94.59% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5               966      1.32%     95.92% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1732      2.37%     98.29% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               670      0.92%     99.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               581      0.80%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         73024                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   919     47.03%     47.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     47.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     47.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  92      4.71%     51.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     51.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     51.74% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                383     19.60%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     71.34% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  441     22.57%     93.91% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 119      6.09%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               23545     60.87%     60.88% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                183      0.47%     61.35% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     61.35% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2929      7.57%     68.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     68.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     68.93% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1926      4.98%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.91% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               6787     17.55%     91.45% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3306      8.55%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                38680                       # Type of FU issued
system.cpu10.iq.rate                         0.477625                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      1954                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.050517                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           128443                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           39193                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        25830                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24129                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13364                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10369                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                28191                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12439                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1684                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1080                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1077                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  510                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1918                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1893                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             42101                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             164                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6123                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               3895                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1870                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          116                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          388                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                504                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               37866                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6560                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             814                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        1415                       # number of nop insts executed
system.cpu10.iew.exec_refs                       9769                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   4892                       # Number of branches executed
system.cpu10.iew.exec_stores                     3209                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.467574                       # Inst execution rate
system.cpu10.iew.wb_sent                        36687                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       36199                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   21305                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   30188                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.446990                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.705744                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         12127                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             432                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        28680                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.035007                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.371352                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        22539     78.59%     78.59% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          903      3.15%     81.74% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1063      3.71%     85.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          590      2.06%     87.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          577      2.01%     89.51% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          277      0.97%     90.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          214      0.75%     91.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          228      0.79%     92.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2289      7.98%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        28680                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              29684                       # Number of instructions committed
system.cpu10.commit.committedOps                29684                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7254                       # Number of memory references committed
system.cpu10.commit.loads                        4439                       # Number of loads committed
system.cpu10.commit.membars                        16                       # Number of memory barriers committed
system.cpu10.commit.branches                     3522                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   24185                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                219                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          854      2.88%      2.88% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          16649     56.09%     58.96% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      9.70%     69.04% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     69.04% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     69.04% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      6.47%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4455     15.01%     90.52% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2815      9.48%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           29684                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2289                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      67370                       # The number of ROB reads
system.cpu10.rob.rob_writes                     85481                       # The number of ROB writes
system.cpu10.timesIdled                           157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    1031197                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     28834                       # Number of Instructions Simulated
system.cpu10.committedOps                       28834                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.808629                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.808629                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.356046                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.356046                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  44425                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 20089                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8112                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                    91                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             488                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.019239                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              5785                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             545                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           10.614679                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.019239                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.187801                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.187801                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           16344                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          16344                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         3518                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3518                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2237                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2237                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           22                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           13                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         5755                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           5755                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         5755                       # number of overall hits
system.cpu10.dcache.overall_hits::total          5755                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1526                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1526                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          557                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          557                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            4                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            7                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2083                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2083                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2083                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2083                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    120089196                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    120089196                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     80329510                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     80329510                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       369198                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       369198                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       205497                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       205497                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    200418706                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    200418706                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    200418706                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    200418706                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5044                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5044                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2794                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2794                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         7838                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         7838                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         7838                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         7838                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.302538                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.302538                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.199356                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.199356                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.350000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.350000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.265757                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.265757                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.265757                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.265757                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 78695.410223                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 78695.410223                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 144218.150808                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 144218.150808                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 92299.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 92299.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 29356.714286                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 29356.714286                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 96216.373500                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 96216.373500                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 96216.373500                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 96216.373500                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3203                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    26.691667                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          105                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          364                       # number of writebacks
system.cpu10.dcache.writebacks::total             364                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1070                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1070                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          422                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          422                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            2                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1492                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1492                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1492                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1492                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          456                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          135                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            7                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          591                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          591                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          591                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          591                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     36436824                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     36436824                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     20048128                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     20048128                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       197370                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       197370                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     56484952                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     56484952                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     56484952                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     56484952                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.090404                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.090404                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.048318                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.048318                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.075402                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.075402                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.075402                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.075402                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 79905.315789                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 79905.315789                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 148504.651852                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 148504.651852                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 28195.714286                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 28195.714286                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 95575.214890                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 95575.214890                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 95575.214890                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 95575.214890                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              76                       # number of replacements
system.cpu10.icache.tags.tagsinuse          68.345927                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              5551                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             466                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           11.912017                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    68.345927                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.133488                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.133488                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           12660                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          12660                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         5551                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          5551                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         5551                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           5551                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         5551                       # number of overall hits
system.cpu10.icache.overall_hits::total          5551                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          546                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          546                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          546                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          546                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          546                       # number of overall misses
system.cpu10.icache.overall_misses::total          546                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     28470041                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     28470041                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     28470041                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     28470041                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     28470041                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     28470041                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         6097                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         6097                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         6097                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         6097                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         6097                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         6097                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.089552                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.089552                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.089552                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.089552                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.089552                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.089552                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 52142.932234                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 52142.932234                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 52142.932234                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 52142.932234                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 52142.932234                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 52142.932234                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           76                       # number of writebacks
system.cpu10.icache.writebacks::total              76                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           80                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           80                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           80                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          466                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          466                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          466                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     20641418                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     20641418                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     20641418                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     20641418                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     20641418                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     20641418                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.076431                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.076431                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.076431                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.076431                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.076431                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.076431                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 44294.888412                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 44294.888412                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 44294.888412                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 44294.888412                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 44294.888412                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 44294.888412                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 33935                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           26369                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1365                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              23844                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 17222                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           72.227814                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3350                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      25648                       # DTB read hits
system.cpu11.dtb.read_misses                      383                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  26031                       # DTB read accesses
system.cpu11.dtb.write_hits                      8011                       # DTB write hits
system.cpu11.dtb.write_misses                      33                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  8044                       # DTB write accesses
system.cpu11.dtb.data_hits                      33659                       # DTB hits
system.cpu11.dtb.data_misses                      416                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  34075                       # DTB accesses
system.cpu11.itb.fetch_hits                     30747                       # ITB hits
system.cpu11.itb.fetch_misses                      71                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 30818                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          82957                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       189973                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     33935                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            20582                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       61270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3005                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2057                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   30747                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 536                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            75209                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.525934                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.939620                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  36812     48.95%     48.95% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2117      2.81%     51.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2933      3.90%     55.66% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   6155      8.18%     63.84% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   9259     12.31%     76.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1298      1.73%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   5748      7.64%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1585      2.11%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   9302     12.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              75209                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.409067                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.290018                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  12426                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               29029                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   30342                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2382                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1020                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3548                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 499                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               173076                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2076                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1020                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  13972                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 12038                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        13437                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   31077                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3655                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               168527                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 367                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  864                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1371                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  439                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            111955                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              202627                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         189897                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12724                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               89167                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  22788                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              429                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          404                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8786                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              26503                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              9606                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2038                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1372                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   144381                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               676                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  139161                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             412                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         25432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        75209                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.850324                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.283213                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             37045     49.26%     49.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5008      6.66%     55.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              8700     11.57%     67.48% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              7099      9.44%     76.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              3994      5.31%     82.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3975      5.29%     87.52% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              7116      9.46%     96.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1267      1.68%     98.66% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1005      1.34%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         75209                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1218     35.39%     35.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     35.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     35.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                 100      2.91%     38.29% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     38.29% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     38.29% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                375     10.89%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     49.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1071     31.12%     80.30% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 678     19.70%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               99073     71.19%     71.20% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                176      0.13%     71.32% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     71.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2938      2.11%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     73.43% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1925      1.38%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.82% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              26651     19.15%     93.97% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              8394      6.03%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               139161                       # Type of FU issued
system.cpu11.iq.rate                         1.677508                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3442                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.024734                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           333629                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          157049                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       124960                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23756                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13484                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               130367                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12232                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1079                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4283                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         2912                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1020                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  5521                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1481                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            162811                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             289                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               26503                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               9606                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              366                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   54                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1403                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          309                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          739                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1048                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              137421                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               26031                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1740                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       17754                       # number of nop insts executed
system.cpu11.iew.exec_refs                      34075                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  28366                       # Number of branches executed
system.cpu11.iew.exec_stores                     8044                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.656533                       # Inst execution rate
system.cpu11.iew.wb_sent                       136137                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      135368                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   78225                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   95761                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.631785                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.816877                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         26331                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             883                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        71257                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.893765                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.817121                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        40887     57.38%     57.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         7305     10.25%     67.63% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3506      4.92%     72.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1577      2.21%     74.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2121      2.98%     77.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         4502      6.32%     84.06% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          809      1.14%     85.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         4352      6.11%     91.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         6198      8.70%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        71257                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             134944                       # Number of instructions committed
system.cpu11.commit.committedOps               134944                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        28914                       # Number of memory references committed
system.cpu11.commit.loads                       22220                       # Number of loads committed
system.cpu11.commit.membars                       233                       # Number of memory barriers committed
system.cpu11.commit.branches                    25322                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  114634                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2233                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        15323     11.36%     11.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          85550     63.40%     74.75% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.09%     74.84% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.84% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      2.13%     76.97% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     76.97% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.97% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.42%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         22453     16.64%     95.03% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         6705      4.97%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          134944                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                6198                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     225047                       # The number of ROB reads
system.cpu11.rob.rob_writes                    326484                       # The number of ROB writes
system.cpu11.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          7748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     987677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    119625                       # Number of Instructions Simulated
system.cpu11.committedOps                      119625                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.693475                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.693475                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.442012                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.442012                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 172818                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 93716                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   727                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  351                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            1143                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.181774                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             27115                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1201                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           22.577019                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1156509252                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.181774                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.174715                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.174715                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           62217                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          62217                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        21012                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         21012                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         5644                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         5644                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          149                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          110                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          110                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        26656                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          26656                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        26656                       # number of overall hits
system.cpu11.dcache.overall_hits::total         26656                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2490                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2490                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          889                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          889                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           56                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           46                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3379                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3379                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3379                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3379                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    136706589                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    136706589                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    100107138                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    100107138                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data      1151712                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total      1151712                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       498069                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       498069                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       267030                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       267030                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    236813727                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    236813727                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    236813727                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    236813727                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        23502                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        23502                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         6533                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         6533                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        30035                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        30035                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        30035                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        30035                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.105948                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.105948                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.136078                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.136078                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.273171                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.273171                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.294872                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.294872                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.112502                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.112502                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.112502                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.112502                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 54902.244578                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 54902.244578                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 112606.454443                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 112606.454443                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 20566.285714                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 20566.285714                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10827.586957                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10827.586957                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 70083.967742                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 70083.967742                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 70083.967742                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 70083.967742                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3034                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             152                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    19.960526                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           99                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          704                       # number of writebacks
system.cpu11.dcache.writebacks::total             704                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1336                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1336                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          565                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          565                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           13                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1901                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1901                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1901                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1901                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1154                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1154                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          324                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           43                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           46                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1478                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1478                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1478                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1478                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     48344040                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     48344040                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     28510650                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     28510650                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       450468                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       450468                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       449307                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       449307                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       262386                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       262386                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     76854690                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     76854690                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     76854690                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     76854690                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.049102                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.049102                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.049594                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.049594                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.209756                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.209756                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.294872                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.294872                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.049209                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.049209                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.049209                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.049209                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 41892.582322                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 41892.582322                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 87995.833333                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 87995.833333                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data        10476                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10476                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9767.543478                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9767.543478                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 51999.113667                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 51999.113667                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 51999.113667                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 51999.113667                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             503                       # number of replacements
system.cpu11.icache.tags.tagsinuse          72.931660                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             29596                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             982                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           30.138493                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    72.931660                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.142445                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.142445                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           62472                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          62472                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        29596                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         29596                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        29596                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          29596                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        29596                       # number of overall hits
system.cpu11.icache.overall_hits::total         29596                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1149                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1149                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1149                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1149                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1149                       # number of overall misses
system.cpu11.icache.overall_misses::total         1149                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     41374557                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     41374557                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     41374557                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     41374557                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     41374557                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     41374557                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        30745                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        30745                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        30745                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        30745                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        30745                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        30745                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.037372                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.037372                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.037372                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.037372                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.037372                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.037372                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 36009.187990                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 36009.187990                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 36009.187990                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 36009.187990                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 36009.187990                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 36009.187990                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs     7.333333                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          503                       # number of writebacks
system.cpu11.icache.writebacks::total             503                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          167                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          167                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          167                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          982                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          982                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          982                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          982                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          982                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     30789720                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     30789720                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     30789720                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     30789720                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     30789720                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     30789720                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.031940                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.031940                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.031940                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.031940                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.031940                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.031940                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 31354.093686                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 31354.093686                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 31354.093686                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 31354.093686                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 31354.093686                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 31354.093686                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 14805                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           12332                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             889                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              12586                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  6123                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           48.649293                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   993                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            90                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      10472                       # DTB read hits
system.cpu12.dtb.read_misses                      316                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  10788                       # DTB read accesses
system.cpu12.dtb.write_hits                      3895                       # DTB write hits
system.cpu12.dtb.write_misses                      34                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3929                       # DTB write accesses
system.cpu12.dtb.data_hits                      14367                       # DTB hits
system.cpu12.dtb.data_misses                      350                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  14717                       # DTB accesses
system.cpu12.itb.fetch_hits                     12424                       # ITB hits
system.cpu12.itb.fetch_misses                      79                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 12503                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          55227                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             8208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        90500                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     14805                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             7116                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       30624                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1971                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2544                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   12424                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 417                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            42524                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.128210                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.035884                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  25924     60.96%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    888      2.09%     63.05% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    926      2.18%     65.23% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   2359      5.55%     70.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   3140      7.38%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    426      1.00%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   2064      4.85%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    767      1.80%     85.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   6030     14.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              42524                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.268075                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.638691                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  10335                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               17528                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   12637                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1362                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  652                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1030                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 341                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                80100                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1367                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  652                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  11172                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  9701                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         5859                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   13066                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2064                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                77551                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  571                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  664                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  227                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             54032                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              101335                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          88599                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12729                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               40618                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  13414                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              158                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          131                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    5180                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              10705                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              4731                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             404                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            380                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    68417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               184                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   65505                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             293                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         14504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         7285                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        42524                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.540424                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.297170                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             25497     59.96%     59.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              2408      5.66%     65.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              3419      8.04%     73.66% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              2780      6.54%     80.20% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1736      4.08%     84.28% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1540      3.62%     87.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              3429      8.06%     95.97% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1019      2.40%     98.36% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               696      1.64%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         42524                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1029     48.40%     48.40% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     48.40% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  77      3.62%     52.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     52.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     52.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                351     16.51%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     68.53% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  474     22.30%     90.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 195      9.17%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               45327     69.20%     69.20% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                180      0.27%     69.48% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2941      4.49%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     73.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1927      2.94%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.91% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              11077     16.91%     93.82% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              4049      6.18%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                65505                       # Type of FU issued
system.cpu12.iq.rate                         1.186105                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      2126                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.032456                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           152404                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           69657                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        52471                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23549                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13474                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                55520                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12107                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            261                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2256                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1381                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          891                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  652                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3951                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1472                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             74200                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             201                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               10705                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               4731                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              122                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1426                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          507                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                650                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               64520                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               10789                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             985                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        5599                       # number of nop insts executed
system.cpu12.iew.exec_refs                      14718                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  11716                       # Number of branches executed
system.cpu12.iew.exec_stores                     3929                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.168269                       # Inst execution rate
system.cpu12.iew.wb_sent                        63418                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       62866                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   37432                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   48285                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.138320                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.775230                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         14409                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             556                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        40296                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.462701                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.616659                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        27415     68.03%     68.03% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         2663      6.61%     74.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1647      4.09%     78.73% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          723      1.79%     80.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1042      2.59%     83.11% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1721      4.27%     87.38% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          392      0.97%     88.35% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         1854      4.60%     92.95% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2839      7.05%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        40296                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              58941                       # Number of instructions committed
system.cpu12.commit.committedOps                58941                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        11799                       # Number of memory references committed
system.cpu12.commit.loads                        8449                       # Number of loads committed
system.cpu12.commit.membars                        43                       # Number of memory barriers committed
system.cpu12.commit.branches                    10089                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   49392                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                494                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         4848      8.23%      8.23% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          37337     63.35%     71.57% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.20%     71.77% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     71.77% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      4.88%     76.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      3.26%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          8492     14.41%     94.31% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         3351      5.69%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           58941                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2839                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     109819                       # The number of ROB reads
system.cpu12.rob.rob_writes                    148908                       # The number of ROB writes
system.cpu12.timesIdled                           201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                         12703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1013524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     54097                       # Number of Instructions Simulated
system.cpu12.committedOps                       54097                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.020888                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.020888                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.979539                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.979539                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  79183                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 39601                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11139                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   198                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   92                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             633                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.358342                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             10515                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             691                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           15.217077                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.358342                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.161849                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.161849                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           26305                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          26305                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         7750                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          7750                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2668                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2668                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           41                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           41                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           30                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        10418                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          10418                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        10418                       # number of overall hits
system.cpu12.dcache.overall_hits::total         10418                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1621                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1621                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          639                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          639                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           17                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           13                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2260                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2260                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2260                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2260                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    128394990                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    128394990                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     91036251                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     91036251                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       629262                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       629262                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       120744                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       120744                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       219429                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       219429                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    219431241                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    219431241                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    219431241                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    219431241                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         9371                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         9371                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         3307                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3307                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        12678                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        12678                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        12678                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        12678                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.172980                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.172980                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.193226                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.193226                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.293103                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.293103                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.302326                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.302326                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.178262                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.178262                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.178262                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.178262                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 79207.273288                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 79207.273288                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 142466.746479                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 142466.746479                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 37015.411765                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 37015.411765                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         9288                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         9288                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 97093.469469                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 97093.469469                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 97093.469469                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 97093.469469                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3637                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    27.976923                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          448                       # number of writebacks
system.cpu12.dcache.writebacks::total             448                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1034                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1034                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          462                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          462                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            8                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1496                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1496                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1496                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1496                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          587                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          587                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          177                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            9                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           13                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          764                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          764                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          764                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          764                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     43192683                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     43192683                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     23038859                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     23038859                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       105651                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       105651                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       106812                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       106812                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       218268                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       218268                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     66231542                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     66231542                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     66231542                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     66231542                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.062640                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.062640                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.053523                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.053523                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.155172                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.302326                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.302326                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.060262                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.060262                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.060262                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.060262                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 73582.083475                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 73582.083475                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 130163.045198                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 130163.045198                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data        11739                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11739                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  8216.307692                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  8216.307692                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 86690.500000                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 86690.500000                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 86690.500000                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 86690.500000                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             253                       # number of replacements
system.cpu12.icache.tags.tagsinuse          67.741642                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             11578                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             710                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           16.307042                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    67.741642                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.132308                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.132308                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           25554                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          25554                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        11578                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         11578                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        11578                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          11578                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        11578                       # number of overall hits
system.cpu12.icache.overall_hits::total         11578                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          844                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          844                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          844                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          844                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          844                       # number of overall misses
system.cpu12.icache.overall_misses::total          844                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     46006946                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     46006946                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     46006946                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     46006946                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     46006946                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     46006946                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        12422                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        12422                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        12422                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        12422                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        12422                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        12422                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.067944                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.067944                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.067944                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.067944                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.067944                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.067944                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 54510.599526                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 54510.599526                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 54510.599526                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 54510.599526                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 54510.599526                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 54510.599526                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    31.250000                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          253                       # number of writebacks
system.cpu12.icache.writebacks::total             253                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          134                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          134                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          134                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          710                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          710                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          710                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          710                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          710                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          710                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     33626042                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     33626042                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     33626042                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     33626042                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     33626042                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     33626042                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.057157                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.057157                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.057157                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.057157                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.057157                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.057157                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 47360.622535                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 47360.622535                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 47360.622535                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 47360.622535                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 47360.622535                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 47360.622535                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 39065                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           29748                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1453                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              27130                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 20086                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           74.036122                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  4165                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             78                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      31302                       # DTB read hits
system.cpu13.dtb.read_misses                      389                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  31691                       # DTB read accesses
system.cpu13.dtb.write_hits                     10081                       # DTB write hits
system.cpu13.dtb.write_misses                      32                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 10113                       # DTB write accesses
system.cpu13.dtb.data_hits                      41383                       # DTB hits
system.cpu13.dtb.data_misses                      421                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  41804                       # DTB accesses
system.cpu13.itb.fetch_hits                     35430                       # ITB hits
system.cpu13.itb.fetch_misses                      68                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 35498                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          93518                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10825                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       220494                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     39065                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            24265                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       69639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3199                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                483                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2330                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   35430                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 535                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            85002                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.593986                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.946242                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  40492     47.64%     47.64% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2316      2.72%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3559      4.19%     54.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   6821      8.02%     62.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  11007     12.95%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1504      1.77%     77.29% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   6688      7.87%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1999      2.35%     87.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  10616     12.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              85002                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.417727                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.357771                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13974                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               32169                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   35100                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2659                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1090                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               4434                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 525                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               201579                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2257                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1090                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  15707                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 10764                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        17987                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   35914                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3530                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               196633                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 398                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  769                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1088                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  419                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            129843                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              234760                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         222130                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12624                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              105138                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  24705                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              570                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          548                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    9913                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              32220                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             11973                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3151                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2311                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   168259                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               980                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  162557                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             413                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         27981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        13645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          231                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        85002                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.912390                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.284720                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             40273     47.38%     47.38% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6135      7.22%     54.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              9676     11.38%     65.98% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              8217      9.67%     75.65% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5302      6.24%     81.88% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4859      5.72%     87.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              7987      9.40%     97.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1430      1.68%     98.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1123      1.32%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         85002                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1144     27.17%     27.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     27.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     27.17% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  99      2.35%     29.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     29.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     29.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                376      8.93%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1586     37.66%     76.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1006     23.89%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              114583     70.49%     70.49% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                190      0.12%     70.61% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     70.61% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2938      1.81%     72.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.41% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1926      1.18%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.60% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              32416     19.94%     93.54% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             10500      6.46%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               162557                       # Type of FU issued
system.cpu13.iq.rate                         1.738243                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4211                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.025905                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           390807                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          184003                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       148133                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23933                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13270                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10395                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               154434                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12330                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1392                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4936                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3435                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1090                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3995                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1561                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            190510                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             319                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               32220                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              11973                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              516                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1512                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           56                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          312                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          777                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1089                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              160787                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               31691                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1770                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       21271                       # number of nop insts executed
system.cpu13.iew.exec_refs                      41804                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  32885                       # Number of branches executed
system.cpu13.iew.exec_stores                    10113                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.719316                       # Inst execution rate
system.cpu13.iew.wb_sent                       159326                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      158528                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   90276                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  110660                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.695160                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.815796                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         29530                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           749                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             944                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        80640                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.980159                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.851818                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        44475     55.15%     55.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         8935     11.08%     66.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4071      5.05%     71.28% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2015      2.50%     73.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2667      3.31%     77.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         5094      6.32%     83.40% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          895      1.11%     84.51% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         4854      6.02%     90.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         7634      9.47%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        80640                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             159680                       # Number of instructions committed
system.cpu13.commit.committedOps               159680                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        35822                       # Number of memory references committed
system.cpu13.commit.loads                       27284                       # Number of loads committed
system.cpu13.commit.membars                       358                       # Number of memory barriers committed
system.cpu13.commit.branches                    29632                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  136043                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               2897                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        18426     11.54%     11.54% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         100149     62.72%     74.26% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.07%     74.33% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.80%     76.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.20%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.33% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         27642     17.31%     94.65% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         8550      5.35%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          159680                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                7634                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     260929                       # The number of ROB reads
system.cpu13.rob.rob_writes                    382766                       # The number of ROB writes
system.cpu13.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     977420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    141258                       # Number of Instructions Simulated
system.cpu13.committedOps                      141258                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.662037                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.662037                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.510490                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.510490                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 203570                       # number of integer regfile reads
system.cpu13.int_regfile_writes                111141                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8143                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   920                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  432                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1222                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.372995                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             33848                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1281                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           26.423107                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1166485725                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.372995                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.146453                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.146453                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           76527                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          76527                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        25834                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         25834                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         7322                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         7322                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          174                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          174                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          139                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          139                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        33156                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          33156                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        33156                       # number of overall hits
system.cpu13.dcache.overall_hits::total         33156                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2848                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2848                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1017                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1017                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           61                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           55                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3865                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3865                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3865                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3865                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    139769307                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    139769307                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     92170549                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     92170549                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1393200                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1393200                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       597915                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       597915                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       300699                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       300699                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    231939856                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    231939856                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    231939856                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    231939856                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        28682                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        28682                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         8339                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         8339                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        37021                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        37021                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        37021                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        37021                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.099296                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.099296                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.121957                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.121957                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.259574                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.259574                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.283505                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.283505                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.104400                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.104400                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.104400                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.104400                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 49076.301615                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 49076.301615                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 90629.841691                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 90629.841691                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 22839.344262                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 22839.344262                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10871.181818                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10871.181818                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 60010.312031                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 60010.312031                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 60010.312031                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 60010.312031                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3494                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             163                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.435583                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          730                       # number of writebacks
system.cpu13.dcache.writebacks::total             730                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1480                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1480                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          599                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          599                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         2079                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         2079                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         2079                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         2079                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1368                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1368                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          418                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          418                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           51                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           52                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1786                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1786                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1786                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1786                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     49035996                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     49035996                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     26690209                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     26690209                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       648999                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       648999                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       542187                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       542187                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       296055                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       296055                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     75726205                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     75726205                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     75726205                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     75726205                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.047695                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.047695                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.050126                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.050126                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.217021                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.217021                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.268041                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.268041                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.048243                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.048243                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.048243                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.048243                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 35845.026316                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 35845.026316                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 63852.174641                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 63852.174641                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 12725.470588                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12725.470588                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10426.673077                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10426.673077                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 42399.890817                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 42399.890817                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 42399.890817                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 42399.890817                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             541                       # number of replacements
system.cpu13.icache.tags.tagsinuse          63.360706                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             34229                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1024                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           33.426758                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    63.360706                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.123751                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.123751                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           71874                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          71874                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        34229                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         34229                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        34229                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          34229                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        34229                       # number of overall hits
system.cpu13.icache.overall_hits::total         34229                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1196                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1196                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1196                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1196                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1196                       # number of overall misses
system.cpu13.icache.overall_misses::total         1196                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     40348231                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     40348231                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     40348231                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     40348231                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     40348231                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     40348231                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        35425                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        35425                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        35425                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        35425                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        35425                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        35425                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.033761                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.033761                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.033761                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.033761                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.033761                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.033761                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 33735.979097                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 33735.979097                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 33735.979097                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 33735.979097                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 33735.979097                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 33735.979097                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          541                       # number of writebacks
system.cpu13.icache.writebacks::total             541                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          172                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          172                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          172                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1024                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1024                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1024                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1024                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1024                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1024                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     29664709                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     29664709                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     29664709                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     29664709                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     29664709                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     29664709                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.028906                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.028906                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.028906                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.028906                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.028906                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.028906                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28969.442383                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28969.442383                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28969.442383                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28969.442383                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28969.442383                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28969.442383                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6942                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5543                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             618                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5624                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1869                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           33.232575                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   539                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6238                       # DTB read hits
system.cpu14.dtb.read_misses                      285                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6523                       # DTB read accesses
system.cpu14.dtb.write_hits                      3181                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3206                       # DTB write accesses
system.cpu14.dtb.data_hits                       9419                       # DTB hits
system.cpu14.dtb.data_misses                      310                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9729                       # DTB accesses
system.cpu14.itb.fetch_hits                      5959                       # ITB hits
system.cpu14.itb.fetch_misses                      73                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6032                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          81964                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        53678                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6942                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2408                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       22002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1391                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        43441                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2600                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5959                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 269                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            73857                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.726783                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.138078                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  64891     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    620      0.84%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    543      0.74%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    733      0.99%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1144      1.55%     91.98% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    316      0.43%     92.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    474      0.64%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    315      0.43%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4821      6.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              73857                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.084696                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.654897                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   7203                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               15908                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5633                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1192                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  480                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                571                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                45651                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 911                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  480                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7889                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8655                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5385                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6062                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1945                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                43878                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 420                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  670                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  662                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   56                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32588                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               62914                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50365                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12545                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10502                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4931                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6000                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3833                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             251                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            301                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    39821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               100                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38092                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             240                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5521                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        73857                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.515753                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.540743                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             64052     86.72%     86.72% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1898      2.57%     89.29% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1513      2.05%     91.34% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1054      1.43%     92.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1453      1.97%     94.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               938      1.27%     96.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1711      2.32%     98.32% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               666      0.90%     99.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               572      0.77%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         73857                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   925     47.10%     47.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     47.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     47.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  84      4.28%     51.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     51.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     51.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                398     20.26%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     71.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  445     22.66%     94.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 112      5.70%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23000     60.38%     60.39% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                193      0.51%     60.90% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     60.90% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2925      7.68%     68.58% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     68.58% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.58% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1926      5.06%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.63% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6741     17.70%     91.33% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3303      8.67%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38092                       # Type of FU issued
system.cpu14.iq.rate                         0.464741                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1964                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.051559                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           128072                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38097                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25236                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24173                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13078                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10371                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27581                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12471                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            205                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1587                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1043                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  480                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1724                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1977                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41246                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             139                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6000                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3833                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1951                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          104                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          356                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                460                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37288                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6523                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             804                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1325                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9729                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4771                       # Number of branches executed
system.cpu14.iew.exec_stores                     3206                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.454931                       # Inst execution rate
system.cpu14.iew.wb_sent                        36068                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35607                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   20920                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   29680                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.434422                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.704852                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11493                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             403                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        28665                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.029269                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.367773                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        22592     78.81%     78.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          873      3.05%     81.86% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1031      3.60%     85.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          598      2.09%     87.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          586      2.04%     89.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          266      0.93%     90.51% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          206      0.72%     91.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          239      0.83%     92.07% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2274      7.93%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        28665                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2274                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      66582                       # The number of ROB reads
system.cpu14.rob.rob_writes                     83728                       # The number of ROB writes
system.cpu14.timesIdled                           158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1030217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.857183                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.857183                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.349995                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.349995                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43630                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19655                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11129                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8101                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    86                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             490                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.148664                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5801                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             546                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           10.624542                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.148664                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.127323                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.127323                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           16180                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          16180                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3547                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3547                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2214                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2214                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           14                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5761                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5761                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5761                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5761                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1442                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1442                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          554                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          554                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            4                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            8                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1996                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1996                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1996                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1996                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    121694859                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    121694859                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     76394884                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     76394884                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       404028                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       404028                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       139320                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       139320                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    198089743                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    198089743                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    198089743                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    198089743                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4989                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4989                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7757                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7757                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7757                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7757                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.289036                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.289036                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.200145                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.200145                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.257316                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.257316                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.257316                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.257316                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 84393.106103                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 84393.106103                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 137896.902527                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 137896.902527                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data       101007                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total       101007                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        17415                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        17415                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 99243.358216                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 99243.358216                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 99243.358216                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 99243.358216                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3588                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             124                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.935484                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          385                       # number of writebacks
system.cpu14.dcache.writebacks::total             385                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          993                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          993                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          423                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          423                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            2                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1416                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1416                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1416                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1416                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          449                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          131                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          580                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          580                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          580                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          580                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     37697670                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     37697670                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     19396809                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     19396809                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       130032                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       130032                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     57094479                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     57094479                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     57094479                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     57094479                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.089998                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.089998                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.047327                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.047327                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.074771                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.074771                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.074771                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.074771                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 83959.175947                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 83959.175947                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 148067.244275                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 148067.244275                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        16254                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        16254                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 98438.756897                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 98438.756897                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 98438.756897                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 98438.756897                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              53                       # number of replacements
system.cpu14.icache.tags.tagsinuse          48.213139                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5441                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.565820                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    48.213139                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.094166                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.094166                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12351                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12351                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5441                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5441                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5441                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5441                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5441                       # number of overall hits
system.cpu14.icache.overall_hits::total          5441                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          518                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          518                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          518                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          518                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          518                       # number of overall misses
system.cpu14.icache.overall_misses::total          518                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     27355482                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     27355482                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     27355482                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     27355482                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     27355482                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     27355482                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5959                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5959                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5959                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5959                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5959                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5959                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.086927                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.086927                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.086927                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.086927                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.086927                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.086927                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 52809.810811                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 52809.810811                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 52809.810811                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 52809.810811                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 52809.810811                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 52809.810811                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           53                       # number of writebacks
system.cpu14.icache.writebacks::total              53                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           85                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           85                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           85                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          433                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          433                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          433                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     20161926                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     20161926                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     20161926                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     20161926                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     20161926                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     20161926                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072663                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072663                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072663                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072663                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072663                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072663                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 46563.339492                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 46563.339492                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 46563.339492                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 46563.339492                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 46563.339492                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 46563.339492                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 40160                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           29274                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1436                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              27387                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 20515                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           74.907803                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4905                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           126                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      33349                       # DTB read hits
system.cpu15.dtb.read_misses                      419                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  33768                       # DTB read accesses
system.cpu15.dtb.write_hits                     11647                       # DTB write hits
system.cpu15.dtb.write_misses                      33                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 11680                       # DTB write accesses
system.cpu15.dtb.data_hits                      44996                       # DTB hits
system.cpu15.dtb.data_misses                      452                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  45448                       # DTB accesses
system.cpu15.itb.fetch_hits                     36147                       # ITB hits
system.cpu15.itb.fetch_misses                      68                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 36215                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         138123                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            10687                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       230782                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     40160                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            25437                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       72463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3173                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        42313                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2360                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   36147                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 460                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           129790                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.778118                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.731427                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  83201     64.10%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2575      1.98%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   4163      3.21%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6560      5.05%     74.35% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  11550      8.90%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1786      1.38%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   6186      4.77%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2197      1.69%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11572      8.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             129790                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.290755                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.670844                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13425                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               33941                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   36138                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2868                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1105                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               5243                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 494                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               211616                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2161                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1105                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  15305                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                 11654                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        18651                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   36992                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3770                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               206344                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 404                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  745                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1171                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  451                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            136404                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              246187                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         233438                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12744                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              109492                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  26912                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              628                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          607                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   10932                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              34543                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             13755                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3917                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2630                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   176440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1141                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  170134                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             501                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         30804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        14932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          253                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       129790                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.310841                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.096912                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             83160     64.07%     64.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6746      5.20%     69.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              9409      7.25%     76.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              8302      6.40%     82.92% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              6149      4.74%     87.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5360      4.13%     91.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              7693      5.93%     97.71% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1658      1.28%     98.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1313      1.01%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        129790                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1316     27.36%     27.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     27.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     27.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  78      1.62%     28.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     28.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     28.98% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                386      8.02%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     37.01% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1823     37.90%     74.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1207     25.09%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              118353     69.56%     69.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                186      0.11%     69.68% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     69.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2922      1.72%     71.39% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.39% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.39% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      1.13%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.53% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              34631     20.36%     92.88% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             12111      7.12%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               170134                       # Type of FU issued
system.cpu15.iq.rate                         1.231757                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4810                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.028272                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           451393                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          194985                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       155487                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23976                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13456                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10379                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               162588                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12352                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1760                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5360                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3868                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         1143                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1105                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4384                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1894                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            199897                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             313                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               34543                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              13755                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              574                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1835                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          354                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          761                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1115                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              168182                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               33770                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1952                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       22316                       # number of nop insts executed
system.cpu15.iew.exec_refs                      45450                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  33653                       # Number of branches executed
system.cpu15.iew.exec_stores                    11680                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.217625                       # Inst execution rate
system.cpu15.iew.wb_sent                       166713                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      165866                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   93518                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  116579                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.200857                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.802186                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         32567                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           888                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             955                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        82727                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.005101                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.895817                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        45860     55.44%     55.44% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         8544     10.33%     65.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4456      5.39%     71.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2325      2.81%     73.96% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2990      3.61%     77.57% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4299      5.20%     82.77% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1014      1.23%     84.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4006      4.84%     88.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         9233     11.16%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        82727                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             165876                       # Number of instructions committed
system.cpu15.commit.committedOps               165876                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        39070                       # Number of memory references committed
system.cpu15.commit.loads                       29183                       # Number of loads committed
system.cpu15.commit.membars                       432                       # Number of memory barriers committed
system.cpu15.commit.branches                    30082                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  141466                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3578                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        19103     11.52%     11.52% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         102345     61.70%     73.22% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.07%     73.28% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.28% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.74%     75.02% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.02% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.02% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.16%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         29615     17.85%     94.03% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         9902      5.97%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          165876                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                9233                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     270650                       # The number of ROB reads
system.cpu15.rob.rob_writes                    401634                       # The number of ROB writes
system.cpu15.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     974058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    146777                       # Number of Instructions Simulated
system.cpu15.committedOps                      146777                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.941040                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.941040                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.062654                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.062654                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 213514                       # number of integer regfile reads
system.cpu15.int_regfile_writes                116914                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11124                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8128                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1099                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  513                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1406                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.750665                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             36645                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1466                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           24.996589                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1159480251                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.750665                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.121104                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.121104                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           82725                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          82725                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        27305                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         27305                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8754                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8754                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          190                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          189                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          189                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        36059                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          36059                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        36059                       # number of overall hits
system.cpu15.dcache.overall_hits::total         36059                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2988                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2988                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          888                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          888                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           85                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           85                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           53                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3876                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3876                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3876                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3876                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    129576888                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    129576888                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     93467378                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     93467378                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data      1448928                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total      1448928                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       593271                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       593271                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       283284                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       283284                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    223044266                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    223044266                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    223044266                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    223044266                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        30293                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        30293                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9642                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9642                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          242                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        39935                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        39935                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        39935                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        39935                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.098637                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.098637                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.092097                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.092097                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.309091                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.309091                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.219008                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.219008                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.097058                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.097058                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.097058                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.097058                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 43365.759036                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 43365.759036                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 105256.056306                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 105256.056306                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 17046.211765                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 17046.211765                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 11193.792453                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 11193.792453                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 57544.960268                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 57544.960268                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 57544.960268                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 57544.960268                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3180                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          225                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             150                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    21.200000                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets   112.500000                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          844                       # number of writebacks
system.cpu15.dcache.writebacks::total             844                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1444                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1444                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          580                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          580                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           26                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         2024                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         2024                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         2024                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         2024                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1544                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1544                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          308                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          308                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           59                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           59                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           52                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1852                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1852                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1852                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1852                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     46877697                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     46877697                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     25137949                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     25137949                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       689634                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       689634                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       538704                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       538704                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       277479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       277479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     72015646                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     72015646                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     72015646                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     72015646                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.050969                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.050969                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.031944                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.031944                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.214545                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.214545                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.214876                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.214876                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046375                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046375                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046375                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046375                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 30361.202720                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 30361.202720                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 81616.717532                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 81616.717532                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 11688.711864                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11688.711864                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 10359.692308                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 10359.692308                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 38885.338013                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 38885.338013                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 38885.338013                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 38885.338013                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             515                       # number of replacements
system.cpu15.icache.tags.tagsinuse          52.616698                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             35028                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             973                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                  36                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    52.616698                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.102767                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.102767                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           73259                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          73259                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        35028                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         35028                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        35028                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          35028                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        35028                       # number of overall hits
system.cpu15.icache.overall_hits::total         35028                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1115                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1115                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1115                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1115                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1115                       # number of overall misses
system.cpu15.icache.overall_misses::total         1115                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     38265398                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     38265398                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     38265398                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     38265398                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     38265398                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     38265398                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        36143                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        36143                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        36143                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        36143                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        36143                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        36143                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.030850                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.030850                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.030850                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.030850                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.030850                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.030850                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 34318.742601                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 34318.742601                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 34318.742601                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 34318.742601                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 34318.742601                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 34318.742601                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          515                       # number of writebacks
system.cpu15.icache.writebacks::total             515                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          142                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          142                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          142                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          973                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          973                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          973                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          973                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     29817962                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     29817962                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     29817962                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     29817962                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     29817962                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     29817962                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.026921                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.026921                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.026921                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.026921                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.026921                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.026921                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 30645.387461                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 30645.387461                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 30645.387461                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 30645.387461                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 30645.387461                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 30645.387461                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4309.736884                       # Cycle average of tags in use
system.l2.tags.total_refs                       59204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.466849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2463.902178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1249.966107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      458.152430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       62.463331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.359805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        2.969490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.319205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        3.134676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.143097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.071767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.013697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        1.773894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        3.869413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.270682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.276165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.287994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.794231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.541485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.276749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.406456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.286168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.943885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.080057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.546265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        2.856400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.633224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.830344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.753259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.341331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.325900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.525660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.663527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        1.958012                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.075192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.013982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.131523                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.279388                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10409648                       # Number of tag accesses
system.l2.tags.data_accesses                 10409648                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        20844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20844                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6722                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6722                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   30                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               79                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               95                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4279                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           831                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           619                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16082                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          728                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16792                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5983                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11266                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 589                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 458                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 562                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 463                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 736                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 849                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 831                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 778                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 953                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 869                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 423                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 905                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 910                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 367                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 410                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 396                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 924                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 863                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 619                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 525                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 966                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 928                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 418                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 915                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                1101                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37153                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5983                       # number of overall hits
system.l2.overall_hits::cpu00.data              11266                       # number of overall hits
system.l2.overall_hits::cpu01.inst                514                       # number of overall hits
system.l2.overall_hits::cpu01.data                589                       # number of overall hits
system.l2.overall_hits::cpu02.inst                458                       # number of overall hits
system.l2.overall_hits::cpu02.data                390                       # number of overall hits
system.l2.overall_hits::cpu03.inst                562                       # number of overall hits
system.l2.overall_hits::cpu03.data                463                       # number of overall hits
system.l2.overall_hits::cpu04.inst                736                       # number of overall hits
system.l2.overall_hits::cpu04.data                849                       # number of overall hits
system.l2.overall_hits::cpu05.inst                831                       # number of overall hits
system.l2.overall_hits::cpu05.data                778                       # number of overall hits
system.l2.overall_hits::cpu06.inst                953                       # number of overall hits
system.l2.overall_hits::cpu06.data                869                       # number of overall hits
system.l2.overall_hits::cpu07.inst                423                       # number of overall hits
system.l2.overall_hits::cpu07.data                359                       # number of overall hits
system.l2.overall_hits::cpu08.inst                905                       # number of overall hits
system.l2.overall_hits::cpu08.data                910                       # number of overall hits
system.l2.overall_hits::cpu09.inst                508                       # number of overall hits
system.l2.overall_hits::cpu09.data                367                       # number of overall hits
system.l2.overall_hits::cpu10.inst                410                       # number of overall hits
system.l2.overall_hits::cpu10.data                396                       # number of overall hits
system.l2.overall_hits::cpu11.inst                924                       # number of overall hits
system.l2.overall_hits::cpu11.data                863                       # number of overall hits
system.l2.overall_hits::cpu12.inst                619                       # number of overall hits
system.l2.overall_hits::cpu12.data                525                       # number of overall hits
system.l2.overall_hits::cpu13.inst                966                       # number of overall hits
system.l2.overall_hits::cpu13.data                928                       # number of overall hits
system.l2.overall_hits::cpu14.inst                375                       # number of overall hits
system.l2.overall_hits::cpu14.data                418                       # number of overall hits
system.l2.overall_hits::cpu15.inst                915                       # number of overall hits
system.l2.overall_hits::cpu15.data               1101                       # number of overall hits
system.l2.overall_hits::total                   37153                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data           148                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data           161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                787                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               58                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5817                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           99                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3088                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1333                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1910                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5890                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               258                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                45                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10238                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1910                       # number of overall misses
system.l2.overall_misses::cpu00.data             5890                       # number of overall misses
system.l2.overall_misses::cpu01.inst              258                       # number of overall misses
system.l2.overall_misses::cpu01.data               93                       # number of overall misses
system.l2.overall_misses::cpu02.inst               64                       # number of overall misses
system.l2.overall_misses::cpu02.data               75                       # number of overall misses
system.l2.overall_misses::cpu03.inst               99                       # number of overall misses
system.l2.overall_misses::cpu03.data               88                       # number of overall misses
system.l2.overall_misses::cpu04.inst               69                       # number of overall misses
system.l2.overall_misses::cpu04.data               90                       # number of overall misses
system.l2.overall_misses::cpu05.inst               78                       # number of overall misses
system.l2.overall_misses::cpu05.data               92                       # number of overall misses
system.l2.overall_misses::cpu06.inst               47                       # number of overall misses
system.l2.overall_misses::cpu06.data               86                       # number of overall misses
system.l2.overall_misses::cpu07.inst               49                       # number of overall misses
system.l2.overall_misses::cpu07.data               81                       # number of overall misses
system.l2.overall_misses::cpu08.inst               90                       # number of overall misses
system.l2.overall_misses::cpu08.data               88                       # number of overall misses
system.l2.overall_misses::cpu09.inst               45                       # number of overall misses
system.l2.overall_misses::cpu09.data               75                       # number of overall misses
system.l2.overall_misses::cpu10.inst               56                       # number of overall misses
system.l2.overall_misses::cpu10.data               73                       # number of overall misses
system.l2.overall_misses::cpu11.inst               58                       # number of overall misses
system.l2.overall_misses::cpu11.data               90                       # number of overall misses
system.l2.overall_misses::cpu12.inst               91                       # number of overall misses
system.l2.overall_misses::cpu12.data               81                       # number of overall misses
system.l2.overall_misses::cpu13.inst               58                       # number of overall misses
system.l2.overall_misses::cpu13.data               87                       # number of overall misses
system.l2.overall_misses::cpu14.inst               58                       # number of overall misses
system.l2.overall_misses::cpu14.data               70                       # number of overall misses
system.l2.overall_misses::cpu15.inst               58                       # number of overall misses
system.l2.overall_misses::cpu15.data               91                       # number of overall misses
system.l2.overall_misses::total                 10238                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        58050                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        58050                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        98685                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        78948                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        59211                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        76626                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        56889                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        59211                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data       135837                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        58050                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       929961                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        18576                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        40635                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        18576                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        19737                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        20898                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        19737                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        39474                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        18576                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        80109                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        19737                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       296055                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1125275019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11104965                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9153324                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     10894824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11542100                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11149083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11562399                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10008981                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11134233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9103401                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      9090630                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11962944                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     10863477                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11084067                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      8635319                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     12215836                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1284780602                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    420939126                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     55571265                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     11726100                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     18385596                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     12015189                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     14608863                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8607654                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      8563536                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     18125532                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      8229168                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      9673452                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     11273310                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     18478476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     10291104                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     10145979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     10631277                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    647265627                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    177912801                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      9155646                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      6852222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7916859                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      7844877                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8295345                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      7178463                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7325910                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      7928469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7049592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      6784884                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      7799598                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      6923043                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      7653312                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      6631632                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7633575                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    290886228                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    420939126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1303187820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     55571265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     20260611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     11726100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     16005546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     18385596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     18811683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     12015189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19386977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     14608863                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19444428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8607654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     18740862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      8563536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     17334891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     18125532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19062702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      8229168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     16152993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      9673452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     15875514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     11273310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     19762542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     18478476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     17786520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     10291104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     18737379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     10145979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     15266951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     10631277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     19849411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2222932457                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    420939126                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1303187820                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     55571265                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     20260611                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     11726100                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     16005546                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     18385596                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     18811683                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     12015189                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19386977                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     14608863                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19444428                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8607654                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     18740862                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      8563536                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     17334891                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     18125532                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19062702                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      8229168                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     16152993                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      9673452                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     15875514                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     11273310                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     19762542                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     18478476                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     17786520                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     10291104                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     18737379                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     10145979                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     15266951                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     10631277                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     19849411                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2222932457                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        20844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6722                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6722                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data          150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data          163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              817                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         1000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          321                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          462                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data         1024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7893                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             772                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             682                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             522                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             661                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             551                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             805                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             939                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             909                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             870                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            1000                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             955                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             440                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             995                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             998                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             442                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             982                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             953                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             606                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1024                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data            1015                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             488                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             973                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data            1192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47391                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7893                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            772                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            682                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            522                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            661                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            551                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            805                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            939                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            909                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            870                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           1000                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            955                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            440                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            995                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            998                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            442                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            982                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            953                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            606                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1024                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data           1015                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            488                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            973                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data           1192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47391                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.986667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.977778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.953488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.987730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.963280                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.644444                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.661120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.303030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.365217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.349650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.162080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.319277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.302857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.373984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.305882                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.347107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.356522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.285714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.340278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.305389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.339130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576169                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.241987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.334197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.122605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.149773                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.085714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.085809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.047000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.103814                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.090452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.081374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.120172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.059063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.128169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.056641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.133949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.059609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.161085                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.084962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.083172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.094286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.093137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.060458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.055398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.042308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.110410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.043478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.102804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.090395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.047120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.069264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.042453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.083110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.034180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073545                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.241987                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.343320                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.334197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.136364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.122605                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.161290                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.149773                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.159710                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.085714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.095847                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.085809                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.105747                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.047000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.090052                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.103814                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.184091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.090452                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.088176                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.081374                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.169683                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.120172                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.155650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.059063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.094439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.128169                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.133663                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.056641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.085714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.133949                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.143443                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.059609                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.076342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216033                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.241987                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.343320                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.334197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.136364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.122605                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.161290                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.149773                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.159710                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.085714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.095847                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.085809                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.105747                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.047000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.090052                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.103814                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.184091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.090452                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.088176                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.081374                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.169683                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.120172                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.155650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.059063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.094439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.128169                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.133663                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.056641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.085714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.133949                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.143443                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.059609                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.076342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216033                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data         9288                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data        19350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   335.549133                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   666.790541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data  2024.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   448.568182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  1868.926829                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        12771                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        18963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  1315.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   843.708075                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data         1935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1181.653113                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data        18576                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data 20317.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data  2653.714286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data  2467.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data        10449                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  2467.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  7894.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data         9288                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  8010.900000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data         2193                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5104.396552                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221249.512190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 222099.300000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 217936.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 217896.480000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 217775.471698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 210360.056604                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 218158.471698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 217586.543478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 214119.865385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 216747.642857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 221722.682927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       221536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 221703.612245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 217334.647059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221418.435897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 218139.928571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220866.529483                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220386.976963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 215392.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 183220.312500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 185713.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 174133.173913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 187293.115385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 183141.574468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 174766.040816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 201394.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 182870.400000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 172740.214286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 194367.413793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 203060.175824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 177432.827586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 174930.672414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 183297.879310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 209606.744495                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221284.578358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data       212922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 207643.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 208338.394737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 212023.702703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 212701.153846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 217529.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 209311.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 220235.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data       213624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 212027.625000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216655.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216345.093750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data       212592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 213923.612903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218102.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 218219.225806                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220386.976963                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221254.298812                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 215392.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217856.032258                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 183220.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 213407.280000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 185713.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 213769.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 174133.173913                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 215410.855556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 187293.115385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 211352.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 183141.574468                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       217917                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 174766.040816                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       214011                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 201394.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 216621.613636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 182870.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 215373.240000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 172740.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 217472.794521                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 194367.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 219583.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 203060.175824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 219586.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 177432.827586                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 215372.172414                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 174930.672414                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 218099.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 183297.879310                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 218125.395604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 217125.655108                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220386.976963                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221254.298812                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 215392.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217856.032258                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 183220.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 213407.280000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 185713.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 213769.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 174133.173913                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 215410.855556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 187293.115385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 211352.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 183141.574468                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       217917                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 174766.040816                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       214011                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 201394.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 216621.613636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 182870.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 215373.240000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 172740.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 217472.794521                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 194367.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 219583.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 203060.175824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 219586.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 177432.827586                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 215372.172414                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 174930.672414                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 218099.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 183297.879310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 218125.395604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 217125.655108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                253                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5070                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        12                       # number of cycles access was blocked
system.l2.blocked::no_targets                      39                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.083333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          130                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           779                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           42                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 821                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                821                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data          148                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data          161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           787                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           58                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5817                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1873                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2309                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1291                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9417                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        27679                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        42023                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        13813                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2601874                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      2233887                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data       576347                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1977170                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        27842                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data       611603                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        42490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        41891                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       667207                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        27844                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      2428316                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        27756                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       448716                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11796458                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        15100                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        13359                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        31112                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        14192                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        29274                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        96102                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data       120392                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        30412                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       117180                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        70043                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        27559                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       146314                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       134085                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       845124                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1098467678                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10838911                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      8929193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10630255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11262353                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10870129                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11285172                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      9764862                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10858192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8880298                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8873020                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11679093                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10606318                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10815633                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8428713                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11916401                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1254106221                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    403802867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     45960988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      3443641                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      5824490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      2170338                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      3879545                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       861465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       645715                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      5829379                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1077075                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      1731054                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      5825848                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     11862182                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      2153605                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1077763                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      1722678                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    497868633                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    173307606                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8845470                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      6273729                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7344371                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      7540195                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      7753052                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      6895978                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      6706203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7326742                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6280235                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6047219                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7332499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      6462442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7338392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      6067540                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7344359                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    278866032                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    403802867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1271775284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     45960988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     19684381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      3443641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     15202922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      5824490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     17974626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2170338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18802548                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      3879545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18623181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       861465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18181150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       645715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     16471065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      5829379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18184934                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1077075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     15160533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      1731054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     14920239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      5825848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     19011592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     11862182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     17068760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      2153605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     18154025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1077763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     14496253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1722678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     19260760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2030840886                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    403802867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1271775284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     45960988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     19684381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      3443641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     15202922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      5824490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     17974626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2170338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18802548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      3879545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18623181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       861465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18181150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       645715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     16471065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      5829379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18184934                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1077075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     15160533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      1731054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     14920239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      5825848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     19011592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     11862182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     17068760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      2153605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     18154025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1077763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     14496253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1722678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     19260760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2030840886                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.986667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.977778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.953488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.937500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.987730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.963280                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.692308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.644444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.661120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.303030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.365217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.349650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.162080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.319277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.302857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.373984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.305882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.347107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.356522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.340278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.305389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.339130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.237299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.275907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.030651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.040847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.012422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.019802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.004000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.006356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.027136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.009042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.017167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.027495                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.077465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.009766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.011547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.008222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.120449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.084751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.079304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.082857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.083333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.057190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.051136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.041026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.097792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.041063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.090343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.079096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.044503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.064935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.040094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.075067                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.033203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071228                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.237299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.343204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.275907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.133431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.030651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.152688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.040847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.152450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.012422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.093717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.019802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.102299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.004000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.089005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.006356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.175000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.027136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.086172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.009042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.160633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.017167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.147122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.027495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.092340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.077465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.130363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.009766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.083744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.011547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.137295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.008222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.075503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.198709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.237299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.343204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.275907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.133431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.030651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.152688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.040847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.152450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.012422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.093717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.019802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.102299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.004000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.089005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.006356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.175000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.027136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.086172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.009042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.160633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.017167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.147122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.027495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.092340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.077465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.130363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.009766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.083744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.011547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.137295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.008222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.075503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.198709                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13839.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14007.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        13813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 15039.734104                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 15093.831081                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 14778.128205                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14978.560606                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        13921                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 14917.146341                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14163.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13963.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14826.822222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        13922                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 15082.708075                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13878                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14957.200000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14989.146125                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        13359                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        15556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        14192                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        14637                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 13728.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        15049                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        15206                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 14647.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 14008.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 13779.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 14631.400000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 14898.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14571.103448                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215978.701927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 216778.220000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212599.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 212605.100000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 212497.226415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 205096.773585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 212927.773585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 212279.608696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 208811.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 211435.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 216415.121951                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 216279.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216455.469388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212071.235294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216120.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 212792.875000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215593.299123                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215591.493326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215779.286385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215227.562500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215721.851852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 217033.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 215530.277778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215366.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 215238.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215902.925926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       215415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216381.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 215772.148148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215676.036364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215360.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215552.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 215334.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215620.889129                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216094.271820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215743.170732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216335.482759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216010.911765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215434.142857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215362.555556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215499.312500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216329.129032                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215492.411765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216559.827586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215972.107143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215661.735294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215414.733333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215835.058824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216697.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216010.558824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216007.770720                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215591.493326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215994.443614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215779.286385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 216311.879121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215227.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214125.661972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215721.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213983.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 217033.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213665.318182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 215530.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 209249.224719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215366.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 213895.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 215238.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 213909.935065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215902.925926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 211452.720930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       215415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213528.633803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216381.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 216235.347826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 215772.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 216040.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215676.036364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216060.253165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215360.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213576.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215552.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216361.985075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 215334.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214008.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215656.884995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215591.493326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215994.443614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215779.286385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 216311.879121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215227.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214125.661972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215721.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213983.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 217033.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213665.318182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 215530.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 209249.224719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215366.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 213895.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 215238.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 213909.935065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215902.925926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 211452.720930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       215415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213528.633803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216381.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 216235.347826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 215772.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 216040.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215676.036364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216060.253165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215360.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213576.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215552.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216361.985075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 215334.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214008.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215656.884995                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3600                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5845                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3600                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       601856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  601856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              901                       # Total snoops (count)
system.membus.snoop_fanout::samples             12866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12866                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17300613                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47020000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        96278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        37352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25207                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             42146                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9073                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1391                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           374                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1765                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           30                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           30                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10390                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         3352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         4070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         4607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                144527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       977536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1915520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        70592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        73536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        40832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        51840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        55296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        60672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        72960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       106880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        85888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        96128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        97280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side       105152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        35392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        48832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        96704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       109888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        47232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        53248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        95040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side       105984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        61632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        67456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       100160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       111680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        55872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        95232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       130240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5133760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6034                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            54370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.949770                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.670454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33795     62.16%     62.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6875     12.64%     74.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1842      3.39%     78.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1334      2.45%     80.64% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1207      2.22%     82.86% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1127      2.07%     84.94% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1149      2.11%     87.05% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1044      1.92%     88.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    884      1.63%     90.60% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    866      1.59%     92.19% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   817      1.50%     93.69% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   853      1.57%     95.26% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   762      1.40%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   658      1.21%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   689      1.27%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   468      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54370                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          188111934                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27868206                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61338022                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2781133                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3237560                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1884035                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           2128036                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2402925                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3033560                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2887448                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5015370                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3254042                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          4744879                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3558361                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5881899                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1701739                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          2194197                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3567609                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          5584288                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1989571                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2125730                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1686397                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2076978                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3478075                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          5245396                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2541350                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2720167                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3644155                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6148631                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1576690                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2048778                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3470946                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          6658996                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
