Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon May 13 00:49:05 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_test_timing_summary_routed.rpt -pb UART_test_timing_summary_routed.pb -rpx UART_test_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_test
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.498        0.000                      0                   37        0.173        0.000                      0                   37       41.160        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.498        0.000                      0                   37        0.173        0.000                      0                   37       41.160        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.498ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.940ns (33.572%)  route 1.860ns (66.428%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.157    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  uart_controller/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.856     6.469    uart_controller/tx_state[1]
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.621 r  uart_controller/tx_bit_index[2]_i_2/O
                         net (fo=4, routed)           1.004     7.625    uart_controller/tx_bit_index[2]_i_2_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.332     7.957 r  uart_controller/tx_bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     7.957    uart_controller/tx_bit_index[0]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.029    88.455    uart_controller/tx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.455    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 80.498    

Slack (MET) :             80.516ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.968ns (34.230%)  route 1.860ns (65.770%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.157    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.456     5.613 r  uart_controller/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=13, routed)          0.856     6.469    uart_controller/tx_state[1]
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.621 r  uart_controller/tx_bit_index[2]_i_2/O
                         net (fo=4, routed)           1.004     7.625    uart_controller/tx_bit_index[2]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.360     7.985 r  uart_controller/tx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     7.985    uart_controller/tx_bit_index[1]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)        0.075    88.501    uart_controller/tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         88.501    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 80.516    

Slack (MET) :             80.621ns  (required time - arrival time)
  Source:                 uart_controller/tx_bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.842ns (31.406%)  route 1.839ns (68.594%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.419     5.575 r  uart_controller/tx_bit_index_reg[1]/Q
                         net (fo=4, routed)           0.892     6.467    uart_controller/tx_bit_index_reg_n_0_[1]
    SLICE_X38Y37         LUT3 (Prop_lut3_I0_O)        0.299     6.766 f  uart_controller/FSM_sequential_tx_state[0]_i_4/O
                         net (fo=2, routed)           0.947     7.713    uart_controller/FSM_sequential_tx_state[0]_i_4_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.837 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000     7.837    uart_controller/tx_i_2_n_0
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/C
                         clock pessimism              0.275    88.464    
                         clock uncertainty           -0.035    88.429    
    SLICE_X39Y36         FDRE (Setup_fdre_C_D)        0.029    88.458    uart_controller/tx_reg
  -------------------------------------------------------------------
                         required time                         88.458    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                 80.621    

Slack (MET) :             80.767ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.940ns (37.090%)  route 1.594ns (62.910%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.087    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.883     6.426    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.152     6.578 r  uart_controller/FSM_onehot_rx_state[3]_i_2/O
                         net (fo=3, routed)           0.711     7.289    uart_controller/FSM_onehot_rx_state[3]_i_2_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I4_O)        0.332     7.621 r  uart_controller/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.621    uart_controller/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.441    88.119    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y40         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism              0.276    88.395    
                         clock uncertainty           -0.035    88.360    
    SLICE_X16Y40         FDRE (Setup_fdre_C_D)        0.029    88.389    uart_controller/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         88.389    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 80.767    

Slack (MET) :             80.785ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.580ns (28.218%)  route 1.475ns (71.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.930     6.542    uart_controller/tx_state[2]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.666 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=6, routed)           0.546     7.211    uart_controller/tx_bit_index0
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.429    87.997    uart_controller/tx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 80.785    

Slack (MET) :             80.785ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.580ns (28.218%)  route 1.475ns (71.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.930     6.542    uart_controller/tx_state[2]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.666 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=6, routed)           0.546     7.211    uart_controller/tx_bit_index0
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[1]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.429    87.997    uart_controller/tx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 80.785    

Slack (MET) :             80.785ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.580ns (28.218%)  route 1.475ns (71.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.930     6.542    uart_controller/tx_state[2]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.666 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=6, routed)           0.546     7.211    uart_controller/tx_bit_index0
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_bit_index_reg[2]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.429    87.997    uart_controller/tx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 80.785    

Slack (MET) :             80.785ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.580ns (28.218%)  route 1.475ns (71.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.930     6.542    uart_controller/tx_state[2]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.666 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=6, routed)           0.546     7.211    uart_controller/tx_bit_index0
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y36         FDRE (Setup_fdre_C_R)       -0.429    87.997    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                 80.785    

Slack (MET) :             80.786ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.580ns (28.232%)  route 1.474ns (71.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.930     6.542    uart_controller/tx_state[2]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.666 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=6, routed)           0.545     7.210    uart_controller/tx_bit_index0
    SLICE_X38Y35         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.429    87.997    uart_controller/tx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 80.786    

Slack (MET) :             80.786ns  (required time - arrival time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.580ns (28.232%)  route 1.474ns (71.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.930     6.542    uart_controller/tx_state[2]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.666 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=6, routed)           0.545     7.210    uart_controller/tx_bit_index0
    SLICE_X38Y35         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    88.189    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism              0.272    88.461    
                         clock uncertainty           -0.035    88.426    
    SLICE_X38Y35         FDRE (Setup_fdre_C_R)       -0.429    87.997    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.997    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 80.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.993%)  route 0.092ns (33.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.449    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_controller/rx_bit_index_reg[2]/Q
                         net (fo=4, routed)           0.092     1.681    uart_controller/rx_bit_index_reg_n_0_[2]
    SLICE_X16Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.726 r  uart_controller/rx_dv_i_1/O
                         net (fo=1, routed)           0.000     1.726    uart_controller/rx_dv
    SLICE_X16Y40         FDRE                                         r  uart_controller/rx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y40         FDRE                                         r  uart_controller/rx_dv_reg/C
                         clock pessimism             -0.502     1.462    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.092     1.554    uart_controller/rx_dv_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.449    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_controller/FSM_onehot_rx_state_reg[2]/Q
                         net (fo=9, routed)           0.109     1.699    uart_controller/FSM_onehot_rx_state_reg_n_0_[2]
    SLICE_X17Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  uart_controller/rx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.744    uart_controller/rx_clk_count[0]_i_1_n_0
    SLICE_X17Y41         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y41         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.091     1.553    uart_controller/rx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.449    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_controller/rx_bit_index_reg[1]/Q
                         net (fo=5, routed)           0.141     1.731    uart_controller/rx_bit_index_reg_n_0_[1]
    SLICE_X16Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  uart_controller/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart_controller/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y40         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.091     1.553    uart_controller/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (69.982%)  route 0.097ns (30.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.449    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  uart_controller/rx_bit_index_reg[0]/Q
                         net (fo=6, routed)           0.097     1.674    uart_controller/rx_bit_index_reg_n_0_[0]
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.099     1.773 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.091     1.540    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.204%)  route 0.184ns (49.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.184     1.804    uart_controller/tx_state[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uart_controller/tx_state__0[0]
    SLICE_X40Y36         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.120     1.614    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.411%)  route 0.156ns (45.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=7, routed)           0.156     1.776    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  uart_controller/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_controller/tx_state__0[2]
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.091     1.585    uart_controller/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.929%)  route 0.153ns (45.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.449    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_controller/FSM_onehot_rx_state_reg[0]/Q
                         net (fo=8, routed)           0.153     1.742    uart_controller/rx_bit_index0
    SLICE_X16Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  uart_controller/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    uart_controller/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.092     1.541    uart_controller/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.291%)  route 0.179ns (48.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=14, routed)          0.179     1.799    uart_controller/tx_state[2]
    SLICE_X41Y36         LUT5 (Prop_lut5_I0_O)        0.048     1.847 r  uart_controller/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    uart_controller/tx_data[0]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  uart_controller/tx_data_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105     1.599    uart_controller/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.134%)  route 0.158ns (45.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.449    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141     1.590 f  uart_controller/rx_clk_count_reg[2]/Q
                         net (fo=11, routed)          0.158     1.747    uart_controller/rx_clk_count_reg_n_0_[2]
    SLICE_X17Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  uart_controller/rx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    uart_controller/rx_clk_count[1]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X17Y40         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.092     1.541    uart_controller/rx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.517%)  route 0.175ns (48.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=7, routed)           0.175     1.795    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X38Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  uart_controller/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    uart_controller/tx_state__0[1]
    SLICE_X38Y37         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.994    uart_controller/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.091     1.586    uart_controller/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y40   uart_controller/FSM_onehot_rx_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y36   uart_controller/FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y37   uart_controller/FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y35   uart_controller/FSM_sequential_tx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y40   uart_controller/rx_bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y40   uart_controller/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y40   uart_controller/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y40   uart_controller/FSM_onehot_rx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y40   uart_controller/FSM_onehot_rx_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y41   uart_controller/FSM_onehot_rx_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_controller/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 3.972ns (54.617%)  route 3.300ns (45.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  uart_controller/tx_reg/Q
                         net (fo=1, routed)           3.300     8.912    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.428 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.428    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 3.968ns (56.273%)  route 3.084ns (43.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.087    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y40         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  uart_controller/rx_dv_reg/Q
                         net (fo=1, routed)           3.084     8.627    uart_controller_n_0
    K1                   OBUF (Prop_obuf_I_O)         3.512    12.139 r  led[1]_INST_0/O
                         net (fo=0)                   0.000    12.139    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.121ns (71.065%)  route 1.678ns (28.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.156    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.419     5.575 r  uart_controller/tx_rdy_reg/Q
                         net (fo=1, routed)           1.678     7.253    uart_controller_n_2
    E2                   OBUF (Prop_obuf_I_O)         3.702    10.955 r  led[0]_INST_0/O
                         net (fo=0)                   0.000    10.955    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.410ns (81.132%)  route 0.328ns (18.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  uart_controller/tx_rdy_reg/Q
                         net (fo=1, routed)           0.328     1.935    uart_controller_n_2
    E2                   OBUF (Prop_obuf_I_O)         1.282     3.216 r  led[0]_INST_0/O
                         net (fo=0)                   0.000     3.216    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.354ns (56.456%)  route 1.045ns (43.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.559     1.449    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y40         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_controller/rx_dv_reg/Q
                         net (fo=1, routed)           1.045     2.634    uart_controller_n_0
    K1                   OBUF (Prop_obuf_I_O)         1.213     3.848 r  led[1]_INST_0/O
                         net (fo=0)                   0.000     3.848    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.358ns (53.329%)  route 1.188ns (46.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/tx_reg/Q
                         net (fo=1, routed)           1.188     2.808    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.025 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.025    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.791ns  (logic 1.712ns (45.148%)  route 2.079ns (54.852%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           1.300     2.764    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.888 r  uart_controller/tx_i_3/O
                         net (fo=1, routed)           0.779     3.667    uart_controller/tx_i_3_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I3_O)        0.124     3.791 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000     3.791    uart_controller/tx_i_2_n_0
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511     4.859    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.730ns  (logic 1.576ns (42.268%)  route 2.153ns (57.732%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           2.153     3.606    uart_controller/uart_rx_IBUF
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.730 r  uart_controller/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.730    uart_controller/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442     4.790    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 1.576ns (44.138%)  route 1.995ns (55.862%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.995     3.448    uart_controller/uart_rx_IBUF
    SLICE_X16Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.572 r  uart_controller/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.572    uart_controller/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442     4.790    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/tx_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.588ns (45.033%)  route 1.938ns (54.967%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           1.298     2.762    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.124     2.886 r  uart_controller/tx_rdy_i_1/O
                         net (fo=1, routed)           0.640     3.525    uart_controller/tx_rdy
    SLICE_X41Y35         FDRE                                         r  uart_controller/tx_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511     4.859    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/tx_rdy_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.421ns  (logic 1.576ns (46.077%)  route 1.845ns (53.923%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           1.845     3.297    uart_controller/uart_rx_IBUF
    SLICE_X16Y41         LUT5 (Prop_lut5_I3_O)        0.124     3.421 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.421    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442     4.790    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.116ns  (logic 1.588ns (50.956%)  route 1.528ns (49.044%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           1.528     2.992    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.116 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.116    uart_controller/tx_state__0[0]
    SLICE_X40Y36         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511     4.859    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.914ns  (logic 1.614ns (55.381%)  route 1.300ns (44.619%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           1.300     2.764    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.150     2.914 r  uart_controller/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.914    uart_controller/tx_data[0]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511     4.859    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  uart_controller/tx_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.278ns (36.401%)  route 0.485ns (63.599%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           0.485     0.717    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I1_O)        0.046     0.763 r  uart_controller/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.763    uart_controller/tx_data[0]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.277ns (32.555%)  route 0.573ns (67.444%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           0.573     0.805    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.850 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.850    uart_controller/tx_state__0[0]
    SLICE_X40Y36         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.322ns (30.366%)  route 0.737ns (69.634%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           0.485     0.717    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.045     0.762 r  uart_controller/tx_i_3/O
                         net (fo=1, routed)           0.252     1.014    uart_controller/tx_i_3_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.059 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000     1.059    uart_controller/tx_i_2_n_0
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  uart_controller/tx_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_controller/tx_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.277ns (25.768%)  route 0.797ns (74.232%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  FSM_sequential_tx_state_reg[0]_i_2/O
                         net (fo=4, routed)           0.485     0.717    uart_controller/FSM_sequential_tx_state_reg[0]_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.045     0.762 r  uart_controller/tx_rdy_i_1/O
                         net (fo=1, routed)           0.312     1.073    uart_controller/tx_rdy
    SLICE_X41Y35         FDRE                                         r  uart_controller/tx_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y35         FDRE                                         r  uart_controller/tx_rdy_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.266ns (23.658%)  route 0.857ns (76.342%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.857     1.077    uart_controller/uart_rx_IBUF
    SLICE_X16Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.122 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.122    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.266ns (22.857%)  route 0.896ns (77.143%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.896     1.117    uart_controller/uart_rx_IBUF
    SLICE_X16Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  uart_controller/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.162    uart_controller/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.266ns (21.717%)  route 0.957ns (78.283%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.957     1.178    uart_controller/uart_rx_IBUF
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.223 r  uart_controller/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.223    uart_controller/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.964    uart_controller/clk_IBUF_BUFG
    SLICE_X16Y41         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C





