 
cpldfit:  version P.68d                             Xilinx Inc.
                                  No Fit Report
Design Name: Contador_top                        Date: 11- 4-2014, 10:10PM
Device Used: XC2C64A-7-VQ44
Fitting Status: Design Rule Checking Failed

**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Contador_top.ise'.
ERROR:Cpld:832 - 'segmentos<0>' is assigned to an invalid location ('L14') for
   this device.  This will prevent the design from fitting on the current
   device. 'segmentos<0>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'segmentos<1>' is assigned to an invalid location ('H12') for
   this device.  This will prevent the design from fitting on the current
   device. 'segmentos<1>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'segmentos<2>' is assigned to an invalid location ('N14') for
   this device.  This will prevent the design from fitting on the current
   device. 'segmentos<2>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'segmentos<3>' is assigned to an invalid location ('N11') for
   this device.  This will prevent the design from fitting on the current
   device. 'segmentos<3>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'segmentos<5>' is assigned to an invalid location ('L13') for
   this device.  This will prevent the design from fitting on the current
   device. 'segmentos<5>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'segmentos<6>' is assigned to an invalid location ('M12') for
   this device.  This will prevent the design from fitting on the current
   device. 'segmentos<6>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'habiDisplay<2>' is assigned to an invalid location ('M13') for
   this device.  This will prevent the design from fitting on the current
   device. 'habiDisplay<2>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'habiDisplay<0>' is assigned to an invalid location ('F12') for
   this device.  This will prevent the design from fitting on the current
   device. 'habiDisplay<0>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'habiDisplay<3>' is assigned to an invalid location ('K14') for
   this device.  This will prevent the design from fitting on the current
   device. 'habiDisplay<3>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'habiDisplay<1>' is assigned to an invalid location ('J12') for
   this device.  This will prevent the design from fitting on the current
   device. 'habiDisplay<1>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'segmentos<7>' is assigned to an invalid location ('N13') for
   this device.  This will prevent the design from fitting on the current
   device. 'segmentos<7>' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'reset' is assigned to an invalid location ('G12') for this
   device.  This will prevent the design from fitting on the current device.
   'reset' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'clk100MHz' is assigned to an invalid location ('B8') for this
   device.  This will prevent the design from fitting on the current device.
   'clk100MHz' must be reassigned before attempting a re-fit.
ERROR:Cpld:832 - 'selector' is assigned to an invalid location ('P11') for this
   device.  This will prevent the design from fitting on the current device.
   'selector' must be reassigned before attempting a re-fit.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

No logic has been mapped.

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
1  /64  (  2%) 0   /224  (  0%) 2   /160  (  1%) 0  /64  (  0%) 1  /33  (  3%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB2       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB3       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB4       1/16      2/40     0/56     1/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total     1/64      2/160    0/224    1/33    0/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4         0/0


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           0    |  I/O              :     1     25
Output        :   12           1    |  GCK/IO           :     0      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    0           0    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     15           1

End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal                              Total Total Bank Loc     Pin   Pin       Pin     I/O      
Name                                Pts   Inps               No.   Type      Use     STD      
segmentos<4>                        2     2     1    FB4_11  12    I/O       O       LVCMOS18 

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
*************************  Summary of UnMapped Logic  ************************

** 11 Outputs **

Signal                              Total Total I/O      User
Name                                Pts   Inps  STD      Assignment
habiDisplay<2>                      0     0     LVCMOS18 M13
habiDisplay<0>                      0     0     LVCMOS18 F12
habiDisplay<3>                      0     0     LVCMOS18 K14
habiDisplay<1>                      0     0     LVCMOS18 J12
segmentos<0>                        2     2     LVCMOS18 L14
segmentos<1>                        2     2     LVCMOS18 H12
segmentos<2>                        2     2     LVCMOS18 N14
segmentos<3>                        2     2     LVCMOS18 N11
segmentos<5>                        2     2     LVCMOS18 L13
segmentos<6>                        2     2     LVCMOS18 M12
segmentos<7>                        0     0     LVCMOS18 N13

** 261 Buried Nodes **

Signal                              Total Total User
Name                                Pts   Inps  Assignment
CI1/cuenta2<0>                      3     4     
CI1/cuenta2<1>                      3     4     
CI1/cuenta2<2>                      3     4     
CI1/cuenta2<3>                      3     4     
CI1/cuenta2<4>                      3     4     
CI1/cuenta2<5>                      3     4     
CI1/cuenta2<6>                      3     4     
CI1/cuenta2<7>                      3     4     
CI1/cuenta2<8>                      3     4     
CI1/cuenta2<9>                      3     4     
CI1/cuenta2<10>                     3     4     
CI1/cuenta2<11>                     3     4     
CI1/cuenta2<12>                     3     4     
CI1/cuenta2<13>                     3     4     
CI1/cuenta2<14>                     3     4     
CI1/cuenta2<15>                     3     4     
CI1/cuenta2<16>                     3     4     
CI1/cuenta2<17>                     3     4     
CI1/cuenta2<18>                     3     4     
CI1/cuenta2<19>                     3     4     
CI1/cuenta2<20>                     3     4     
CI1/cuenta2<21>                     3     4     
CI1/cuenta2<22>                     3     4     
CI1/cuenta2<23>                     3     4     
CI1/cuenta2<24>                     3     4     
CI1/cuenta2<25>                     3     4     
CI1/cuenta2<26>                     3     4     
CI1/cuenta2<27>                     3     4     
CI1/cuenta2<28>                     3     4     
CI1/cuenta2<29>                     3     4     
CI1/cuenta2<30>                     3     4     
CI1/cuenta2<31>                     3     4     
CI1/cuenta2_Madd__add0000__and0000  1     2     
CI1/cuenta2_Madd__add0000__and0001  1     2     
CI1/cuenta2_Madd__add0000__and0002  1     2     
CI1/cuenta2_Madd__add0000__and0003  1     2     
CI1/cuenta2_Madd__add0000__and0004  1     2     
CI1/cuenta2_Madd__add0000__and0005  1     2     
CI1/cuenta2_Madd__add0000__and0006  1     2     
CI1/cuenta2_Madd__add0000__and0007  1     2     

Signal                              Total Total User
Name                                Pts   Inps  Assignment
CI1/cuenta2_Madd__add0000__and0008  1     2     
CI1/cuenta2_Madd__add0000__and0009  1     2     
CI1/cuenta2_Madd__add0000__and0010  1     2     
CI1/cuenta2_Madd__add0000__and0011  1     2     
CI1/cuenta2_Madd__add0000__and0012  1     2     
CI1/cuenta2_Madd__add0000__and0013  1     2     
CI1/cuenta2_Madd__add0000__and0014  1     2     
CI1/cuenta2_Madd__add0000__and0015  1     2     
CI1/cuenta2_Madd__add0000__and0016  1     2     
CI1/cuenta2_Madd__add0000__and0017  1     2     
CI1/cuenta2_Madd__add0000__and0018  1     2     
CI1/cuenta2_Madd__add0000__and0019  1     2     
CI1/cuenta2_Madd__add0000__and0020  1     2     
CI1/cuenta2_Madd__add0000__and0021  1     2     
CI1/cuenta2_Madd__add0000__and0022  1     2     
CI1/cuenta2_Madd__add0000__and0023  1     2     
CI1/cuenta2_Madd__add0000__and0024  1     2     
CI1/cuenta2_Madd__add0000__and0025  1     2     
CI1/cuenta2_Madd__add0000__and0026  1     2     
CI1/cuenta2_Madd__add0000__and0027  1     2     
CI1/cuenta2_Madd__add0000__and0028  1     2     
CI1/cuenta2_Madd__add0000__and0029  1     2     
CI1/cuenta2__add0000<1>             2     2     
CI1/cuenta2__add0000<2>             2     2     
CI1/cuenta2__add0000<3>             2     2     
CI1/cuenta2__add0000<4>             2     2     
CI1/cuenta2__add0000<5>             2     2     
CI1/cuenta2__add0000<6>             2     2     
CI1/cuenta2__add0000<7>             2     2     
CI1/cuenta2__add0000<8>             2     2     
CI1/cuenta2__add0000<9>             2     2     
CI1/cuenta2__add0000<10>            2     2     
CI1/cuenta2__add0000<11>            2     2     
CI1/cuenta2__add0000<12>            2     2     
CI1/cuenta2__add0000<13>            2     2     
CI1/cuenta2__add0000<14>            2     2     
CI1/cuenta2__add0000<15>            2     2     
CI1/cuenta2__add0000<16>            2     2     
CI1/cuenta2__add0000<17>            2     2     
CI1/cuenta2__add0000<18>            2     2     

Signal                              Total Total User
Name                                Pts   Inps  Assignment
CI1/cuenta2__add0000<19>            2     2     
CI1/cuenta2__add0000<20>            2     2     
CI1/cuenta2__add0000<21>            2     2     
CI1/cuenta2__add0000<22>            2     2     
CI1/cuenta2__add0000<23>            2     2     
CI1/cuenta2__add0000<24>            2     2     
CI1/cuenta2__add0000<25>            2     2     
CI1/cuenta2__add0000<26>            2     2     
CI1/cuenta2__add0000<27>            2     2     
CI1/cuenta2__add0000<28>            2     2     
CI1/cuenta2__add0000<29>            2     2     
CI1/cuenta2__add0000<30>            2     2     
CI1/cuenta2__add0000<31>            2     2     
CI1/cuenta2_cmp_eq0000              1     4     
CI1/cuenta2_cmp_eq00001             1     8     
CI1/cuenta2_cmp_eq000026            1     8     
CI1/cuenta2_cmp_eq000027            1     8     
CI1/cuenta2_cmp_eq000028            1     8     
CI1/cuenta<0>                       3     4     
CI1/cuenta<1>                       3     4     
CI1/cuenta<2>                       3     4     
CI1/cuenta<3>                       3     4     
CI1/cuenta<4>                       3     4     
CI1/cuenta<5>                       3     4     
CI1/cuenta<6>                       3     4     
CI1/cuenta<7>                       3     4     
CI1/cuenta<8>                       3     4     
CI1/cuenta<9>                       3     4     
CI1/cuenta<10>                      3     4     
CI1/cuenta<11>                      3     4     
CI1/cuenta<12>                      3     4     
CI1/cuenta<13>                      3     4     
CI1/cuenta<14>                      3     4     
CI1/cuenta<15>                      3     4     
CI1/cuenta<16>                      3     4     
CI1/cuenta<17>                      3     4     
CI1/cuenta<18>                      3     4     
CI1/cuenta<19>                      3     4     
CI1/cuenta<20>                      3     4     
CI1/cuenta<21>                      3     4     

Signal                              Total Total User
Name                                Pts   Inps  Assignment
CI1/cuenta<22>                      3     4     
CI1/cuenta<23>                      3     4     
CI1/cuenta<24>                      3     4     
CI1/cuenta<25>                      3     4     
CI1/cuenta<26>                      3     4     
CI1/cuenta<27>                      3     4     
CI1/cuenta<28>                      3     4     
CI1/cuenta<29>                      3     4     
CI1/cuenta<30>                      3     4     
CI1/cuenta<31>                      3     4     
CI1/cuenta_Madd__add0000__and0000   1     2     
CI1/cuenta_Madd__add0000__and0001   1     2     
CI1/cuenta_Madd__add0000__and0002   1     2     
CI1/cuenta_Madd__add0000__and0003   1     2     
CI1/cuenta_Madd__add0000__and0004   1     2     
CI1/cuenta_Madd__add0000__and0005   1     2     
CI1/cuenta_Madd__add0000__and0006   1     2     
CI1/cuenta_Madd__add0000__and0007   1     2     
CI1/cuenta_Madd__add0000__and0008   1     2     
CI1/cuenta_Madd__add0000__and0009   1     2     
CI1/cuenta_Madd__add0000__and0010   1     2     
CI1/cuenta_Madd__add0000__and0011   1     2     
CI1/cuenta_Madd__add0000__and0012   1     2     
CI1/cuenta_Madd__add0000__and0013   1     2     
CI1/cuenta_Madd__add0000__and0014   1     2     
CI1/cuenta_Madd__add0000__and0015   1     2     
CI1/cuenta_Madd__add0000__and0016   1     2     
CI1/cuenta_Madd__add0000__and0017   1     2     
CI1/cuenta_Madd__add0000__and0018   1     2     
CI1/cuenta_Madd__add0000__and0019   1     2     
CI1/cuenta_Madd__add0000__and0020   1     2     
CI1/cuenta_Madd__add0000__and0021   1     2     
CI1/cuenta_Madd__add0000__and0022   1     2     
CI1/cuenta_Madd__add0000__and0023   1     2     
CI1/cuenta_Madd__add0000__and0024   1     2     
CI1/cuenta_Madd__add0000__and0025   1     2     
CI1/cuenta_Madd__add0000__and0026   1     2     
CI1/cuenta_Madd__add0000__and0027   1     2     
CI1/cuenta_Madd__add0000__and0028   1     2     
CI1/cuenta_Madd__add0000__and0029   1     2     

Signal                              Total Total User
Name                                Pts   Inps  Assignment
CI1/cuenta__add0000<1>              2     2     
CI1/cuenta__add0000<2>              2     2     
CI1/cuenta__add0000<3>              2     2     
CI1/cuenta__add0000<4>              2     2     
CI1/cuenta__add0000<5>              2     2     
CI1/cuenta__add0000<6>              2     2     
CI1/cuenta__add0000<7>              2     2     
CI1/cuenta__add0000<8>              2     2     
CI1/cuenta__add0000<9>              2     2     
CI1/cuenta__add0000<10>             2     2     
CI1/cuenta__add0000<11>             2     2     
CI1/cuenta__add0000<12>             2     2     
CI1/cuenta__add0000<13>             2     2     
CI1/cuenta__add0000<14>             2     2     
CI1/cuenta__add0000<15>             2     2     
CI1/cuenta__add0000<16>             2     2     
CI1/cuenta__add0000<17>             2     2     
CI1/cuenta__add0000<18>             2     2     
CI1/cuenta__add0000<19>             2     2     
CI1/cuenta__add0000<20>             2     2     
CI1/cuenta__add0000<21>             2     2     
CI1/cuenta__add0000<22>             2     2     
CI1/cuenta__add0000<23>             2     2     
CI1/cuenta__add0000<24>             2     2     
CI1/cuenta__add0000<25>             2     2     
CI1/cuenta__add0000<26>             2     2     
CI1/cuenta__add0000<27>             2     2     
CI1/cuenta__add0000<28>             2     2     
CI1/cuenta__add0000<29>             2     2     
CI1/cuenta__add0000<30>             2     2     
CI1/cuenta__add0000<31>             2     2     
CI1/cuenta_cmp_eq0000               1     3     
CI1/cuenta_cmp_eq00001              1     8     
CI1/cuenta_cmp_eq00002              1     4     
CI1/cuenta_cmp_eq000023             1     4     
CI1/cuenta_cmp_eq000024             1     8     
CI1/cuenta_cmp_eq000025             1     8     
CI1/cuenta_cmp_eq000026             1     2     
CI1/cuenta_cmp_eq000027             1     2     
CI1/i_clk                           3     5     

Signal                              Total Total User
Name                                Pts   Inps  Assignment
CI1/i_clk2                          3     6     
CI2/mux1                            1     2     
CI2/mux3                            1     2     
CI3/presente_FSM_FFd1-In2           1     3     
CI3/presente_FSM_FFd1-In3           1     2     
CI3/presente_FSM_FFd2-In3           1     2     
CI3/presente_FSM_FFd2-In5           2     2     
CI3/presente_FSM_FFd2-In6           1     2     
CI3/presente_FSM_FFd2-In7           1     2     
CI3/presente_FSM_FFd3-In4           1     2     
CI3/presente_FSM_FFd3-In5           2     2     
CI3/presente_FSM_FFd3-In6           1     3     
CI4/Mrom_salida_doA<4>2             2     2     
CI4/Mrom_salida_doA<4>              1     2     
CI4/Mrom_salida_doA<4>3             1     2     
CI4/Mrom_salida_doA<5>6             1     2     
CI4/Mrom_salida_doA<5>1             1     2     
CI4/Mrom_salida_doA<5>7             1     3     
CI4/Mrom_salida_doA<5>              1     2     
CI4/Mrom_salida_doA<5>8             2     2     
CI4/Mrom_salida_doA<5>5             2     2     
CI4/Mrom_salida_doA<6>1             1     2     
CI4/Mrom_salida_doA<6>7             1     3     
CI4/Mrom_salida_doA<6>2             1     3     
CI4/Mrom_salida_doA<6>              1     2     
CI4/Mrom_salida_doA<6>6             2     2     
CI4/Mrom_salida_doA<6>8             2     2     
CI4/salida<0>1                      2     2     
CI4/salida<0>10                     2     2     
CI4/salida<0>4                      1     2     
CI4/salida<0>9                      1     2     
CI4/salida<0>8                      1     2     
CI4/salida<0>12                     1     2     
CI4/salida<0>7                      1     2     
CI4/salida<1>12                     2     2     
CI4/salida<1>1                      2     2     
CI4/salida<1>11                     2     2     
CI4/salida<1>13                     1     3     
CI4/salida<1>8                      2     2     
CI4/salida<1>9                      1     2     

Signal                              Total Total User
Name                                Pts   Inps  Assignment
CI4/salida<1>7                      1     2     
CI4/salida<2>6                      1     4     
CI4/salida<2>5                      1     2     
CI4/salida<2>1                      2     2     
CI4/salida<3>14                     1     2     
CI4/salida<3>5                      1     2     
CI4/salida<3>9                      1     2     
CI4/salida<3>17                     2     2     
CI4/salida<3>13                     2     2     
CI4/salida<3>10                     2     2     
CI4/salida<3>1                      2     2     
CI4/salida<3>16                     1     2     
CI4/salida<3>18                     1     2     
CI4/salida<3>11                     1     2     
alclk1Hz                            3     3     
alclk200Hz                          3     3     
almux                               2     2     
cableQ<0>                           3     3     
cableQ<1>                           4     4     
cableQ<2>                           4     4     
cableQ<3>                           4     4     

** 3 Inputs **

Signal                              I/O      User
Name                                STD      Assignment
clk100MHz                           LVCMOS18 B8
reset                               LVCMOS18 G12
selector                            LVCMOS18 P11

*******************************  Equations  ********************************

********** Mapped Logic **********


segmentos(4) <= ((CI4/Mrom_salida_doA(4)3)
	OR (CI4/Mrom_salida_doA(4)2));

********** UnMapped Logic **********

** Outputs **


habiDisplay(2) <= '1';


habiDisplay(0) <= '1';


habiDisplay(3) <= '0';


habiDisplay(1) <= '0';


segmentos(0) <= ((CI4/salida(0)7)
	OR (CI4/salida(0)12));


segmentos(1) <= ((CI4/salida(1)7)
	OR (CI4/salida(1)13));


segmentos(2) <= ((CI4/salida(2)5)
	OR (CI4/salida(2)6));


segmentos(3) <= ((CI4/salida(3)9)
	OR (CI4/salida(3)18));


segmentos(5) <= ((CI4/Mrom_salida_doA(5)5)
	OR (CI4/Mrom_salida_doA(5)8));


segmentos(6) <= ((CI4/Mrom_salida_doA(6)6)
	OR (CI4/Mrom_salida_doA(6)8));


segmentos(7) <= '1';

** Buried Nodes **

FDCPE_CI1/cuenta20: FDCPE port map (CI1/cuenta2(0),CI1/cuenta2_D(0),clk100MHz,reset,'0','1');
CI1/cuenta2_D(0) <= (NOT CI1/cuenta2(0) AND NOT CI1/cuenta2_cmp_eq0000);

FDCPE_CI1/cuenta21: FDCPE port map (CI1/cuenta2(1),CI1/cuenta2_D(1),clk100MHz,reset,'0','1');
CI1/cuenta2_D(1) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(1));

FDCPE_CI1/cuenta22: FDCPE port map (CI1/cuenta2(2),CI1/cuenta2_D(2),clk100MHz,reset,'0','1');
CI1/cuenta2_D(2) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(2));

FDCPE_CI1/cuenta23: FDCPE port map (CI1/cuenta2(3),CI1/cuenta2_D(3),clk100MHz,reset,'0','1');
CI1/cuenta2_D(3) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(3));

FDCPE_CI1/cuenta24: FDCPE port map (CI1/cuenta2(4),CI1/cuenta2_D(4),clk100MHz,reset,'0','1');
CI1/cuenta2_D(4) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(4));

FDCPE_CI1/cuenta25: FDCPE port map (CI1/cuenta2(5),CI1/cuenta2_D(5),clk100MHz,reset,'0','1');
CI1/cuenta2_D(5) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(5));

FDCPE_CI1/cuenta26: FDCPE port map (CI1/cuenta2(6),CI1/cuenta2_D(6),clk100MHz,reset,'0','1');
CI1/cuenta2_D(6) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(6));

FDCPE_CI1/cuenta27: FDCPE port map (CI1/cuenta2(7),CI1/cuenta2_D(7),clk100MHz,reset,'0','1');
CI1/cuenta2_D(7) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(7));

FDCPE_CI1/cuenta28: FDCPE port map (CI1/cuenta2(8),CI1/cuenta2_D(8),clk100MHz,reset,'0','1');
CI1/cuenta2_D(8) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(8));

FDCPE_CI1/cuenta29: FDCPE port map (CI1/cuenta2(9),CI1/cuenta2_D(9),clk100MHz,reset,'0','1');
CI1/cuenta2_D(9) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(9));

FDCPE_CI1/cuenta210: FDCPE port map (CI1/cuenta2(10),CI1/cuenta2_D(10),clk100MHz,reset,'0','1');
CI1/cuenta2_D(10) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(10));

FDCPE_CI1/cuenta211: FDCPE port map (CI1/cuenta2(11),CI1/cuenta2_D(11),clk100MHz,reset,'0','1');
CI1/cuenta2_D(11) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(11));

FDCPE_CI1/cuenta212: FDCPE port map (CI1/cuenta2(12),CI1/cuenta2_D(12),clk100MHz,reset,'0','1');
CI1/cuenta2_D(12) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(12));

FDCPE_CI1/cuenta213: FDCPE port map (CI1/cuenta2(13),CI1/cuenta2_D(13),clk100MHz,reset,'0','1');
CI1/cuenta2_D(13) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(13));

FDCPE_CI1/cuenta214: FDCPE port map (CI1/cuenta2(14),CI1/cuenta2_D(14),clk100MHz,reset,'0','1');
CI1/cuenta2_D(14) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(14));

FDCPE_CI1/cuenta215: FDCPE port map (CI1/cuenta2(15),CI1/cuenta2_D(15),clk100MHz,reset,'0','1');
CI1/cuenta2_D(15) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(15));

FDCPE_CI1/cuenta216: FDCPE port map (CI1/cuenta2(16),CI1/cuenta2_D(16),clk100MHz,reset,'0','1');
CI1/cuenta2_D(16) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(16));

FDCPE_CI1/cuenta217: FDCPE port map (CI1/cuenta2(17),CI1/cuenta2_D(17),clk100MHz,reset,'0','1');
CI1/cuenta2_D(17) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(17));

FDCPE_CI1/cuenta218: FDCPE port map (CI1/cuenta2(18),CI1/cuenta2_D(18),clk100MHz,reset,'0','1');
CI1/cuenta2_D(18) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(18));

FDCPE_CI1/cuenta219: FDCPE port map (CI1/cuenta2(19),CI1/cuenta2_D(19),clk100MHz,reset,'0','1');
CI1/cuenta2_D(19) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(19));

FDCPE_CI1/cuenta220: FDCPE port map (CI1/cuenta2(20),CI1/cuenta2_D(20),clk100MHz,reset,'0','1');
CI1/cuenta2_D(20) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(20));

FDCPE_CI1/cuenta221: FDCPE port map (CI1/cuenta2(21),CI1/cuenta2_D(21),clk100MHz,reset,'0','1');
CI1/cuenta2_D(21) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(21));

FDCPE_CI1/cuenta222: FDCPE port map (CI1/cuenta2(22),CI1/cuenta2_D(22),clk100MHz,reset,'0','1');
CI1/cuenta2_D(22) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(22));

FDCPE_CI1/cuenta223: FDCPE port map (CI1/cuenta2(23),CI1/cuenta2_D(23),clk100MHz,reset,'0','1');
CI1/cuenta2_D(23) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(23));

FDCPE_CI1/cuenta224: FDCPE port map (CI1/cuenta2(24),CI1/cuenta2_D(24),clk100MHz,reset,'0','1');
CI1/cuenta2_D(24) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(24));

FDCPE_CI1/cuenta225: FDCPE port map (CI1/cuenta2(25),CI1/cuenta2_D(25),clk100MHz,reset,'0','1');
CI1/cuenta2_D(25) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(25));

FDCPE_CI1/cuenta226: FDCPE port map (CI1/cuenta2(26),CI1/cuenta2_D(26),clk100MHz,reset,'0','1');
CI1/cuenta2_D(26) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(26));

FDCPE_CI1/cuenta227: FDCPE port map (CI1/cuenta2(27),CI1/cuenta2_D(27),clk100MHz,reset,'0','1');
CI1/cuenta2_D(27) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(27));

FDCPE_CI1/cuenta228: FDCPE port map (CI1/cuenta2(28),CI1/cuenta2_D(28),clk100MHz,reset,'0','1');
CI1/cuenta2_D(28) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(28));

FDCPE_CI1/cuenta229: FDCPE port map (CI1/cuenta2(29),CI1/cuenta2_D(29),clk100MHz,reset,'0','1');
CI1/cuenta2_D(29) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(29));

FDCPE_CI1/cuenta230: FDCPE port map (CI1/cuenta2(30),CI1/cuenta2_D(30),clk100MHz,reset,'0','1');
CI1/cuenta2_D(30) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(30));

FDCPE_CI1/cuenta231: FDCPE port map (CI1/cuenta2(31),CI1/cuenta2_D(31),clk100MHz,reset,'0','1');
CI1/cuenta2_D(31) <= (NOT CI1/cuenta2_cmp_eq0000 AND CI1/cuenta2__add0000(31));


CI1/cuenta2_Madd__add0000__and0000 <= (CI1/cuenta2(0) AND CI1/cuenta2(1));


CI1/cuenta2_Madd__add0000__and0001 <= (CI1/cuenta2(2) AND 
	CI1/cuenta2_Madd__add0000__and0000);


CI1/cuenta2_Madd__add0000__and0002 <= (CI1/cuenta2(3) AND 
	CI1/cuenta2_Madd__add0000__and0001);


CI1/cuenta2_Madd__add0000__and0003 <= (CI1/cuenta2(4) AND 
	CI1/cuenta2_Madd__add0000__and0002);


CI1/cuenta2_Madd__add0000__and0004 <= (CI1/cuenta2(5) AND 
	CI1/cuenta2_Madd__add0000__and0003);


CI1/cuenta2_Madd__add0000__and0005 <= (CI1/cuenta2(6) AND 
	CI1/cuenta2_Madd__add0000__and0004);


CI1/cuenta2_Madd__add0000__and0006 <= (CI1/cuenta2(7) AND 
	CI1/cuenta2_Madd__add0000__and0005);


CI1/cuenta2_Madd__add0000__and0007 <= (CI1/cuenta2(8) AND 
	CI1/cuenta2_Madd__add0000__and0006);


CI1/cuenta2_Madd__add0000__and0008 <= (CI1/cuenta2(9) AND 
	CI1/cuenta2_Madd__add0000__and0007);


CI1/cuenta2_Madd__add0000__and0009 <= (CI1/cuenta2(10) AND 
	CI1/cuenta2_Madd__add0000__and0008);


CI1/cuenta2_Madd__add0000__and0010 <= (CI1/cuenta2(11) AND 
	CI1/cuenta2_Madd__add0000__and0009);


CI1/cuenta2_Madd__add0000__and0011 <= (CI1/cuenta2(12) AND 
	CI1/cuenta2_Madd__add0000__and0010);


CI1/cuenta2_Madd__add0000__and0012 <= (CI1/cuenta2(13) AND 
	CI1/cuenta2_Madd__add0000__and0011);


CI1/cuenta2_Madd__add0000__and0013 <= (CI1/cuenta2(14) AND 
	CI1/cuenta2_Madd__add0000__and0012);


CI1/cuenta2_Madd__add0000__and0014 <= (CI1/cuenta2(15) AND 
	CI1/cuenta2_Madd__add0000__and0013);


CI1/cuenta2_Madd__add0000__and0015 <= (CI1/cuenta2(16) AND 
	CI1/cuenta2_Madd__add0000__and0014);


CI1/cuenta2_Madd__add0000__and0016 <= (CI1/cuenta2(17) AND 
	CI1/cuenta2_Madd__add0000__and0015);


CI1/cuenta2_Madd__add0000__and0017 <= (CI1/cuenta2(18) AND 
	CI1/cuenta2_Madd__add0000__and0016);


CI1/cuenta2_Madd__add0000__and0018 <= (CI1/cuenta2(19) AND 
	CI1/cuenta2_Madd__add0000__and0017);


CI1/cuenta2_Madd__add0000__and0019 <= (CI1/cuenta2(20) AND 
	CI1/cuenta2_Madd__add0000__and0018);


CI1/cuenta2_Madd__add0000__and0020 <= (CI1/cuenta2(21) AND 
	CI1/cuenta2_Madd__add0000__and0019);


CI1/cuenta2_Madd__add0000__and0021 <= (CI1/cuenta2(22) AND 
	CI1/cuenta2_Madd__add0000__and0020);


CI1/cuenta2_Madd__add0000__and0022 <= (CI1/cuenta2(23) AND 
	CI1/cuenta2_Madd__add0000__and0021);


CI1/cuenta2_Madd__add0000__and0023 <= (CI1/cuenta2(24) AND 
	CI1/cuenta2_Madd__add0000__and0022);


CI1/cuenta2_Madd__add0000__and0024 <= (CI1/cuenta2(25) AND 
	CI1/cuenta2_Madd__add0000__and0023);


CI1/cuenta2_Madd__add0000__and0025 <= (CI1/cuenta2(26) AND 
	CI1/cuenta2_Madd__add0000__and0024);


CI1/cuenta2_Madd__add0000__and0026 <= (CI1/cuenta2(27) AND 
	CI1/cuenta2_Madd__add0000__and0025);


CI1/cuenta2_Madd__add0000__and0027 <= (CI1/cuenta2(28) AND 
	CI1/cuenta2_Madd__add0000__and0026);


CI1/cuenta2_Madd__add0000__and0028 <= (CI1/cuenta2(29) AND 
	CI1/cuenta2_Madd__add0000__and0027);


CI1/cuenta2_Madd__add0000__and0029 <= (CI1/cuenta2(30) AND 
	CI1/cuenta2_Madd__add0000__and0028);


CI1/cuenta2__add0000(1) <= CI1/cuenta2(1)
	XOR CI1/cuenta2(0);


CI1/cuenta2__add0000(2) <= CI1/cuenta2(2)
	XOR CI1/cuenta2_Madd__add0000__and0000;


CI1/cuenta2__add0000(3) <= CI1/cuenta2(3)
	XOR CI1/cuenta2_Madd__add0000__and0001;


CI1/cuenta2__add0000(4) <= CI1/cuenta2(4)
	XOR CI1/cuenta2_Madd__add0000__and0002;


CI1/cuenta2__add0000(5) <= CI1/cuenta2(5)
	XOR CI1/cuenta2_Madd__add0000__and0003;


CI1/cuenta2__add0000(6) <= CI1/cuenta2(6)
	XOR CI1/cuenta2_Madd__add0000__and0004;


CI1/cuenta2__add0000(7) <= CI1/cuenta2(7)
	XOR CI1/cuenta2_Madd__add0000__and0005;


CI1/cuenta2__add0000(8) <= CI1/cuenta2(8)
	XOR CI1/cuenta2_Madd__add0000__and0006;


CI1/cuenta2__add0000(9) <= CI1/cuenta2(9)
	XOR CI1/cuenta2_Madd__add0000__and0007;


CI1/cuenta2__add0000(10) <= CI1/cuenta2(10)
	XOR CI1/cuenta2_Madd__add0000__and0008;


CI1/cuenta2__add0000(11) <= CI1/cuenta2(11)
	XOR CI1/cuenta2_Madd__add0000__and0009;


CI1/cuenta2__add0000(12) <= CI1/cuenta2(12)
	XOR CI1/cuenta2_Madd__add0000__and0010;


CI1/cuenta2__add0000(13) <= CI1/cuenta2(13)
	XOR CI1/cuenta2_Madd__add0000__and0011;


CI1/cuenta2__add0000(14) <= CI1/cuenta2(14)
	XOR CI1/cuenta2_Madd__add0000__and0012;


CI1/cuenta2__add0000(15) <= CI1/cuenta2(15)
	XOR CI1/cuenta2_Madd__add0000__and0013;


CI1/cuenta2__add0000(16) <= CI1/cuenta2(16)
	XOR CI1/cuenta2_Madd__add0000__and0014;


CI1/cuenta2__add0000(17) <= CI1/cuenta2(17)
	XOR CI1/cuenta2_Madd__add0000__and0015;


CI1/cuenta2__add0000(18) <= CI1/cuenta2(18)
	XOR CI1/cuenta2_Madd__add0000__and0016;


CI1/cuenta2__add0000(19) <= CI1/cuenta2(19)
	XOR CI1/cuenta2_Madd__add0000__and0017;


CI1/cuenta2__add0000(20) <= CI1/cuenta2(20)
	XOR CI1/cuenta2_Madd__add0000__and0018;


CI1/cuenta2__add0000(21) <= CI1/cuenta2(21)
	XOR CI1/cuenta2_Madd__add0000__and0019;


CI1/cuenta2__add0000(22) <= CI1/cuenta2(22)
	XOR CI1/cuenta2_Madd__add0000__and0020;


CI1/cuenta2__add0000(23) <= CI1/cuenta2(23)
	XOR CI1/cuenta2_Madd__add0000__and0021;


CI1/cuenta2__add0000(24) <= CI1/cuenta2(24)
	XOR CI1/cuenta2_Madd__add0000__and0022;


CI1/cuenta2__add0000(25) <= CI1/cuenta2(25)
	XOR CI1/cuenta2_Madd__add0000__and0023;


CI1/cuenta2__add0000(26) <= CI1/cuenta2(26)
	XOR CI1/cuenta2_Madd__add0000__and0024;


CI1/cuenta2__add0000(27) <= CI1/cuenta2(27)
	XOR CI1/cuenta2_Madd__add0000__and0025;


CI1/cuenta2__add0000(28) <= CI1/cuenta2(28)
	XOR CI1/cuenta2_Madd__add0000__and0026;


CI1/cuenta2__add0000(29) <= CI1/cuenta2(29)
	XOR CI1/cuenta2_Madd__add0000__and0027;


CI1/cuenta2__add0000(30) <= CI1/cuenta2(30)
	XOR CI1/cuenta2_Madd__add0000__and0028;


CI1/cuenta2__add0000(31) <= CI1/cuenta2(31)
	XOR CI1/cuenta2_Madd__add0000__and0029;


CI1/cuenta2_cmp_eq0000 <= (CI1/cuenta2_cmp_eq00001 AND 
	CI1/cuenta2_cmp_eq000026 AND CI1/cuenta2_cmp_eq000027 AND 
	CI1/cuenta2_cmp_eq000028);


CI1/cuenta2_cmp_eq00001 <= (CI1/cuenta2(12) AND CI1/cuenta2(16) AND 
	CI1/cuenta2(17) AND CI1/cuenta2(20) AND CI1/cuenta2(4) AND 
	CI1/cuenta2(6) AND CI1/cuenta2(7) AND CI1/cuenta2(9));


CI1/cuenta2_cmp_eq000026 <= (NOT CI1/cuenta2(0) AND NOT CI1/cuenta2(1) AND 
	NOT CI1/cuenta2(10) AND NOT CI1/cuenta2(11) AND NOT CI1/cuenta2(2) AND 
	NOT CI1/cuenta2(3) AND NOT CI1/cuenta2(5) AND NOT CI1/cuenta2(8));


CI1/cuenta2_cmp_eq000027 <= (NOT CI1/cuenta2(13) AND NOT CI1/cuenta2(14) AND 
	NOT CI1/cuenta2(15) AND NOT CI1/cuenta2(18) AND NOT CI1/cuenta2(19) AND 
	NOT CI1/cuenta2(21) AND NOT CI1/cuenta2(22) AND NOT CI1/cuenta2(23));


CI1/cuenta2_cmp_eq000028 <= (NOT CI1/cuenta2(24) AND NOT CI1/cuenta2(25) AND 
	NOT CI1/cuenta2(26) AND NOT CI1/cuenta2(27) AND NOT CI1/cuenta2(28) AND 
	NOT CI1/cuenta2(29) AND NOT CI1/cuenta2(30) AND NOT CI1/cuenta2(31));

FDCPE_CI1/cuenta0: FDCPE port map (CI1/cuenta(0),CI1/cuenta_D(0),clk100MHz,reset,'0','1');
CI1/cuenta_D(0) <= (NOT CI1/cuenta(0) AND NOT CI1/cuenta_cmp_eq0000);

FDCPE_CI1/cuenta1: FDCPE port map (CI1/cuenta(1),CI1/cuenta_D(1),clk100MHz,reset,'0','1');
CI1/cuenta_D(1) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(1));

FDCPE_CI1/cuenta2: FDCPE port map (CI1/cuenta(2),CI1/cuenta_D(2),clk100MHz,reset,'0','1');
CI1/cuenta_D(2) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(2));

FDCPE_CI1/cuenta3: FDCPE port map (CI1/cuenta(3),CI1/cuenta_D(3),clk100MHz,reset,'0','1');
CI1/cuenta_D(3) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(3));

FDCPE_CI1/cuenta4: FDCPE port map (CI1/cuenta(4),CI1/cuenta_D(4),clk100MHz,reset,'0','1');
CI1/cuenta_D(4) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(4));

FDCPE_CI1/cuenta5: FDCPE port map (CI1/cuenta(5),CI1/cuenta_D(5),clk100MHz,reset,'0','1');
CI1/cuenta_D(5) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(5));

FDCPE_CI1/cuenta6: FDCPE port map (CI1/cuenta(6),CI1/cuenta_D(6),clk100MHz,reset,'0','1');
CI1/cuenta_D(6) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(6));

FDCPE_CI1/cuenta7: FDCPE port map (CI1/cuenta(7),CI1/cuenta_D(7),clk100MHz,reset,'0','1');
CI1/cuenta_D(7) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(7));

FDCPE_CI1/cuenta8: FDCPE port map (CI1/cuenta(8),CI1/cuenta_D(8),clk100MHz,reset,'0','1');
CI1/cuenta_D(8) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(8));

FDCPE_CI1/cuenta9: FDCPE port map (CI1/cuenta(9),CI1/cuenta_D(9),clk100MHz,reset,'0','1');
CI1/cuenta_D(9) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(9));

FDCPE_CI1/cuenta10: FDCPE port map (CI1/cuenta(10),CI1/cuenta_D(10),clk100MHz,reset,'0','1');
CI1/cuenta_D(10) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(10));

FDCPE_CI1/cuenta11: FDCPE port map (CI1/cuenta(11),CI1/cuenta_D(11),clk100MHz,reset,'0','1');
CI1/cuenta_D(11) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(11));

FDCPE_CI1/cuenta12: FDCPE port map (CI1/cuenta(12),CI1/cuenta_D(12),clk100MHz,reset,'0','1');
CI1/cuenta_D(12) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(12));

FDCPE_CI1/cuenta13: FDCPE port map (CI1/cuenta(13),CI1/cuenta_D(13),clk100MHz,reset,'0','1');
CI1/cuenta_D(13) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(13));

FDCPE_CI1/cuenta14: FDCPE port map (CI1/cuenta(14),CI1/cuenta_D(14),clk100MHz,reset,'0','1');
CI1/cuenta_D(14) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(14));

FDCPE_CI1/cuenta15: FDCPE port map (CI1/cuenta(15),CI1/cuenta_D(15),clk100MHz,reset,'0','1');
CI1/cuenta_D(15) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(15));

FDCPE_CI1/cuenta16: FDCPE port map (CI1/cuenta(16),CI1/cuenta_D(16),clk100MHz,reset,'0','1');
CI1/cuenta_D(16) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(16));

FDCPE_CI1/cuenta17: FDCPE port map (CI1/cuenta(17),CI1/cuenta_D(17),clk100MHz,reset,'0','1');
CI1/cuenta_D(17) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(17));

FDCPE_CI1/cuenta18: FDCPE port map (CI1/cuenta(18),CI1/cuenta_D(18),clk100MHz,reset,'0','1');
CI1/cuenta_D(18) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(18));

FDCPE_CI1/cuenta19: FDCPE port map (CI1/cuenta(19),CI1/cuenta_D(19),clk100MHz,reset,'0','1');
CI1/cuenta_D(19) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(19));

FDCPE_CI1/cuenta20: FDCPE port map (CI1/cuenta(20),CI1/cuenta_D(20),clk100MHz,reset,'0','1');
CI1/cuenta_D(20) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(20));

FDCPE_CI1/cuenta21: FDCPE port map (CI1/cuenta(21),CI1/cuenta_D(21),clk100MHz,reset,'0','1');
CI1/cuenta_D(21) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(21));

FDCPE_CI1/cuenta22: FDCPE port map (CI1/cuenta(22),CI1/cuenta_D(22),clk100MHz,reset,'0','1');
CI1/cuenta_D(22) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(22));

FDCPE_CI1/cuenta23: FDCPE port map (CI1/cuenta(23),CI1/cuenta_D(23),clk100MHz,reset,'0','1');
CI1/cuenta_D(23) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(23));

FDCPE_CI1/cuenta24: FDCPE port map (CI1/cuenta(24),CI1/cuenta_D(24),clk100MHz,reset,'0','1');
CI1/cuenta_D(24) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(24));

FDCPE_CI1/cuenta25: FDCPE port map (CI1/cuenta(25),CI1/cuenta_D(25),clk100MHz,reset,'0','1');
CI1/cuenta_D(25) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(25));

FDCPE_CI1/cuenta26: FDCPE port map (CI1/cuenta(26),CI1/cuenta_D(26),clk100MHz,reset,'0','1');
CI1/cuenta_D(26) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(26));

FDCPE_CI1/cuenta27: FDCPE port map (CI1/cuenta(27),CI1/cuenta_D(27),clk100MHz,reset,'0','1');
CI1/cuenta_D(27) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(27));

FDCPE_CI1/cuenta28: FDCPE port map (CI1/cuenta(28),CI1/cuenta_D(28),clk100MHz,reset,'0','1');
CI1/cuenta_D(28) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(28));

FDCPE_CI1/cuenta29: FDCPE port map (CI1/cuenta(29),CI1/cuenta_D(29),clk100MHz,reset,'0','1');
CI1/cuenta_D(29) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(29));

FDCPE_CI1/cuenta30: FDCPE port map (CI1/cuenta(30),CI1/cuenta_D(30),clk100MHz,reset,'0','1');
CI1/cuenta_D(30) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(30));

FDCPE_CI1/cuenta31: FDCPE port map (CI1/cuenta(31),CI1/cuenta_D(31),clk100MHz,reset,'0','1');
CI1/cuenta_D(31) <= (NOT CI1/cuenta_cmp_eq0000 AND CI1/cuenta__add0000(31));


CI1/cuenta_Madd__add0000__and0000 <= (CI1/cuenta(0) AND CI1/cuenta(1));


CI1/cuenta_Madd__add0000__and0001 <= (CI1/cuenta(2) AND CI1/cuenta_Madd__add0000__and0000);


CI1/cuenta_Madd__add0000__and0002 <= (CI1/cuenta(3) AND CI1/cuenta_Madd__add0000__and0001);


CI1/cuenta_Madd__add0000__and0003 <= (CI1/cuenta(4) AND CI1/cuenta_Madd__add0000__and0002);


CI1/cuenta_Madd__add0000__and0004 <= (CI1/cuenta(5) AND CI1/cuenta_Madd__add0000__and0003);


CI1/cuenta_Madd__add0000__and0005 <= (CI1/cuenta(6) AND CI1/cuenta_Madd__add0000__and0004);


CI1/cuenta_Madd__add0000__and0006 <= (CI1/cuenta(7) AND CI1/cuenta_Madd__add0000__and0005);


CI1/cuenta_Madd__add0000__and0007 <= (CI1/cuenta(8) AND CI1/cuenta_Madd__add0000__and0006);


CI1/cuenta_Madd__add0000__and0008 <= (CI1/cuenta(9) AND CI1/cuenta_Madd__add0000__and0007);


CI1/cuenta_Madd__add0000__and0009 <= (CI1/cuenta(10) AND 
	CI1/cuenta_Madd__add0000__and0008);


CI1/cuenta_Madd__add0000__and0010 <= (CI1/cuenta(11) AND 
	CI1/cuenta_Madd__add0000__and0009);


CI1/cuenta_Madd__add0000__and0011 <= (CI1/cuenta(12) AND 
	CI1/cuenta_Madd__add0000__and0010);


CI1/cuenta_Madd__add0000__and0012 <= (CI1/cuenta(13) AND 
	CI1/cuenta_Madd__add0000__and0011);


CI1/cuenta_Madd__add0000__and0013 <= (CI1/cuenta(14) AND 
	CI1/cuenta_Madd__add0000__and0012);


CI1/cuenta_Madd__add0000__and0014 <= (CI1/cuenta(15) AND 
	CI1/cuenta_Madd__add0000__and0013);


CI1/cuenta_Madd__add0000__and0015 <= (CI1/cuenta(16) AND 
	CI1/cuenta_Madd__add0000__and0014);


CI1/cuenta_Madd__add0000__and0016 <= (CI1/cuenta(17) AND 
	CI1/cuenta_Madd__add0000__and0015);


CI1/cuenta_Madd__add0000__and0017 <= (CI1/cuenta(18) AND 
	CI1/cuenta_Madd__add0000__and0016);


CI1/cuenta_Madd__add0000__and0018 <= (CI1/cuenta(19) AND 
	CI1/cuenta_Madd__add0000__and0017);


CI1/cuenta_Madd__add0000__and0019 <= (CI1/cuenta(20) AND 
	CI1/cuenta_Madd__add0000__and0018);


CI1/cuenta_Madd__add0000__and0020 <= (CI1/cuenta(21) AND 
	CI1/cuenta_Madd__add0000__and0019);


CI1/cuenta_Madd__add0000__and0021 <= (CI1/cuenta(22) AND 
	CI1/cuenta_Madd__add0000__and0020);


CI1/cuenta_Madd__add0000__and0022 <= (CI1/cuenta(23) AND 
	CI1/cuenta_Madd__add0000__and0021);


CI1/cuenta_Madd__add0000__and0023 <= (CI1/cuenta(24) AND 
	CI1/cuenta_Madd__add0000__and0022);


CI1/cuenta_Madd__add0000__and0024 <= (CI1/cuenta(25) AND 
	CI1/cuenta_Madd__add0000__and0023);


CI1/cuenta_Madd__add0000__and0025 <= (CI1/cuenta(26) AND 
	CI1/cuenta_Madd__add0000__and0024);


CI1/cuenta_Madd__add0000__and0026 <= (CI1/cuenta(27) AND 
	CI1/cuenta_Madd__add0000__and0025);


CI1/cuenta_Madd__add0000__and0027 <= (CI1/cuenta(28) AND 
	CI1/cuenta_Madd__add0000__and0026);


CI1/cuenta_Madd__add0000__and0028 <= (CI1/cuenta(29) AND 
	CI1/cuenta_Madd__add0000__and0027);


CI1/cuenta_Madd__add0000__and0029 <= (CI1/cuenta(30) AND 
	CI1/cuenta_Madd__add0000__and0028);


CI1/cuenta__add0000(1) <= CI1/cuenta(1)
	XOR CI1/cuenta(0);


CI1/cuenta__add0000(2) <= CI1/cuenta(2)
	XOR CI1/cuenta_Madd__add0000__and0000;


CI1/cuenta__add0000(3) <= CI1/cuenta(3)
	XOR CI1/cuenta_Madd__add0000__and0001;


CI1/cuenta__add0000(4) <= CI1/cuenta(4)
	XOR CI1/cuenta_Madd__add0000__and0002;


CI1/cuenta__add0000(5) <= CI1/cuenta(5)
	XOR CI1/cuenta_Madd__add0000__and0003;


CI1/cuenta__add0000(6) <= CI1/cuenta(6)
	XOR CI1/cuenta_Madd__add0000__and0004;


CI1/cuenta__add0000(7) <= CI1/cuenta(7)
	XOR CI1/cuenta_Madd__add0000__and0005;


CI1/cuenta__add0000(8) <= CI1/cuenta(8)
	XOR CI1/cuenta_Madd__add0000__and0006;


CI1/cuenta__add0000(9) <= CI1/cuenta(9)
	XOR CI1/cuenta_Madd__add0000__and0007;


CI1/cuenta__add0000(10) <= CI1/cuenta(10)
	XOR CI1/cuenta_Madd__add0000__and0008;


CI1/cuenta__add0000(11) <= CI1/cuenta(11)
	XOR CI1/cuenta_Madd__add0000__and0009;


CI1/cuenta__add0000(12) <= CI1/cuenta(12)
	XOR CI1/cuenta_Madd__add0000__and0010;


CI1/cuenta__add0000(13) <= CI1/cuenta(13)
	XOR CI1/cuenta_Madd__add0000__and0011;


CI1/cuenta__add0000(14) <= CI1/cuenta(14)
	XOR CI1/cuenta_Madd__add0000__and0012;


CI1/cuenta__add0000(15) <= CI1/cuenta(15)
	XOR CI1/cuenta_Madd__add0000__and0013;


CI1/cuenta__add0000(16) <= CI1/cuenta(16)
	XOR CI1/cuenta_Madd__add0000__and0014;


CI1/cuenta__add0000(17) <= CI1/cuenta(17)
	XOR CI1/cuenta_Madd__add0000__and0015;


CI1/cuenta__add0000(18) <= CI1/cuenta(18)
	XOR CI1/cuenta_Madd__add0000__and0016;


CI1/cuenta__add0000(19) <= CI1/cuenta(19)
	XOR CI1/cuenta_Madd__add0000__and0017;


CI1/cuenta__add0000(20) <= CI1/cuenta(20)
	XOR CI1/cuenta_Madd__add0000__and0018;


CI1/cuenta__add0000(21) <= CI1/cuenta(21)
	XOR CI1/cuenta_Madd__add0000__and0019;


CI1/cuenta__add0000(22) <= CI1/cuenta(22)
	XOR CI1/cuenta_Madd__add0000__and0020;


CI1/cuenta__add0000(23) <= CI1/cuenta(23)
	XOR CI1/cuenta_Madd__add0000__and0021;


CI1/cuenta__add0000(24) <= CI1/cuenta(24)
	XOR CI1/cuenta_Madd__add0000__and0022;


CI1/cuenta__add0000(25) <= CI1/cuenta(25)
	XOR CI1/cuenta_Madd__add0000__and0023;


CI1/cuenta__add0000(26) <= CI1/cuenta(26)
	XOR CI1/cuenta_Madd__add0000__and0024;


CI1/cuenta__add0000(27) <= CI1/cuenta(27)
	XOR CI1/cuenta_Madd__add0000__and0025;


CI1/cuenta__add0000(28) <= CI1/cuenta(28)
	XOR CI1/cuenta_Madd__add0000__and0026;


CI1/cuenta__add0000(29) <= CI1/cuenta(29)
	XOR CI1/cuenta_Madd__add0000__and0027;


CI1/cuenta__add0000(30) <= CI1/cuenta(30)
	XOR CI1/cuenta_Madd__add0000__and0028;


CI1/cuenta__add0000(31) <= CI1/cuenta(31)
	XOR CI1/cuenta_Madd__add0000__and0029;


CI1/cuenta_cmp_eq0000 <= (CI1/cuenta_cmp_eq00001 AND CI1/cuenta_cmp_eq000026 AND 
	CI1/cuenta_cmp_eq000027);


CI1/cuenta_cmp_eq00001 <= (CI1/cuenta(11) AND CI1/cuenta(12) AND CI1/cuenta(13) AND 
	CI1/cuenta(14) AND CI1/cuenta(16) AND CI1/cuenta(18) AND CI1/cuenta(19) AND 
	CI1/cuenta(6));


CI1/cuenta_cmp_eq00002 <= (CI1/cuenta(20) AND CI1/cuenta(21) AND CI1/cuenta(22) AND 
	CI1/cuenta(24));


CI1/cuenta_cmp_eq000023 <= (NOT CI1/cuenta(0) AND NOT CI1/cuenta(1) AND NOT CI1/cuenta(2) AND 
	NOT CI1/cuenta(3));


CI1/cuenta_cmp_eq000024 <= (NOT CI1/cuenta(10) AND NOT CI1/cuenta(15) AND NOT CI1/cuenta(17) AND 
	NOT CI1/cuenta(4) AND NOT CI1/cuenta(5) AND NOT CI1/cuenta(7) AND NOT CI1/cuenta(8) AND 
	NOT CI1/cuenta(9));


CI1/cuenta_cmp_eq000025 <= (NOT CI1/cuenta(23) AND NOT CI1/cuenta(25) AND NOT CI1/cuenta(26) AND 
	NOT CI1/cuenta(27) AND NOT CI1/cuenta(28) AND NOT CI1/cuenta(29) AND NOT CI1/cuenta(30) AND 
	NOT CI1/cuenta(31));


CI1/cuenta_cmp_eq000026 <= (CI1/cuenta_cmp_eq00002 AND CI1/cuenta_cmp_eq000023);


CI1/cuenta_cmp_eq000027 <= (CI1/cuenta_cmp_eq000024 AND CI1/cuenta_cmp_eq000025);

FDCPE_CI1/i_clk: FDCPE port map (CI1/i_clk,CI1/i_clk_D,clk100MHz,'0','0',NOT reset);
CI1/i_clk_D <= (CI1/cuenta_cmp_eq00001 AND CI1/cuenta_cmp_eq000026 AND 
	CI1/cuenta_cmp_eq000027);

FDCPE_CI1/i_clk2: FDCPE port map (CI1/i_clk2,CI1/i_clk2_D,clk100MHz,'0','0',NOT reset);
CI1/i_clk2_D <= (CI1/cuenta2_cmp_eq00001 AND 
	CI1/cuenta2_cmp_eq000026 AND CI1/cuenta2_cmp_eq000027 AND 
	CI1/cuenta2_cmp_eq000028);


CI2/mux1 <= (selector AND alclk1Hz);


CI2/mux3 <= (NOT selector AND alclk200Hz);


CI3/presente_FSM_FFd1-In2 <= (cableQ(2) AND cableQ(1) AND cableQ(0));


CI3/presente_FSM_FFd1-In3 <= (cableQ(3) AND NOT cableQ(0));


CI3/presente_FSM_FFd2-In3 <= (cableQ(1) AND cableQ(0));


CI3/presente_FSM_FFd2-In5 <= ((NOT cableQ(1))
	OR (NOT cableQ(0)));


CI3/presente_FSM_FFd2-In6 <= (NOT cableQ(2) AND CI3/presente_FSM_FFd2-In3);


CI3/presente_FSM_FFd2-In7 <= (cableQ(2) AND CI3/presente_FSM_FFd2-In5);


CI3/presente_FSM_FFd3-In4 <= (cableQ(1) AND NOT cableQ(0));


CI3/presente_FSM_FFd3-In5 <= ((NOT cableQ(3))
	OR (cableQ(2)));


CI3/presente_FSM_FFd3-In6 <= (NOT cableQ(1) AND cableQ(0) AND 
	CI3/presente_FSM_FFd3-In5);


CI4/Mrom_salida_doA(4)2 <= ((cableQ(0))
	OR (CI4/Mrom_salida_doA(4)));


CI4/Mrom_salida_doA(4)3 <= (cableQ(2) AND NOT cableQ(1));


CI4/Mrom_salida_doA(4) <= (cableQ(3) AND cableQ(1));


CI4/Mrom_salida_doA(5)7 <= (NOT cableQ(3) AND NOT cableQ(2) AND cableQ(0));


CI4/Mrom_salida_doA(5)5 <= ((CI4/Mrom_salida_doA(5))
	OR (CI4/Mrom_salida_doA(5)1));


CI4/Mrom_salida_doA(5)8 <= ((CI4/Mrom_salida_doA(5)6)
	OR (CI4/Mrom_salida_doA(5)7));


CI4/Mrom_salida_doA(5)1 <= (cableQ(1) AND cableQ(0));


CI4/Mrom_salida_doA(5) <= (cableQ(3) AND cableQ(2));


CI4/Mrom_salida_doA(5)6 <= (NOT cableQ(2) AND cableQ(1));


CI4/Mrom_salida_doA(6)2 <= (cableQ(2) AND cableQ(1) AND cableQ(0));


CI4/Mrom_salida_doA(6)7 <= (NOT cableQ(3) AND NOT cableQ(2) AND NOT cableQ(1));


CI4/Mrom_salida_doA(6)1 <= (cableQ(3) AND cableQ(2));


CI4/Mrom_salida_doA(6)8 <= ((CI4/Mrom_salida_doA(6)2)
	OR (CI4/Mrom_salida_doA(6)7));


CI4/Mrom_salida_doA(6)6 <= ((CI4/Mrom_salida_doA(6))
	OR (CI4/Mrom_salida_doA(6)1));


CI4/Mrom_salida_doA(6) <= (cableQ(3) AND cableQ(1));


CI4/salida(0)1 <= ((cableQ(2))
	OR (cableQ(1)));


CI4/salida(0)12 <= (CI4/salida(0)8 AND NOT CI4/salida(0)10);


CI4/salida(0)4 <= (cableQ(2) AND cableQ(0));


CI4/salida(0)9 <= (NOT cableQ(2) AND NOT cableQ(0));


CI4/salida(0)10 <= ((CI4/salida(0)4)
	OR (CI4/salida(0)9));


CI4/salida(0)7 <= (cableQ(3) AND CI4/salida(0)1);


CI4/salida(0)8 <= (NOT cableQ(3) AND NOT cableQ(1));


CI4/salida(1)8 <= ((NOT cableQ(2))
	OR (NOT cableQ(0)));


CI4/salida(1)9 <= (cableQ(2) AND NOT cableQ(0));


CI4/salida(1)13 <= (NOT cableQ(3) AND CI4/salida(1)12 AND CI4/salida(1)11);


CI4/salida(1)12 <= ((cableQ(1))
	OR (NOT CI4/salida(1)8));


CI4/salida(1)7 <= (cableQ(3) AND CI4/salida(1)1);


CI4/salida(1)11 <= ((NOT cableQ(1))
	OR (CI4/salida(1)9));


CI4/salida(1)1 <= ((cableQ(2))
	OR (cableQ(1)));


CI4/salida(2)5 <= (cableQ(3) AND CI4/salida(2)1);


CI4/salida(2)1 <= ((cableQ(2))
	OR (cableQ(1)));


CI4/salida(2)6 <= (NOT cableQ(3) AND NOT cableQ(2) AND cableQ(1) AND NOT cableQ(0));


CI4/salida(3)10 <= ((NOT cableQ(2))
	OR (NOT cableQ(0)));


CI4/salida(3)13 <= ((CI4/salida(3)5)
	OR (CI4/salida(3)11));


CI4/salida(3)1 <= ((cableQ(2))
	OR (cableQ(1)));


CI4/salida(3)17 <= ((CI4/salida(3)14)
	OR (CI4/salida(3)16));


CI4/salida(3)9 <= (cableQ(3) AND CI4/salida(3)1);


CI4/salida(3)5 <= (cableQ(2) AND cableQ(0));


CI4/salida(3)18 <= (NOT cableQ(3) AND CI4/salida(3)17);


CI4/salida(3)16 <= (NOT cableQ(1) AND NOT CI4/salida(3)13);


CI4/salida(3)11 <= (NOT cableQ(2) AND NOT cableQ(0));


CI4/salida(3)14 <= (cableQ(1) AND NOT CI4/salida(3)10);

FDCPE_alclk1Hz: FDCPE port map (alclk1Hz,NOT alclk1Hz,CI1/i_clk,reset,'0','1');

FDCPE_alclk200Hz: FDCPE port map (alclk200Hz,NOT alclk200Hz,CI1/i_clk2,reset,'0','1');


almux <= ((CI2/mux1)
	OR (CI2/mux3));

FDCPE_cableQ0: FDCPE port map (cableQ(0),NOT cableQ(0),almux,reset,'0','1');

FDCPE_cableQ1: FDCPE port map (cableQ(1),cableQ_D(1),almux,reset,'0','1');
cableQ_D(1) <= ((CI3/presente_FSM_FFd3-In4)
	OR (CI3/presente_FSM_FFd3-In6));

FDCPE_cableQ2: FDCPE port map (cableQ(2),cableQ_D(2),almux,reset,'0','1');
cableQ_D(2) <= ((CI3/presente_FSM_FFd2-In7)
	OR (CI3/presente_FSM_FFd2-In6));

FDCPE_cableQ3: FDCPE port map (cableQ(3),cableQ_D(3),almux,reset,'0','1');
cableQ_D(3) <= ((CI3/presente_FSM_FFd1-In3)
	OR (CI3/presente_FSM_FFd1-In2));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
