 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline_processor
Version: D-2010.03-SP5
Date   : Tue Mar 15 15:56:16 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U11204/ZN (AOI22_X2)                                    0.03       0.48 f
  U12961/ZN (OAI221_X1)                                   0.06       0.54 r
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14470/ZN (AOI22_X2)                                    0.03       0.48 f
  U12962/ZN (OAI221_X1)                                   0.06       0.54 r
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13281/ZN (NAND2_X2)                                    0.03       0.27 f
  U13058/ZN (NAND2_X4)                                    0.09       0.35 r
  U12064/ZN (INV_X8)                                      0.05       0.40 f
  U12839/ZN (AOI22_X1)                                    0.10       0.51 r
  U14409/ZN (OAI221_X2)                                   0.05       0.56 f
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13281/ZN (NAND2_X2)                                    0.03       0.27 f
  U13058/ZN (NAND2_X4)                                    0.09       0.35 r
  U12064/ZN (INV_X8)                                      0.05       0.40 f
  U12951/ZN (AOI22_X1)                                    0.10       0.51 r
  U12950/ZN (OAI221_X2)                                   0.05       0.56 f
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13281/ZN (NAND2_X2)                                    0.03       0.27 f
  U13058/ZN (NAND2_X4)                                    0.09       0.35 r
  U12064/ZN (INV_X8)                                      0.05       0.40 f
  U12791/ZN (AOI22_X1)                                    0.10       0.51 r
  U12790/ZN (OAI221_X2)                                   0.05       0.56 f
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U11538/ZN (AND2_X4)                                     0.08       0.33 r
  U10589/ZN (NAND2_X2)                                    0.06       0.38 f
  U14502/Z (MUX2_X2)                                      0.13       0.51 f
  U14503/ZN (NAND2_X2)                                    0.03       0.55 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.04       1.21
  data required time                                                 1.21
  --------------------------------------------------------------------------
  data required time                                                 1.21
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14457/ZN (AOI22_X2)                                    0.03       0.48 f
  U14458/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14486/ZN (AOI22_X2)                                    0.03       0.48 f
  U14487/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U13060/ZN (NAND2_X4)                                    0.05       0.38 r
  U10574/ZN (INV_X4)                                      0.04       0.42 f
  U13351/ZN (NAND2_X2)                                    0.04       0.46 r
  U13352/ZN (INV_X4)                                      0.01       0.47 f
  U11212/ZN (NOR2_X2)                                     0.04       0.50 r
  U1669/ZN (OAI221_X2)                                    0.04       0.54 f
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U13060/ZN (NAND2_X4)                                    0.05       0.38 r
  U10574/ZN (INV_X4)                                      0.04       0.42 f
  U13355/ZN (NAND2_X2)                                    0.04       0.46 r
  U13356/ZN (INV_X4)                                      0.01       0.47 f
  U11194/ZN (NOR2_X2)                                     0.04       0.50 r
  U1666/ZN (OAI221_X2)                                    0.04       0.54 f
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U12798/ZN (AOI22_X1)                                    0.04       0.49 f
  U12794/ZN (NAND3_X2)                                    0.05       0.54 r
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14480/ZN (AOI22_X2)                                    0.03       0.48 f
  U14481/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14412/ZN (AOI22_X2)                                    0.03       0.48 f
  U14413/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14418/ZN (AOI22_X2)                                    0.03       0.48 f
  U14419/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14426/ZN (AOI22_X2)                                    0.03       0.48 f
  U12773/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14498/ZN (AOI22_X2)                                    0.03       0.48 f
  U14499/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14422/ZN (AOI22_X2)                                    0.03       0.48 f
  U14423/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14432/ZN (AOI22_X2)                                    0.03       0.48 f
  U14433/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14446/ZN (AOI22_X2)                                    0.03       0.48 f
  U14447/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14464/ZN (AOI22_X2)                                    0.03       0.48 f
  U14465/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14492/ZN (AOI22_X2)                                    0.03       0.48 f
  U14493/ZN (OAI221_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1889/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[36]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[36]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1886/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[38]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[38]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1877/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[41]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[41]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1893/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[34]/D (DFFR_X2)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[34]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1879/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[40]/D (DFFR_X2)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1875/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[42]/D (DFFR_X2)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[42]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1873/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[43]/D (DFFR_X2)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[43]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1865/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[47]/D (DFFR_X2)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[47]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1867/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[46]/D (DFFR_X2)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[46]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1969/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[0]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[0]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1901/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[2]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[2]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1858/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[4]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[4]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1833/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[5]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[5]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1819/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[7]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[7]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1816/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[8]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[8]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1896/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[32]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1881/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[3]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[3]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1884/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[39]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[39]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13285/ZN (NOR2_X4)                                     0.04       0.32 r
  U12558/ZN (INV_X4)                                      0.02       0.33 f
  U12020/ZN (INV_X8)                                      0.06       0.39 r
  U12580/ZN (AND3_X4)                                     0.06       0.45 r
  U12969/ZN (AOI21_X1)                                    0.03       0.48 f
  U1652/ZN (OAI221_X2)                                    0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13285/ZN (NOR2_X4)                                     0.04       0.32 r
  U12558/ZN (INV_X4)                                      0.02       0.33 f
  U12020/ZN (INV_X8)                                      0.06       0.39 r
  U12579/ZN (AND3_X4)                                     0.06       0.45 r
  U12968/ZN (AOI21_X1)                                    0.03       0.48 f
  U1645/ZN (OAI221_X2)                                    0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U13060/ZN (NAND2_X4)                                    0.05       0.38 r
  U10574/ZN (INV_X4)                                      0.04       0.42 f
  U12967/ZN (AOI21_X1)                                    0.07       0.49 r
  U1662/ZN (OAI221_X2)                                    0.05       0.53 f
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U13060/ZN (NAND2_X4)                                    0.05       0.38 r
  U10574/ZN (INV_X4)                                      0.04       0.42 f
  U12965/ZN (AOI21_X1)                                    0.07       0.49 r
  U1655/ZN (OAI221_X2)                                    0.05       0.53 f
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U13060/ZN (NAND2_X4)                                    0.05       0.38 r
  U10574/ZN (INV_X4)                                      0.04       0.42 f
  U12964/ZN (AOI21_X1)                                    0.07       0.49 r
  U1648/ZN (OAI221_X2)                                    0.05       0.53 f
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U13060/ZN (NAND2_X4)                                    0.05       0.38 r
  U10574/ZN (INV_X4)                                      0.04       0.42 f
  U12966/ZN (AOI21_X1)                                    0.07       0.49 r
  U1641/ZN (OAI221_X2)                                    0.05       0.53 f
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14325/ZN (NAND2_X2)                                    0.02       0.48 f
  U14326/ZN (OAI211_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13059/ZN (OR2_X4)                                      0.11       0.38 f
  U10590/ZN (INV_X8)                                      0.07       0.45 r
  U14538/ZN (NAND2_X2)                                    0.02       0.48 f
  U14539/ZN (OAI211_X2)                                   0.05       0.53 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1933/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[1]/D (DFFR_X1)              0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[1]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1966/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[10]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[10]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1963/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[11]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[11]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1950/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[15]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[15]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1947/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[16]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[16]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1944/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[17]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[17]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1936/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[19]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[19]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1930/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[20]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[20]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1924/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[22]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[22]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1921/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[23]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[23]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1918/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[24]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[24]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1915/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[25]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[25]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1912/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[26]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[26]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1909/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[27]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[27]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1905/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[28]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[28]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1904/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[29]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[29]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1927/ZN (OAI22_X2)                                     0.05       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[21]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[21]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1899/ZN (OAI22_X2)                                     0.04       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[30]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[30]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1863/ZN (OAI22_X2)                                     0.04       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[48]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[48]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1854/ZN (OAI22_X2)                                     0.04       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[51]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[51]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1844/ZN (OAI22_X2)                                     0.04       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[56]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[56]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1840/ZN (OAI22_X2)                                     0.04       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[58]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[58]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1838/ZN (OAI22_X2)                                     0.04       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[59]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11720/ZN (INV_X4)                                      0.14       0.46 r
  U1831/ZN (OAI22_X2)                                     0.04       0.51 f
  IF_ID_REG/IF_ID_REG/out_reg[60]/D (DFFR_X1)             0.00       0.51 f
  data arrival time                                                  0.51

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[60]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13285/ZN (NOR2_X4)                                     0.04       0.32 r
  U12558/ZN (INV_X4)                                      0.02       0.33 f
  U12020/ZN (INV_X8)                                      0.06       0.39 r
  U12472/ZN (AND3_X4)                                     0.06       0.45 r
  U11189/ZN (AOI21_X2)                                    0.02       0.47 f
  U1680/ZN (OAI221_X2)                                    0.05       0.52 r
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13285/ZN (NOR2_X4)                                     0.04       0.32 r
  U12558/ZN (INV_X4)                                      0.02       0.33 f
  U12020/ZN (INV_X8)                                      0.06       0.39 r
  U12471/ZN (AND3_X4)                                     0.06       0.45 r
  U11191/ZN (AOI21_X2)                                    0.02       0.47 f
  U1659/ZN (OAI221_X2)                                    0.05       0.52 r
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U10412/ZN (NAND3_X2)                                    0.04       0.15 r
  U1975/ZN (NOR4_X2)                                      0.03       0.18 f
  U13016/ZN (OAI211_X4)                                   0.06       0.24 r
  U13282/ZN (NAND3_X4)                                    0.03       0.28 f
  U13285/ZN (NOR2_X4)                                     0.04       0.32 r
  U12558/ZN (INV_X4)                                      0.02       0.33 f
  U12020/ZN (INV_X8)                                      0.06       0.39 r
  U12543/ZN (AND3_X4)                                     0.06       0.45 r
  U11192/ZN (AOI21_X2)                                    0.02       0.47 f
  U1677/ZN (OAI221_X2)                                    0.05       0.52 r
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1861/ZN (OAI22_X2)                                     0.04       0.50 f
  IF_ID_REG/IF_ID_REG/out_reg[49]/D (DFFR_X1)             0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[49]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1856/ZN (OAI22_X2)                                     0.04       0.50 f
  IF_ID_REG/IF_ID_REG/out_reg[50]/D (DFFR_X1)             0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[50]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1850/ZN (OAI22_X2)                                     0.04       0.50 f
  IF_ID_REG/IF_ID_REG/out_reg[53]/D (DFFR_X1)             0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[53]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1846/ZN (OAI22_X2)                                     0.04       0.50 f
  IF_ID_REG/IF_ID_REG/out_reg[55]/D (DFFR_X1)             0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[55]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1842/ZN (OAI22_X2)                                     0.04       0.50 f
  IF_ID_REG/IF_ID_REG/out_reg[57]/D (DFFR_X1)             0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[57]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1829/ZN (OAI22_X2)                                     0.04       0.50 f
  IF_ID_REG/IF_ID_REG/out_reg[61]/D (DFFR_X1)             0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[61]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U11786/ZN (INV_X4)                                      0.13       0.46 r
  U1825/ZN (OAI22_X2)                                     0.04       0.50 f
  IF_ID_REG/IF_ID_REG/out_reg[63]/D (DFFR_X1)             0.00       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[63]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1869/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[45]/D (DFFR_X2)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1871/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[44]/D (DFFR_X2)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[44]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1960/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[12]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[12]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1957/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[13]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[13]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1954/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[14]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[14]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1941/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[18]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[18]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1822/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[6]/D (DFFR_X1)              0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[6]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1813/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[9]/D (DFFR_X1)              0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[9]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1891/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[35]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1895/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[33]/D (DFFR_X2)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[33]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1888/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[37]/D (DFFR_X2)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[37]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1897/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[31]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[31]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1852/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[52]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[52]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1848/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[54]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[54]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: IMEM_BUS_IN[3]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[3] (in)                                     0.00       0.00 f
  U10316/ZN (AOI211_X2)                                   0.08       0.08 r
  U10315/ZN (NAND3_X2)                                    0.04       0.11 f
  U16151/ZN (INV_X4)                                      0.02       0.13 r
  U1986/ZN (OAI211_X2)                                    0.02       0.16 f
  U1982/ZN (NOR4_X2)                                      0.05       0.21 r
  U13016/ZN (OAI211_X4)                                   0.04       0.24 f
  U11538/ZN (AND2_X4)                                     0.08       0.33 f
  U12713/ZN (INV_X4)                                      0.08       0.41 r
  U1827/ZN (OAI22_X2)                                     0.04       0.45 f
  IF_ID_REG/IF_ID_REG/out_reg[62]/D (DFFR_X1)             0.00       0.45 f
  data arrival time                                                  0.45

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[62]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U11181/ZN (INV_X4)                                      0.02       0.02 r
  U11482/ZN (INV_X4)                                      0.07       0.09 f
  U11594/ZN (OAI21_X2)                                    0.20       0.29 r
  U12535/ZN (INV_X4)                                      0.00       0.29 f
  U12536/ZN (INV_X4)                                      0.10       0.39 r
  U8314/ZN (OAI22_X2)                                     0.04       0.44 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U11181/ZN (INV_X4)                                      0.02       0.02 r
  U11482/ZN (INV_X4)                                      0.07       0.09 f
  U11594/ZN (OAI21_X2)                                    0.20       0.29 r
  U12535/ZN (INV_X4)                                      0.00       0.29 f
  U12536/ZN (INV_X4)                                      0.10       0.39 r
  U8311/ZN (OAI22_X2)                                     0.04       0.44 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U11181/ZN (INV_X4)                                      0.02       0.02 r
  U11482/ZN (INV_X4)                                      0.07       0.09 f
  U11594/ZN (OAI21_X2)                                    0.20       0.29 r
  U12535/ZN (INV_X4)                                      0.00       0.29 f
  U12536/ZN (INV_X4)                                      0.10       0.39 r
  U8308/ZN (OAI22_X2)                                     0.04       0.44 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U11181/ZN (INV_X4)                                      0.02       0.02 r
  U11482/ZN (INV_X4)                                      0.07       0.09 f
  U11594/ZN (OAI21_X2)                                    0.20       0.29 r
  U12535/ZN (INV_X4)                                      0.00       0.29 f
  U12536/ZN (INV_X4)                                      0.10       0.39 r
  U8305/ZN (OAI22_X2)                                     0.04       0.44 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[27] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[7] (out)                                   0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[12] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[20] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[21] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[22] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[23] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[2] (out)                                   0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[13] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[15] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[11] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[6] (out)                                   0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[9] (out)                                   0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[8] (out)                                   0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[14] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[16] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[17] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[18] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[19] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/Q (DFFR_X1)     0.21       0.21 f
  DMEM_BUS_OUT[31] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[1] (out)                                   0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[4] (out)                                   0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/Q (DFFR_X1)      0.21       0.21 f
  DMEM_BUS_OUT[25] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[3] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[10] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[24] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[30] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[26] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[28] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[29] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/Q (DFFR_X1)      0.20       0.20 f
  DMEM_BUS_OUT[5] (out)                                   0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.19       0.19 f
  IMEM_BUS_OUT[10] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.19       0.19 f
  IMEM_BUS_OUT[14] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[64]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[64] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[9] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[13] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/Q (DFFR_X1)      0.18       0.18 f
  DMEM_BUS_OUT[0] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[20] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[2] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[4] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[6] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[17] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[65]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[65] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[66]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[66] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[7] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[11] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[22] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[24] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[26] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[28] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[0] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[29] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[15] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[5] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[3] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[8] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[12] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[16] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[32]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[32] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[33]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[33] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[34]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[34] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[35]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[35] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[36]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[36] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[37]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[37] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[38]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[38] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[39]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[39] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[40]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[40] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[41]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[41] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[42]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[42] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[43]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[43] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[44]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[44] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[45]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[45] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[46]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[46] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[47]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[47] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[48]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[48] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[49]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[49] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[50]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[50] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[51]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[51] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[52]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[52] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[53]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[53] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[54]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[54] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[55]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[55] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[56]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[56] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[57]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[57] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[58]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[58] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[59]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[59] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[60]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[60] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[61]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[61] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[62]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[62] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[63]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[63] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[1] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[19] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[21] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[30] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[31] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[18] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[23] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[25] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[27] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  output external delay                                   0.00       1.25
  data required time                                                 1.25
  --------------------------------------------------------------------------
  data required time                                                 1.25
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U13061/ZN (NAND2_X4)                                    0.05       0.40 r
  U10291/ZN (INV_X4)                                      0.01       0.41 f
  U10290/ZN (INV_X4)                                      0.03       0.44 r
  U10305/ZN (INV_X8)                                      0.02       0.47 f
  U12857/ZN (NAND2_X4)                                    0.03       0.50 r
  U14698/ZN (NAND3_X4)                                    0.05       0.55 f
  U10363/ZN (INV_X4)                                      0.04       0.59 r
  U12977/ZN (NAND2_X4)                                    0.02       0.62 f
  U10321/ZN (INV_X4)                                      0.02       0.64 r
  U10320/ZN (INV_X4)                                      0.02       0.66 f
  U10339/ZN (INV_X16)                                     0.02       0.68 r
  U10425/ZN (NAND2_X2)                                    0.02       0.70 f
  U13020/ZN (NAND4_X4)                                    0.06       0.76 r
  U14815/ZN (INV_X4)                                      0.01       0.77 f
  U14820/Z (MUX2_X2)                                      0.09       0.86 f
  U10861/ZN (NAND2_X2)                                    0.04       0.91 r
  U14936/ZN (INV_X4)                                      0.01       0.92 f
  U14941/ZN (OAI21_X4)                                    0.03       0.96 r
  U14984/ZN (INV_X4)                                      0.01       0.97 f
  U10279/ZN (NOR2_X4)                                     0.02       0.99 r
  U10278/ZN (AOI21_X4)                                    0.03       1.02 f
  U14985/ZN (NAND3_X4)                                    0.03       1.05 r
  U10378/ZN (NOR2_X2)                                     0.02       1.07 f
  U14986/ZN (NAND2_X2)                                    0.03       1.10 r
  U10281/ZN (NAND2_X4)                                    0.02       1.12 f
  U10280/ZN (AOI211_X4)                                   0.07       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U11204/ZN (AOI22_X2)                                    0.03       1.12 f
  U12961/ZN (OAI221_X1)                                   0.06       1.19 r
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U12722/ZN (NOR2_X2)                                     0.03       0.28 r
  U11546/ZN (NAND2_X2)                                    0.03       0.31 f
  U13236/ZN (INV_X4)                                      0.06       0.37 r
  U12672/ZN (AOI21_X2)                                    0.03       0.40 f
  U11125/ZN (NAND3_X2)                                    0.08       0.48 r
  U14737/ZN (NAND2_X2)                                    0.02       0.50 f
  U10681/ZN (NAND3_X2)                                    0.07       0.58 r
  U14738/ZN (XNOR2_X2)                                    0.08       0.65 r
  U14741/ZN (XNOR2_X2)                                    0.09       0.74 r
  U14742/ZN (INV_X4)                                      0.02       0.76 f
  U10812/ZN (OAI21_X2)                                    0.06       0.82 r
  U14749/ZN (NAND2_X2)                                    0.03       0.85 f
  U12666/ZN (NAND4_X2)                                    0.05       0.90 r
  U12957/ZN (OAI211_X4)                                   0.05       0.95 f
  U12818/ZN (NAND2_X4)                                    0.04       0.98 r
  U14927/ZN (NAND4_X2)                                    0.04       1.02 f
  U14929/ZN (NAND3_X4)                                    0.03       1.05 r
  U14930/ZN (INV_X4)                                      0.01       1.07 f
  U14934/ZN (NOR2_X4)                                     0.03       1.10 r
  U11266/ZN (NOR2_X2)                                     0.02       1.11 f
  U11264/ZN (AOI211_X2)                                   0.07       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14470/ZN (AOI22_X2)                                    0.03       1.12 f
  U12962/ZN (OAI221_X1)                                   0.06       1.19 r
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U13061/ZN (NAND2_X4)                                    0.05       0.40 r
  U10291/ZN (INV_X4)                                      0.01       0.41 f
  U10290/ZN (INV_X4)                                      0.03       0.44 r
  U10305/ZN (INV_X8)                                      0.02       0.47 f
  U12857/ZN (NAND2_X4)                                    0.03       0.50 r
  U14698/ZN (NAND3_X4)                                    0.05       0.55 f
  U10363/ZN (INV_X4)                                      0.04       0.59 r
  U12977/ZN (NAND2_X4)                                    0.02       0.62 f
  U10321/ZN (INV_X4)                                      0.02       0.64 r
  U10320/ZN (INV_X4)                                      0.02       0.66 f
  U12563/ZN (INV_X8)                                      0.05       0.70 r
  U15085/ZN (NAND2_X2)                                    0.02       0.73 f
  U12903/ZN (NAND3_X1)                                    0.11       0.84 r
  U15227/ZN (NAND2_X2)                                    0.02       0.86 f
  U11857/ZN (AND4_X4)                                     0.09       0.95 f
  U10937/ZN (NOR2_X2)                                     0.03       0.99 r
  U10635/ZN (OAI21_X2)                                    0.03       1.01 f
  U13003/ZN (NAND3_X2)                                    0.05       1.06 r
  U15264/ZN (INV_X4)                                      0.02       1.08 f
  U10633/ZN (NAND3_X2)                                    0.04       1.12 r
  U15271/ZN (INV_X4)                                      0.01       1.13 f
  U11322/ZN (NOR3_X2)                                     0.06       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.10       0.10 r
  U2028/ZN (NAND2_X2)                                     0.03       0.12 f
  U11021/ZN (NOR2_X2)                                     0.05       0.18 r
  U2026/ZN (NAND2_X2)                                     0.03       0.21 f
  U11011/ZN (NOR2_X2)                                     0.06       0.26 r
  U2024/ZN (NAND2_X2)                                     0.03       0.29 f
  U10970/ZN (NOR2_X2)                                     0.06       0.35 r
  U2022/ZN (NAND2_X2)                                     0.03       0.38 f
  U11058/ZN (NOR2_X2)                                     0.07       0.45 r
  U10557/ZN (NAND3_X2)                                    0.04       0.48 f
  U10556/ZN (NOR2_X2)                                     0.05       0.53 r
  U14396/ZN (NAND2_X2)                                    0.04       0.57 f
  U14397/ZN (NOR3_X4)                                     0.06       0.63 r
  U14398/ZN (NAND3_X4)                                    0.04       0.67 f
  U14399/ZN (NOR3_X4)                                     0.06       0.72 r
  U14400/ZN (NAND3_X4)                                    0.04       0.76 f
  U10555/ZN (NOR3_X2)                                     0.06       0.82 r
  U14401/ZN (NAND2_X2)                                    0.03       0.85 f
  U14402/ZN (INV_X4)                                      0.02       0.87 r
  U11985/ZN (AND2_X4)                                     0.05       0.92 r
  U14403/ZN (NAND2_X2)                                    0.03       0.94 f
  U14404/ZN (INV_X4)                                      0.02       0.96 r
  U11986/ZN (AND2_X4)                                     0.05       1.01 r
  U14405/ZN (NAND2_X2)                                    0.02       1.03 f
  U11166/ZN (NOR2_X2)                                     0.04       1.07 r
  U14406/ZN (XNOR2_X2)                                    0.07       1.14 r
  U1969/ZN (OAI22_X2)                                     0.03       1.18 f
  IF_ID_REG/IF_ID_REG/out_reg[0]/D (DFFR_X1)              0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[0]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U12722/ZN (NOR2_X2)                                     0.03       0.28 r
  U11546/ZN (NAND2_X2)                                    0.03       0.31 f
  U13236/ZN (INV_X4)                                      0.06       0.37 r
  U12672/ZN (AOI21_X2)                                    0.03       0.40 f
  U11125/ZN (NAND3_X2)                                    0.08       0.48 r
  U14737/ZN (NAND2_X2)                                    0.02       0.50 f
  U10681/ZN (NAND3_X2)                                    0.07       0.58 r
  U14738/ZN (XNOR2_X2)                                    0.08       0.65 r
  U14739/ZN (NAND2_X2)                                    0.04       0.69 f
  U14787/ZN (NAND2_X2)                                    0.05       0.74 r
  U14788/ZN (INV_X4)                                      0.01       0.75 f
  U14789/ZN (NAND2_X2)                                    0.02       0.77 r
  U14791/ZN (NAND2_X2)                                    0.02       0.79 f
  U10427/ZN (OAI21_X2)                                    0.06       0.85 r
  U10809/ZN (NAND3_X2)                                    0.03       0.88 f
  U12957/ZN (OAI211_X4)                                   0.07       0.95 r
  U12956/ZN (NAND2_X4)                                    0.03       0.99 f
  U12546/ZN (NAND4_X2)                                    0.06       1.05 r
  U15065/ZN (INV_X4)                                      0.02       1.07 f
  U15066/ZN (AOI21_X4)                                    0.03       1.10 r
  U15067/ZN (OAI211_X2)                                   0.04       1.13 f
  U15068/ZN (NAND4_X2)                                    0.05       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U10318/ZN (NOR2_X1)                                     0.04       0.30 r
  U13094/ZN (NAND2_X2)                                    0.04       0.33 f
  U13095/ZN (INV_X4)                                      0.02       0.36 r
  U13149/ZN (NAND2_X2)                                    0.02       0.38 f
  U11510/ZN (NAND4_X2)                                    0.06       0.43 r
  U12975/ZN (NAND3_X1)                                    0.03       0.46 f
  U11771/ZN (AND2_X4)                                     0.06       0.52 f
  U12027/ZN (NAND2_X4)                                    0.08       0.60 r
  U16073/ZN (XNOR2_X2)                                    0.08       0.68 r
  U16074/ZN (INV_X4)                                      0.01       0.69 f
  U10774/ZN (AOI21_X2)                                    0.06       0.74 r
  U10773/ZN (NOR2_X2)                                     0.02       0.77 f
  U16077/ZN (NOR2_X4)                                     0.04       0.81 r
  U16087/ZN (AOI211_X4)                                   0.02       0.83 f
  U16090/ZN (OAI21_X4)                                    0.04       0.87 r
  U16093/ZN (NAND3_X4)                                    0.03       0.90 f
  U16094/ZN (NAND2_X2)                                    0.04       0.94 r
  U10263/ZN (OAI22_X4)                                    0.03       0.97 f
  U16099/ZN (XNOR2_X2)                                    0.07       1.03 f
  U16136/ZN (XNOR2_X2)                                    0.09       1.12 f
  U16146/ZN (INV_X4)                                      0.02       1.15 r
  U16148/ZN (AOI21_X4)                                    0.02       1.16 f
  U16149/ZN (NAND2_X2)                                    0.03       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/D (DFFR_X1)     0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/CK (DFFR_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13281/ZN (NAND2_X2)                                    0.03       0.91 f
  U13058/ZN (NAND2_X4)                                    0.09       1.00 r
  U12064/ZN (INV_X8)                                      0.05       1.05 f
  U12839/ZN (AOI22_X1)                                    0.10       1.15 r
  U14409/ZN (OAI221_X2)                                   0.05       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13281/ZN (NAND2_X2)                                    0.03       0.91 f
  U13058/ZN (NAND2_X4)                                    0.09       1.00 r
  U12064/ZN (INV_X8)                                      0.05       1.05 f
  U12951/ZN (AOI22_X1)                                    0.10       1.15 r
  U12950/ZN (OAI221_X2)                                   0.05       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13281/ZN (NAND2_X2)                                    0.03       0.91 f
  U13058/ZN (NAND2_X4)                                    0.09       1.00 r
  U12064/ZN (INV_X8)                                      0.05       1.05 f
  U12791/ZN (AOI22_X1)                                    0.10       1.15 r
  U12790/ZN (OAI221_X2)                                   0.05       1.20 f
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U12952/ZN (NAND2_X4)                                    0.04       0.39 r
  U12953/ZN (NAND2_X4)                                    0.03       0.41 f
  U12922/ZN (INV_X8)                                      0.03       0.44 r
  U13069/ZN (INV_X32)                                     0.01       0.45 f
  U13068/ZN (INV_X32)                                     0.02       0.47 r
  U14646/ZN (NAND2_X2)                                    0.01       0.48 f
  U11108/ZN (NAND3_X2)                                    0.07       0.56 r
  U14647/ZN (XNOR2_X2)                                    0.08       0.63 r
  U14648/ZN (XNOR2_X2)                                    0.08       0.72 r
  U15146/ZN (INV_X4)                                      0.02       0.74 f
  U12958/ZN (NAND2_X4)                                    0.05       0.79 r
  U15157/ZN (NAND4_X2)                                    0.03       0.82 f
  U10925/ZN (NAND3_X2)                                    0.07       0.89 r
  U15158/ZN (NAND2_X2)                                    0.02       0.92 f
  U10353/ZN (OAI21_X2)                                    0.05       0.97 r
  U15159/ZN (INV_X4)                                      0.02       0.98 f
  U12986/ZN (NAND3_X2)                                    0.04       1.02 r
  U15160/ZN (NAND2_X2)                                    0.03       1.05 f
  U10913/ZN (NAND2_X2)                                    0.03       1.08 r
  U12155/ZN (AND3_X4)                                     0.05       1.13 r
  U11303/ZN (NOR2_X2)                                     0.01       1.15 f
  U11300/ZN (AOI21_X2)                                    0.04       1.18 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/D (DFFR_X1)      0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U13074/ZN (NOR2_X4)                                     0.02       0.28 r
  U10283/ZN (INV_X4)                                      0.02       0.30 f
  U12268/ZN (INV_X8)                                      0.05       0.35 r
  U13121/ZN (AOI22_X2)                                    0.03       0.38 f
  U10871/ZN (NAND3_X2)                                    0.08       0.45 r
  U10872/ZN (INV_X4)                                      0.02       0.47 f
  U12939/ZN (OAI211_X4)                                   0.06       0.54 r
  U14590/ZN (XNOR2_X2)                                    0.08       0.61 r
  U14591/ZN (XNOR2_X2)                                    0.09       0.70 r
  U14592/ZN (INV_X4)                                      0.01       0.72 f
  U14593/ZN (NAND2_X2)                                    0.03       0.75 r
  U12929/ZN (NAND2_X4)                                    0.02       0.77 f
  U12817/ZN (NAND2_X4)                                    0.03       0.80 r
  U12859/ZN (NAND2_X4)                                    0.02       0.83 f
  U14603/ZN (NAND2_X2)                                    0.04       0.87 r
  U13001/ZN (NAND3_X2)                                    0.04       0.91 f
  U10277/ZN (AOI22_X4)                                    0.08       0.99 r
  U14633/ZN (NAND2_X2)                                    0.04       1.02 f
  U13024/ZN (NAND3_X2)                                    0.05       1.08 r
  U14865/ZN (INV_X4)                                      0.02       1.09 f
  U14866/ZN (NOR3_X4)                                     0.05       1.14 r
  U14867/ZN (NOR2_X4)                                     0.02       1.16 f
  U14874/ZN (NAND3_X4)                                    0.02       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U12722/ZN (NOR2_X2)                                     0.03       0.28 r
  U11546/ZN (NAND2_X2)                                    0.03       0.31 f
  U13236/ZN (INV_X4)                                      0.06       0.37 r
  U12672/ZN (AOI21_X2)                                    0.03       0.40 f
  U11125/ZN (NAND3_X2)                                    0.08       0.48 r
  U14737/ZN (NAND2_X2)                                    0.02       0.50 f
  U10681/ZN (NAND3_X2)                                    0.07       0.58 r
  U14738/ZN (XNOR2_X2)                                    0.08       0.65 r
  U14739/ZN (NAND2_X2)                                    0.04       0.69 f
  U14787/ZN (NAND2_X2)                                    0.05       0.74 r
  U14788/ZN (INV_X4)                                      0.01       0.75 f
  U14789/ZN (NAND2_X2)                                    0.02       0.77 r
  U14791/ZN (NAND2_X2)                                    0.02       0.79 f
  U10427/ZN (OAI21_X2)                                    0.06       0.85 r
  U10809/ZN (NAND3_X2)                                    0.03       0.88 f
  U12158/ZN (OR2_X2)                                      0.06       0.94 f
  U12770/ZN (NAND4_X4)                                    0.05       0.99 r
  U12769/ZN (NAND3_X2)                                    0.04       1.03 f
  U12133/ZN (OR2_X4)                                      0.08       1.11 f
  U10386/ZN (NAND3_X2)                                    0.04       1.14 r
  U15310/ZN (NAND4_X2)                                    0.03       1.17 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/D (DFFR_X1)      0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U12952/ZN (NAND2_X4)                                    0.04       0.39 r
  U12953/ZN (NAND2_X4)                                    0.03       0.41 f
  U12922/ZN (INV_X8)                                      0.03       0.44 r
  U13069/ZN (INV_X32)                                     0.01       0.45 f
  U13067/ZN (INV_X32)                                     0.02       0.47 r
  U14676/ZN (NAND2_X2)                                    0.02       0.49 f
  U10336/ZN (NAND3_X2)                                    0.05       0.54 r
  U14677/ZN (XNOR2_X2)                                    0.07       0.62 r
  U14751/ZN (XNOR2_X2)                                    0.08       0.70 r
  U14752/ZN (INV_X4)                                      0.02       0.71 f
  U14755/ZN (OAI21_X4)                                    0.04       0.76 r
  U14756/ZN (NAND2_X2)                                    0.03       0.79 f
  U15436/ZN (NAND2_X2)                                    0.04       0.82 r
  U15439/ZN (INV_X4)                                      0.01       0.83 f
  U15440/ZN (NAND2_X2)                                    0.03       0.86 r
  U15441/ZN (NAND2_X2)                                    0.03       0.89 f
  U12883/ZN (OAI211_X4)                                   0.07       0.96 r
  U15651/ZN (NAND2_X2)                                    0.03       0.99 f
  U10679/ZN (AOI21_X2)                                    0.04       1.04 r
  U15652/ZN (XNOR2_X2)                                    0.06       1.10 r
  U15653/ZN (NAND2_X2)                                    0.02       1.12 f
  U15654/ZN (NAND4_X2)                                    0.06       1.18 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/D (DFFR_X1)      0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[32]/Q (DFFR_X1)             0.25       0.25 f
  U5957/ZN (NOR3_X4)                                      0.07       0.31 r
  U16348/ZN (INV_X4)                                      0.02       0.33 f
  U5955/ZN (NOR2_X4)                                      0.04       0.37 r
  U5942/ZN (NAND2_X2)                                     0.03       0.41 f
  U3077/ZN (AND2_X2)                                      0.07       0.48 f
  U3076/ZN (AND2_X2)                                      0.08       0.56 f
  U11164/ZN (NAND2_X2)                                    0.20       0.76 r
  U11803/ZN (INV_X4)                                      0.10       0.85 f
  U2543/ZN (AOI221_X2)                                    0.11       0.96 r
  U2534/ZN (NAND4_X2)                                     0.04       1.00 f
  U15560/ZN (AOI21_X4)                                    0.05       1.05 r
  U15561/ZN (NAND4_X2)                                    0.02       1.08 f
  U15562/Z (MUX2_X2)                                      0.09       1.17 f
  ID_EX_REG/ID_EX_REG/out_reg[49]/D (DFFR_X1)             0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ID_EX_REG/ID_EX_REG/out_reg[49]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[32]/Q (DFFR_X1)             0.25       0.25 f
  U5957/ZN (NOR3_X4)                                      0.07       0.31 r
  U16348/ZN (INV_X4)                                      0.02       0.33 f
  U5955/ZN (NOR2_X4)                                      0.04       0.37 r
  U5942/ZN (NAND2_X2)                                     0.03       0.41 f
  U3077/ZN (AND2_X2)                                      0.07       0.48 f
  U3076/ZN (AND2_X2)                                      0.08       0.56 f
  U11164/ZN (NAND2_X2)                                    0.20       0.76 r
  U11803/ZN (INV_X4)                                      0.10       0.85 f
  U2512/ZN (AOI221_X2)                                    0.11       0.96 r
  U2503/ZN (NAND4_X2)                                     0.04       1.00 f
  U15585/ZN (AOI21_X4)                                    0.05       1.05 r
  U15587/ZN (NAND4_X2)                                    0.02       1.08 f
  U15588/Z (MUX2_X2)                                      0.09       1.17 f
  ID_EX_REG/ID_EX_REG/out_reg[50]/D (DFFR_X1)             0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ID_EX_REG/ID_EX_REG/out_reg[50]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[32]/Q (DFFR_X1)             0.25       0.25 f
  U5957/ZN (NOR3_X4)                                      0.07       0.31 r
  U16348/ZN (INV_X4)                                      0.02       0.33 f
  U5955/ZN (NOR2_X4)                                      0.04       0.37 r
  U5942/ZN (NAND2_X2)                                     0.03       0.41 f
  U3077/ZN (AND2_X2)                                      0.07       0.48 f
  U3076/ZN (AND2_X2)                                      0.08       0.56 f
  U11164/ZN (NAND2_X2)                                    0.20       0.76 r
  U11803/ZN (INV_X4)                                      0.10       0.85 f
  U2399/ZN (AOI221_X2)                                    0.11       0.96 r
  U2391/ZN (NAND4_X2)                                     0.04       1.00 f
  U15485/ZN (AOI21_X4)                                    0.05       1.05 r
  U15487/ZN (NAND4_X2)                                    0.02       1.08 f
  U15488/Z (MUX2_X2)                                      0.09       1.17 f
  ID_EX_REG/ID_EX_REG/out_reg[54]/D (DFFR_X1)             0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ID_EX_REG/ID_EX_REG/out_reg[54]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[32]/Q (DFFR_X1)             0.25       0.25 f
  U5957/ZN (NOR3_X4)                                      0.07       0.31 r
  U16348/ZN (INV_X4)                                      0.02       0.33 f
  U5955/ZN (NOR2_X4)                                      0.04       0.37 r
  U5942/ZN (NAND2_X2)                                     0.03       0.41 f
  U3077/ZN (AND2_X2)                                      0.07       0.48 f
  U3076/ZN (AND2_X2)                                      0.08       0.56 f
  U11164/ZN (NAND2_X2)                                    0.20       0.76 r
  U11803/ZN (INV_X4)                                      0.10       0.85 f
  U2483/ZN (AOI221_X2)                                    0.11       0.96 r
  U2475/ZN (NAND4_X2)                                     0.04       1.00 f
  U15624/ZN (AOI21_X4)                                    0.05       1.05 r
  U15626/ZN (NAND4_X2)                                    0.02       1.08 f
  U15627/Z (MUX2_X2)                                      0.09       1.17 f
  ID_EX_REG/ID_EX_REG/out_reg[51]/D (DFFR_X1)             0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ID_EX_REG/ID_EX_REG/out_reg[51]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[32]/Q (DFFR_X1)             0.25       0.25 f
  U5957/ZN (NOR3_X4)                                      0.07       0.31 r
  U16348/ZN (INV_X4)                                      0.02       0.33 f
  U5955/ZN (NOR2_X4)                                      0.04       0.37 r
  U5942/ZN (NAND2_X2)                                     0.03       0.41 f
  U3077/ZN (AND2_X2)                                      0.07       0.48 f
  U3076/ZN (AND2_X2)                                      0.08       0.56 f
  U11164/ZN (NAND2_X2)                                    0.20       0.76 r
  U11803/ZN (INV_X4)                                      0.10       0.85 f
  U2455/ZN (AOI221_X2)                                    0.11       0.96 r
  U2447/ZN (NAND4_X2)                                     0.04       1.00 f
  U15659/ZN (AOI21_X4)                                    0.05       1.05 r
  U15661/ZN (NAND4_X2)                                    0.02       1.08 f
  U15662/Z (MUX2_X2)                                      0.09       1.17 f
  ID_EX_REG/ID_EX_REG/out_reg[52]/D (DFFR_X1)             0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ID_EX_REG/ID_EX_REG/out_reg[52]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[32]/Q (DFFR_X1)             0.25       0.25 f
  U5957/ZN (NOR3_X4)                                      0.07       0.31 r
  U16348/ZN (INV_X4)                                      0.02       0.33 f
  U5955/ZN (NOR2_X4)                                      0.04       0.37 r
  U5942/ZN (NAND2_X2)                                     0.03       0.41 f
  U3077/ZN (AND2_X2)                                      0.07       0.48 f
  U3076/ZN (AND2_X2)                                      0.08       0.56 f
  U11164/ZN (NAND2_X2)                                    0.20       0.76 r
  U11803/ZN (INV_X4)                                      0.10       0.85 f
  U2427/ZN (AOI221_X2)                                    0.11       0.96 r
  U2419/ZN (NAND4_X2)                                     0.04       1.00 f
  U15422/ZN (AOI21_X4)                                    0.05       1.05 r
  U15424/ZN (NAND4_X2)                                    0.02       1.08 f
  U15425/Z (MUX2_X2)                                      0.09       1.17 f
  ID_EX_REG/ID_EX_REG/out_reg[53]/D (DFFR_X1)             0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ID_EX_REG/ID_EX_REG/out_reg[53]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U13061/ZN (NAND2_X4)                                    0.05       0.40 r
  U10291/ZN (INV_X4)                                      0.01       0.41 f
  U10290/ZN (INV_X4)                                      0.03       0.44 r
  U12572/ZN (INV_X8)                                      0.03       0.47 f
  U14623/ZN (NAND2_X2)                                    0.03       0.51 r
  U10930/ZN (NAND3_X2)                                    0.04       0.55 f
  U14625/ZN (XNOR2_X2)                                    0.07       0.62 f
  U14630/ZN (XNOR2_X2)                                    0.09       0.71 f
  U14901/ZN (INV_X4)                                      0.05       0.75 r
  U14902/ZN (NAND2_X2)                                    0.02       0.78 f
  U10332/ZN (NAND3_X2)                                    0.05       0.83 r
  U14918/ZN (NAND2_X2)                                    0.03       0.85 f
  U14919/ZN (INV_X4)                                      0.03       0.88 r
  U14921/ZN (NAND3_X4)                                    0.03       0.92 f
  U12143/ZN (AND3_X4)                                     0.08       1.00 f
  U12712/ZN (NAND3_X2)                                    0.05       1.05 r
  U10352/ZN (NAND2_X2)                                    0.03       1.08 f
  U10602/ZN (NOR2_X2)                                     0.04       1.12 r
  U11289/ZN (NOR2_X2)                                     0.02       1.14 f
  U11287/ZN (NAND3_X2)                                    0.04       1.18 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/D (DFFR_X1)      0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U11538/ZN (AND2_X4)                                     0.08       0.97 r
  U10589/ZN (NAND2_X2)                                    0.06       1.02 f
  U14502/Z (MUX2_X2)                                      0.13       1.16 f
  U14503/ZN (NAND2_X2)                                    0.03       1.19 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.04       1.21
  data required time                                                 1.21
  --------------------------------------------------------------------------
  data required time                                                 1.21
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14457/ZN (AOI22_X2)                                    0.03       1.13 f
  U14458/ZN (OAI221_X2)                                   0.05       1.18 r
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14486/ZN (AOI22_X2)                                    0.03       1.13 f
  U14487/ZN (OAI221_X2)                                   0.05       1.18 r
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U12722/ZN (NOR2_X2)                                     0.03       0.28 r
  U11546/ZN (NAND2_X2)                                    0.03       0.31 f
  U13236/ZN (INV_X4)                                      0.06       0.37 r
  U12672/ZN (AOI21_X2)                                    0.03       0.40 f
  U11125/ZN (NAND3_X2)                                    0.08       0.48 r
  U14737/ZN (NAND2_X2)                                    0.02       0.50 f
  U10681/ZN (NAND3_X2)                                    0.07       0.58 r
  U14738/ZN (XNOR2_X2)                                    0.08       0.65 r
  U14739/ZN (NAND2_X2)                                    0.04       0.69 f
  U14787/ZN (NAND2_X2)                                    0.05       0.74 r
  U14788/ZN (INV_X4)                                      0.01       0.75 f
  U14789/ZN (NAND2_X2)                                    0.02       0.77 r
  U14791/ZN (NAND2_X2)                                    0.02       0.79 f
  U10427/ZN (OAI21_X2)                                    0.06       0.85 r
  U10809/ZN (NAND3_X2)                                    0.03       0.88 f
  U12957/ZN (OAI211_X4)                                   0.07       0.95 r
  U12956/ZN (NAND2_X4)                                    0.03       0.99 f
  U13045/ZN (NAND2_X1)                                    0.05       1.03 r
  U15358/ZN (XNOR2_X2)                                    0.07       1.10 r
  U15359/ZN (NAND2_X2)                                    0.02       1.12 f
  U15386/ZN (NAND4_X2)                                    0.05       1.17 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/D (DFFR_X1)      0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U12798/ZN (AOI22_X1)                                    0.04       1.14 f
  U12794/ZN (NAND3_X2)                                    0.05       1.18 r
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U13060/ZN (NAND2_X4)                                    0.05       1.02 r
  U10574/ZN (INV_X4)                                      0.04       1.06 f
  U13351/ZN (NAND2_X2)                                    0.04       1.10 r
  U13352/ZN (INV_X4)                                      0.01       1.11 f
  U11212/ZN (NOR2_X2)                                     0.04       1.14 r
  U1669/ZN (OAI221_X2)                                    0.04       1.18 f
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U13060/ZN (NAND2_X4)                                    0.05       1.02 r
  U10574/ZN (INV_X4)                                      0.04       1.06 f
  U13355/ZN (NAND2_X2)                                    0.04       1.10 r
  U13356/ZN (INV_X4)                                      0.01       1.11 f
  U11194/ZN (NOR2_X2)                                     0.04       1.14 r
  U1666/ZN (OAI221_X2)                                    0.04       1.18 f
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14480/ZN (AOI22_X2)                                    0.03       1.13 f
  U14481/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14412/ZN (AOI22_X2)                                    0.03       1.13 f
  U14413/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14418/ZN (AOI22_X2)                                    0.03       1.13 f
  U14419/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14426/ZN (AOI22_X2)                                    0.03       1.13 f
  U12773/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14498/ZN (AOI22_X2)                                    0.03       1.13 f
  U14499/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14422/ZN (AOI22_X2)                                    0.03       1.13 f
  U14423/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14432/ZN (AOI22_X2)                                    0.03       1.13 f
  U14433/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14446/ZN (AOI22_X2)                                    0.03       1.13 f
  U14447/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14464/ZN (AOI22_X2)                                    0.03       1.13 f
  U14465/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14492/ZN (AOI22_X2)                                    0.03       1.13 f
  U14493/ZN (OAI221_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[32]/Q (DFFR_X1)             0.25       0.25 f
  U5957/ZN (NOR3_X4)                                      0.07       0.31 r
  U16348/ZN (INV_X4)                                      0.02       0.33 f
  U5955/ZN (NOR2_X4)                                      0.04       0.37 r
  U5942/ZN (NAND2_X2)                                     0.03       0.41 f
  U3077/ZN (AND2_X2)                                      0.07       0.48 f
  U3062/ZN (AND2_X2)                                      0.08       0.56 f
  U12140/ZN (NAND2_X2)                                    0.18       0.74 r
  U11057/ZN (INV_X4)                                      0.10       0.84 f
  U11115/ZN (AOI222_X1)                                   0.15       0.98 r
  U2556/ZN (OAI221_X2)                                    0.05       1.04 f
  U2551/ZN (NOR4_X2)                                      0.09       1.12 r
  U2550/ZN (OAI22_X2)                                     0.04       1.16 f
  ID_EX_REG/ID_EX_REG/out_reg[48]/D (DFFR_X1)             0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  ID_EX_REG/ID_EX_REG/out_reg[48]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1889/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[36]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[36]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U12952/ZN (NAND2_X4)                                    0.04       0.39 r
  U12953/ZN (NAND2_X4)                                    0.03       0.41 f
  U12922/ZN (INV_X8)                                      0.03       0.44 r
  U13069/ZN (INV_X32)                                     0.01       0.45 f
  U13067/ZN (INV_X32)                                     0.02       0.47 r
  U14676/ZN (NAND2_X2)                                    0.02       0.49 f
  U10336/ZN (NAND3_X2)                                    0.05       0.54 r
  U14677/ZN (XNOR2_X2)                                    0.07       0.62 r
  U14751/ZN (XNOR2_X2)                                    0.08       0.70 r
  U14752/ZN (INV_X4)                                      0.02       0.71 f
  U14755/ZN (OAI21_X4)                                    0.04       0.76 r
  U14756/ZN (NAND2_X2)                                    0.03       0.79 f
  U15436/ZN (NAND2_X2)                                    0.04       0.82 r
  U15439/ZN (INV_X4)                                      0.01       0.83 f
  U15440/ZN (NAND2_X2)                                    0.03       0.86 r
  U15441/ZN (NAND2_X2)                                    0.03       0.89 f
  U12883/ZN (OAI211_X4)                                   0.07       0.96 r
  U15595/ZN (INV_X4)                                      0.01       0.97 f
  U10359/ZN (OAI21_X1)                                    0.06       1.03 r
  U15597/ZN (INV_X4)                                      0.02       1.05 f
  U12148/ZN (AND3_X4)                                     0.06       1.10 f
  U11376/ZN (NOR2_X2)                                     0.04       1.14 r
  U15619/ZN (NAND4_X2)                                    0.02       1.16 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/D (DFFR_X1)      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1886/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[38]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[38]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1877/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[41]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[41]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13285/ZN (NOR2_X4)                                     0.04       0.96 r
  U12558/ZN (INV_X4)                                      0.02       0.97 f
  U12020/ZN (INV_X8)                                      0.06       1.04 r
  U12580/ZN (AND3_X4)                                     0.06       1.09 r
  U12969/ZN (AOI21_X1)                                    0.03       1.12 f
  U1652/ZN (OAI221_X2)                                    0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13285/ZN (NOR2_X4)                                     0.04       0.96 r
  U12558/ZN (INV_X4)                                      0.02       0.97 f
  U12020/ZN (INV_X8)                                      0.06       1.04 r
  U12579/ZN (AND3_X4)                                     0.06       1.09 r
  U12968/ZN (AOI21_X1)                                    0.03       1.12 f
  U1645/ZN (OAI221_X2)                                    0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1893/ZN (OAI22_X2)                                     0.05       1.16 f
  IF_ID_REG/IF_ID_REG/out_reg[34]/D (DFFR_X2)             0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[34]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1879/ZN (OAI22_X2)                                     0.05       1.16 f
  IF_ID_REG/IF_ID_REG/out_reg[40]/D (DFFR_X2)             0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1875/ZN (OAI22_X2)                                     0.05       1.16 f
  IF_ID_REG/IF_ID_REG/out_reg[42]/D (DFFR_X2)             0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[42]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1873/ZN (OAI22_X2)                                     0.05       1.16 f
  IF_ID_REG/IF_ID_REG/out_reg[43]/D (DFFR_X2)             0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[43]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1865/ZN (OAI22_X2)                                     0.05       1.16 f
  IF_ID_REG/IF_ID_REG/out_reg[47]/D (DFFR_X2)             0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[47]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1867/ZN (OAI22_X2)                                     0.05       1.16 f
  IF_ID_REG/IF_ID_REG/out_reg[46]/D (DFFR_X2)             0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[46]/CK (DFFR_X2)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1901/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[2]/D (DFFR_X1)              0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[2]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1858/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[4]/D (DFFR_X1)              0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[4]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1833/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[5]/D (DFFR_X1)              0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[5]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1819/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[7]/D (DFFR_X1)              0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[7]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1816/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[8]/D (DFFR_X1)              0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[8]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1896/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[32]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1881/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[3]/D (DFFR_X1)              0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[3]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1884/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[39]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[39]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U13060/ZN (NAND2_X4)                                    0.05       1.02 r
  U10574/ZN (INV_X4)                                      0.04       1.06 f
  U12967/ZN (AOI21_X1)                                    0.07       1.13 r
  U1662/ZN (OAI221_X2)                                    0.05       1.17 f
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U13060/ZN (NAND2_X4)                                    0.05       1.02 r
  U10574/ZN (INV_X4)                                      0.04       1.06 f
  U12965/ZN (AOI21_X1)                                    0.07       1.13 r
  U1655/ZN (OAI221_X2)                                    0.05       1.17 f
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U13060/ZN (NAND2_X4)                                    0.05       1.02 r
  U10574/ZN (INV_X4)                                      0.04       1.06 f
  U12964/ZN (AOI21_X1)                                    0.07       1.13 r
  U1648/ZN (OAI221_X2)                                    0.05       1.17 f
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U13060/ZN (NAND2_X4)                                    0.05       1.02 r
  U10574/ZN (INV_X4)                                      0.04       1.06 f
  U12966/ZN (AOI21_X1)                                    0.07       1.13 r
  U1641/ZN (OAI221_X2)                                    0.05       1.17 f
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14325/ZN (NAND2_X2)                                    0.02       1.12 f
  U14326/ZN (OAI211_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13059/ZN (OR2_X4)                                      0.11       1.03 f
  U10590/ZN (INV_X8)                                      0.07       1.10 r
  U14538/ZN (NAND2_X2)                                    0.02       1.12 f
  U14539/ZN (OAI211_X2)                                   0.05       1.17 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U12722/ZN (NOR2_X2)                                     0.03       0.28 r
  U11546/ZN (NAND2_X2)                                    0.03       0.31 f
  U13236/ZN (INV_X4)                                      0.06       0.37 r
  U12672/ZN (AOI21_X2)                                    0.03       0.40 f
  U11125/ZN (NAND3_X2)                                    0.08       0.48 r
  U14737/ZN (NAND2_X2)                                    0.02       0.50 f
  U10681/ZN (NAND3_X2)                                    0.07       0.58 r
  U14738/ZN (XNOR2_X2)                                    0.08       0.65 r
  U14739/ZN (NAND2_X2)                                    0.04       0.69 f
  U14787/ZN (NAND2_X2)                                    0.05       0.74 r
  U14788/ZN (INV_X4)                                      0.01       0.75 f
  U14789/ZN (NAND2_X2)                                    0.02       0.77 r
  U14791/ZN (NAND2_X2)                                    0.02       0.79 f
  U10427/ZN (OAI21_X2)                                    0.06       0.85 r
  U10809/ZN (NAND3_X2)                                    0.03       0.88 f
  U12158/ZN (OR2_X2)                                      0.06       0.94 f
  U12770/ZN (NAND4_X4)                                    0.05       0.99 r
  U12690/ZN (XNOR2_X1)                                    0.08       1.07 r
  U10689/ZN (AOI21_X2)                                    0.03       1.10 f
  U15699/ZN (NAND4_X2)                                    0.06       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1933/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[1]/D (DFFR_X1)              0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[1]/CK (DFFR_X1)             0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1966/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[10]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[10]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1963/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[11]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[11]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1950/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[15]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[15]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1947/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[16]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[16]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1944/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[17]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[17]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1936/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[19]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[19]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1930/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[20]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[20]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1924/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[22]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[22]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1921/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[23]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[23]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1918/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[24]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[24]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1915/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[25]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[25]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1912/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[26]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[26]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1909/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[27]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[27]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1905/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[28]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[28]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1904/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[29]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[29]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1927/ZN (OAI22_X2)                                     0.05       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[21]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[21]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1899/ZN (OAI22_X2)                                     0.04       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[30]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[30]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1863/ZN (OAI22_X2)                                     0.04       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[48]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[48]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1854/ZN (OAI22_X2)                                     0.04       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[51]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[51]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1844/ZN (OAI22_X2)                                     0.04       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[56]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[56]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1840/ZN (OAI22_X2)                                     0.04       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[58]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[58]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1838/ZN (OAI22_X2)                                     0.04       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[59]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11720/ZN (INV_X4)                                      0.14       1.11 r
  U1831/ZN (OAI22_X2)                                     0.04       1.15 f
  IF_ID_REG/IF_ID_REG/out_reg[60]/D (DFFR_X1)             0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[60]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13285/ZN (NOR2_X4)                                     0.04       0.96 r
  U12558/ZN (INV_X4)                                      0.02       0.97 f
  U12020/ZN (INV_X8)                                      0.06       1.04 r
  U12472/ZN (AND3_X4)                                     0.06       1.09 r
  U11189/ZN (AOI21_X2)                                    0.02       1.12 f
  U1680/ZN (OAI221_X2)                                    0.05       1.16 r
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13285/ZN (NOR2_X4)                                     0.04       0.96 r
  U12558/ZN (INV_X4)                                      0.02       0.97 f
  U12020/ZN (INV_X8)                                      0.06       1.04 r
  U12471/ZN (AND3_X4)                                     0.06       1.09 r
  U11191/ZN (AOI21_X2)                                    0.02       1.12 f
  U1659/ZN (OAI221_X2)                                    0.05       1.16 r
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6015/ZN (OAI221_X2)                                    0.05       0.67 f
  U1987/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1986/ZN (OAI211_X2)                                    0.06       0.80 r
  U1982/ZN (NOR4_X2)                                      0.03       0.83 f
  U13016/ZN (OAI211_X4)                                   0.06       0.89 r
  U13282/ZN (NAND3_X4)                                    0.03       0.92 f
  U13285/ZN (NOR2_X4)                                     0.04       0.96 r
  U12558/ZN (INV_X4)                                      0.02       0.97 f
  U12020/ZN (INV_X8)                                      0.06       1.04 r
  U12543/ZN (AND3_X4)                                     0.06       1.09 r
  U11192/ZN (AOI21_X2)                                    0.02       1.12 f
  U1677/ZN (OAI221_X2)                                    0.05       1.16 r
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.25 r
  library setup time                                     -0.05       1.20
  data required time                                                 1.20
  --------------------------------------------------------------------------
  data required time                                                 1.20
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[193]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[193]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[193]/Q (DFFR_X2)            0.20       0.20 f
  U12987/Z (XOR2_X1)                                      0.09       0.29 f
  U13081/ZN (NOR3_X4)                                     0.04       0.33 r
  U12927/ZN (NAND3_X2)                                    0.04       0.37 f
  U10269/ZN (NAND2_X2)                                    0.04       0.41 r
  U10819/ZN (INV_X4)                                      0.01       0.42 f
  U10818/ZN (INV_X8)                                      0.02       0.45 r
  U10306/ZN (INV_X16)                                     0.02       0.47 f
  U12808/ZN (AOI21_X1)                                    0.08       0.55 r
  U12787/ZN (NAND2_X4)                                    0.05       0.59 f
  U12999/ZN (NAND2_X4)                                    0.05       0.64 r
  U13032/ZN (INV_X8)                                      0.02       0.66 f
  U13031/ZN (NAND2_X4)                                    0.05       0.70 r
  U12159/ZN (NAND2_X2)                                    0.03       0.74 f
  U15003/ZN (INV_X4)                                      0.04       0.78 r
  U10907/ZN (AOI21_X2)                                    0.04       0.82 f
  U14972/ZN (NAND2_X2)                                    0.03       0.85 r
  U10351/ZN (NAND3_X2)                                    0.03       0.88 f
  U15021/ZN (INV_X4)                                      0.02       0.90 r
  U10886/ZN (NOR2_X2)                                     0.02       0.91 f
  U15022/ZN (AOI21_X4)                                    0.06       0.97 r
  U10595/ZN (NAND3_X2)                                    0.03       1.00 f
  U12552/ZN (OR2_X4)                                      0.07       1.07 f
  U11277/ZN (AOI21_X2)                                    0.06       1.13 r
  U11275/ZN (AOI21_X2)                                    0.02       1.15 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/D (DFFR_X1)      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U13061/ZN (NAND2_X4)                                    0.05       0.40 r
  U10291/ZN (INV_X4)                                      0.01       0.41 f
  U10290/ZN (INV_X4)                                      0.03       0.44 r
  U10305/ZN (INV_X8)                                      0.02       0.47 f
  U12857/ZN (NAND2_X4)                                    0.03       0.50 r
  U14698/ZN (NAND3_X4)                                    0.05       0.55 f
  U14814/ZN (NAND2_X2)                                    0.09       0.64 r
  U13063/ZN (INV_X8)                                      0.03       0.67 f
  U12833/ZN (NAND2_X1)                                    0.18       0.85 r
  U15451/ZN (NAND4_X2)                                    0.07       0.91 f
  U15545/ZN (NAND2_X2)                                    0.05       0.96 r
  U15548/ZN (NAND4_X2)                                    0.03       1.00 f
  U15549/ZN (NAND2_X2)                                    0.03       1.03 r
  U15550/ZN (NAND4_X2)                                    0.03       1.06 f
  U11361/ZN (AOI211_X2)                                   0.04       1.10 r
  U15553/ZN (OAI211_X2)                                   0.04       1.14 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/D (DFFR_X1)      0.00       1.14 f
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.20       0.20 f
  U14544/ZN (XNOR2_X2)                                    0.07       0.27 f
  U14557/ZN (NAND4_X2)                                    0.05       0.33 r
  U14558/ZN (INV_X4)                                      0.02       0.35 f
  U13061/ZN (NAND2_X4)                                    0.05       0.40 r
  U10291/ZN (INV_X4)                                      0.01       0.41 f
  U10290/ZN (INV_X4)                                      0.03       0.44 r
  U10305/ZN (INV_X8)                                      0.02       0.47 f
  U12857/ZN (NAND2_X4)                                    0.03       0.50 r
  U14698/ZN (NAND3_X4)                                    0.05       0.55 f
  U14814/ZN (NAND2_X2)                                    0.09       0.64 r
  U13063/ZN (INV_X8)                                      0.03       0.67 f
  U12833/ZN (NAND2_X1)                                    0.18       0.85 r
  U15462/ZN (NAND4_X2)                                    0.07       0.92 f
  U15841/ZN (AOI22_X2)                                    0.08       1.00 r
  U15842/ZN (NAND2_X2)                                    0.03       1.03 f
  U15843/ZN (INV_X4)                                      0.02       1.05 r
  U10718/ZN (NOR2_X2)                                     0.01       1.06 f
  U10717/ZN (AOI21_X2)                                    0.06       1.13 r
  U15850/ZN (NAND4_X2)                                    0.02       1.15 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/D (DFFR_X1)      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U12722/ZN (NOR2_X2)                                     0.03       0.28 r
  U11546/ZN (NAND2_X2)                                    0.03       0.31 f
  U13236/ZN (INV_X4)                                      0.06       0.37 r
  U12672/ZN (AOI21_X2)                                    0.03       0.40 f
  U11125/ZN (NAND3_X2)                                    0.08       0.48 r
  U14737/ZN (NAND2_X2)                                    0.02       0.50 f
  U10681/ZN (NAND3_X2)                                    0.07       0.58 r
  U14738/ZN (XNOR2_X2)                                    0.08       0.65 r
  U14739/ZN (NAND2_X2)                                    0.04       0.69 f
  U14787/ZN (NAND2_X2)                                    0.05       0.74 r
  U14788/ZN (INV_X4)                                      0.01       0.75 f
  U14789/ZN (NAND2_X2)                                    0.02       0.77 r
  U14791/ZN (NAND2_X2)                                    0.02       0.79 f
  U10427/ZN (OAI21_X2)                                    0.06       0.85 r
  U10809/ZN (NAND3_X2)                                    0.03       0.88 f
  U12957/ZN (OAI211_X4)                                   0.07       0.95 r
  U12956/ZN (NAND2_X4)                                    0.03       0.99 f
  U12142/ZN (OR3_X4)                                      0.07       1.06 f
  U12175/ZN (AND4_X4)                                     0.06       1.12 f
  U11315/ZN (OAI21_X2)                                    0.04       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[101]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[101]/Q (DFFR_X2)          0.19       0.19 f
  U10284/ZN (INV_X4)                                      0.02       0.21 r
  U12468/ZN (INV_X4)                                      0.02       0.22 f
  U11860/ZN (INV_X16)                                     0.02       0.24 r
  U13070/ZN (INV_X32)                                     0.01       0.26 f
  U12722/ZN (NOR2_X2)                                     0.03       0.28 r
  U11546/ZN (NAND2_X2)                                    0.03       0.31 f
  U13236/ZN (INV_X4)                                      0.06       0.37 r
  U12672/ZN (AOI21_X2)                                    0.03       0.40 f
  U11125/ZN (NAND3_X2)                                    0.08       0.48 r
  U14737/ZN (NAND2_X2)                                    0.02       0.50 f
  U10681/ZN (NAND3_X2)                                    0.07       0.58 r
  U14738/ZN (XNOR2_X2)                                    0.08       0.65 r
  U14741/ZN (XNOR2_X2)                                    0.09       0.74 r
  U14742/ZN (INV_X4)                                      0.02       0.76 f
  U10812/ZN (OAI21_X2)                                    0.06       0.82 r
  U14749/ZN (NAND2_X2)                                    0.03       0.85 f
  U12666/ZN (NAND4_X2)                                    0.05       0.90 r
  U12662/ZN (INV_X2)                                      0.02       0.91 f
  U12771/ZN (NAND3_X2)                                    0.05       0.96 r
  U12770/ZN (NAND4_X4)                                    0.03       0.99 f
  U12769/ZN (NAND3_X2)                                    0.05       1.04 r
  U15344/ZN (INV_X4)                                      0.01       1.05 f
  U11104/ZN (NOR2_X2)                                     0.04       1.09 r
  U11334/ZN (NAND3_X2)                                    0.03       1.12 f
  U11331/ZN (NAND3_X2)                                    0.04       1.16 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/D (DFFR_X1)      0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/CK (DFFR_X1)     0.00       1.25 r
  library setup time                                     -0.06       1.19
  data required time                                                 1.19
  --------------------------------------------------------------------------
  data required time                                                 1.19
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[40]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[40]/Q (DFFR_X2)             0.21       0.21 f
  U6049/ZN (NOR3_X4)                                      0.11       0.32 r
  U12882/ZN (INV_X8)                                      0.01       0.33 f
  U12885/ZN (NOR4_X4)                                     0.08       0.41 r
  U10758/ZN (NAND4_X2)                                    0.03       0.44 f
  U13017/ZN (NAND4_X4)                                    0.05       0.50 r
  U6032/ZN (NOR3_X4)                                      0.05       0.55 f
  U10709/ZN (INV_X4)                                      0.07       0.61 r
  U6025/ZN (AOI221_X2)                                    0.06       0.67 f
  U1976/ZN (XNOR2_X2)                                     0.07       0.74 f
  U1975/ZN (NOR4_X2)                                      0.10       0.84 r
  U13016/ZN (OAI211_X4)                                   0.04       0.89 f
  U11538/ZN (AND2_X4)                                     0.08       0.97 f
  U11786/ZN (INV_X4)                                      0.13       1.10 r
  U1861/ZN (OAI22_X2)                                     0.04       1.14 f
  IF_ID_REG/IF_ID_REG/out_reg[49]/D (DFFR_X1)             0.00       1.14 f
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  IF_ID_REG/IF_ID_REG/out_reg[49]/CK (DFFR_X1)            0.00       1.25 r
  library setup time                                     -0.07       1.18
  data required time                                                 1.18
  --------------------------------------------------------------------------
  data required time                                                 1.18
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


1
