INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:34:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.199ns  (required time - arrival time)
  Source:                 control_merge2/tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.575ns period=5.150ns})
  Destination:            buffer0/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.575ns period=5.150ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.150ns  (clk rise@5.150ns - clk rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 1.206ns (19.783%)  route 4.890ns (80.217%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.633 - 5.150 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1597, unset)         0.508     0.508    control_merge2/tehb/control/clk
                         FDRE                                         r  control_merge2/tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  control_merge2/tehb/control/fullReg_reg/Q
                         net (fo=14, unplaced)        0.467     1.201    control_merge2/tehb/control/fullReg_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.119     1.320 f  control_merge2/tehb/control/transmitValue_i_3__15/O
                         net (fo=3, unplaced)         0.262     1.582    buffer16/control/transmitValue_reg_7
                         LUT5 (Prop_lut5_I3_O)        0.043     1.625 r  buffer16/control/i__i_5/O
                         net (fo=5, unplaced)         0.272     1.897    control_merge0/tehb/control/dataReg_reg[0]_1
                         LUT4 (Prop_lut4_I1_O)        0.043     1.940 f  control_merge0/tehb/control/n_ready_INST_0_i_4/O
                         net (fo=9, unplaced)         0.285     2.225    control_merge0/tehb/control/fullReg_reg_2
                         LUT4 (Prop_lut4_I0_O)        0.043     2.268 r  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=3, unplaced)         0.262     2.530    buffer1/fifo/Full_reg_0
                         LUT5 (Prop_lut5_I3_O)        0.043     2.573 r  buffer1/fifo/dataReg[31]_i_4__1/O
                         net (fo=47, unplaced)        0.325     2.898    buffer11/control/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     2.941 r  buffer11/control/dataReg[11]_i_1__0/O
                         net (fo=3, unplaced)         0.262     3.203    buffer2/control/D[4]
                         LUT3 (Prop_lut3_I0_O)        0.043     3.246 r  buffer2/control/outs[11]_i_1/O
                         net (fo=2, unplaced)         0.255     3.501    cmpi0/i__i_7_0[11]
                         LUT6 (Prop_lut6_I5_O)        0.043     3.544 r  cmpi0/i__i_39/O
                         net (fo=1, unplaced)         0.459     4.003    cmpi0/i__i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.248 r  cmpi0/i__i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.248    cmpi0/i__i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.298 r  cmpi0/i__i_10/CO[3]
                         net (fo=1, unplaced)         0.000     4.298    cmpi0/i__i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.348 r  cmpi0/i__i_7/CO[3]
                         net (fo=14, unplaced)        0.639     4.987    buffer8/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     5.030 r  buffer8/fifo/transmitValue_i_2__34/O
                         net (fo=3, unplaced)         0.262     5.292    fork25/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I5_O)        0.043     5.335 r  fork25/generateBlocks[1].regblock/i__i_6/O
                         net (fo=3, unplaced)         0.262     5.597    control_merge0/tehb/control/transmitValue_reg_8
                         LUT6 (Prop_lut6_I4_O)        0.043     5.640 r  control_merge0/tehb/control/i__i_2/O
                         net (fo=8, unplaced)         0.282     5.922    fork4/control/generateBlocks[0].regblock/fullReg_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     5.965 f  fork4/control/generateBlocks[0].regblock/join_inputs//i_/O
                         net (fo=7, unplaced)         0.279     6.244    fork1/control/generateBlocks[0].regblock/buffer3_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     6.287 r  fork1/control/generateBlocks[0].regblock/dataReg[31]_i_1__5/O
                         net (fo=32, unplaced)        0.317     6.604    buffer0/E[0]
                         FDRE                                         r  buffer0/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.150     5.150 r  
                                                      0.000     5.150 r  clk (IN)
                         net (fo=1597, unset)         0.483     5.633    buffer0/clk
                         FDRE                                         r  buffer0/dataReg_reg[0]/C
                         clock pessimism              0.000     5.633    
                         clock uncertainty           -0.035     5.597    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.405    buffer0/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 -1.199    




