{"Source Block": ["hdl/library/util_cic/cic_comb.v@52:62@HdlIdDef", "reg [DATA_WIDTH-1:0] state = 'h00;\n\nreg [2:0] counter = 'h00;\nreg active = 1'b0;\n\ninteger x;\n\ninitial begin\n  for (x = 0; x < DATA_WIDTH; x = x + 1) begin\n    storage[x] = 'h00;\n  end\n"], "Clone Blocks": [["hdl/library/util_cic/cic_comb.v@49:59", ");\n\nreg [SEQ-1:0] storage[0:DATA_WIDTH-1];\nreg [DATA_WIDTH-1:0] state = 'h00;\n\nreg [2:0] counter = 'h00;\nreg active = 1'b0;\n\ninteger x;\n\ninitial begin\n"], ["hdl/library/util_cic/cic_comb.v@50:60", "\nreg [SEQ-1:0] storage[0:DATA_WIDTH-1];\nreg [DATA_WIDTH-1:0] state = 'h00;\n\nreg [2:0] counter = 'h00;\nreg active = 1'b0;\n\ninteger x;\n\ninitial begin\n  for (x = 0; x < DATA_WIDTH; x = x + 1) begin\n"], ["hdl/library/util_cic/cic_comb.v@54:68", "reg [2:0] counter = 'h00;\nreg active = 1'b0;\n\ninteger x;\n\ninitial begin\n  for (x = 0; x < DATA_WIDTH; x = x + 1) begin\n    storage[x] = 'h00;\n  end\nend\n\ngenerate if (SEQ != 1) begin\n\nalways @(posedge clk) begin\n  if (ce == 1'b1) begin\n"]], "Diff Content": {"Delete": [[57, "integer x;\n"]], "Add": [[57, "  integer x;\n"]]}}