
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202409031137]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \counter
Used module:     \SB_LUT4(LUT_INIT=16'b01)
Used module:     \SB_LUT4(LUT_INIT=16'b011000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b011110000)
Used module:     \SB_LUT4(LUT_INIT=16'b0100010101010101)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b01100100011)
Used module:     \SB_LUT4(LUT_INIT=16'b010)
Used module:     \SB_LUT4(LUT_INIT=16'b0101000000010000)
Used module:     \SB_LUT4(LUT_INIT=16'b010101000100010)
Used module:     \SB_LUT4(LUT_INIT=16'b1100000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b011001111)
Used module:     \SB_LUT4(LUT_INIT=16'b0111100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0111111110000)
Used module:     \SB_LUT4(LUT_INIT=16'b011110010010110)
Used module:     \SB_DFFSR
Used module:     \SB_LUT4(LUT_INIT=16'b1100001111110000)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000001111)
Used module:     \SB_LUT4(LUT_INIT=16'b0101111100000111)
Used module:     \SB_LUT4(LUT_INIT=16'b011110011000011)
Used module:     \SB_LUT4(LUT_INIT=16'b0110101010101001)
Used module:     \SB_LUT4(LUT_INIT=16'b1100111111001100)
Used module:     \SB_LUT4(LUT_INIT=16'b1100000011110000)
Used module:     \SB_LUT4(LUT_INIT=16'b0101010100000100)
Used module:     \SB_LUT4(LUT_INIT=16'b0101111101001100)
Used module:     \SB_LUT4(LUT_INIT=16'b01000)
Used module:     \SB_LUT4(LUT_INIT=16'b01111)
Used module:     \SB_LUT4(LUT_INIT=16'b0100000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b010101010101010)
Used module:     \SB_LUT4(LUT_INIT=16'b1110010011110101)
Used module:     \SB_LUT4(LUT_INIT=16'b011111111)
Used module:     \SB_LUT4(LUT_INIT=16'b0110000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1100110000111111)
Used module:     \SB_LUT4(LUT_INIT=16'b011111111111100)
Used module:     \SB_LUT4(LUT_INIT=16'b1010100010101011)
Used module:     \SB_LUT4(LUT_INIT=16'b0101000101010000)
Used module:     \SB_LUT4(LUT_INIT=16'b011001100110000)
Used module:     \SB_LUT4(LUT_INIT=16'b011111100)
Used module:     \SB_LUT4(LUT_INIT=16'b1001100110101001)
Used module:     \SB_LUT4(LUT_INIT=16'b1100010011110101)
Used module:     \SB_LUT4(LUT_INIT=16'b1100111101001101)

2.2. Analyzing design hierarchy..
Top module:  \counter
Used module:     \SB_LUT4(LUT_INIT=16'b01)
Used module:     \SB_LUT4(LUT_INIT=16'b011000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b011110000)
Used module:     \SB_LUT4(LUT_INIT=16'b0100010101010101)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b01100100011)
Used module:     \SB_LUT4(LUT_INIT=16'b010)
Used module:     \SB_LUT4(LUT_INIT=16'b0101000000010000)
Used module:     \SB_LUT4(LUT_INIT=16'b010101000100010)
Used module:     \SB_LUT4(LUT_INIT=16'b1100000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b011001111)
Used module:     \SB_LUT4(LUT_INIT=16'b0111100000000)
Used module:     \SB_LUT4(LUT_INIT=16'b0111111110000)
Used module:     \SB_LUT4(LUT_INIT=16'b011110010010110)
Used module:     \SB_DFFSR
Used module:     \SB_LUT4(LUT_INIT=16'b1100001111110000)
Used module:     \SB_LUT4(LUT_INIT=16'b1111000000001111)
Used module:     \SB_LUT4(LUT_INIT=16'b0101111100000111)
Used module:     \SB_LUT4(LUT_INIT=16'b011110011000011)
Used module:     \SB_LUT4(LUT_INIT=16'b0110101010101001)
Used module:     \SB_LUT4(LUT_INIT=16'b1100111111001100)
Used module:     \SB_LUT4(LUT_INIT=16'b1100000011110000)
Used module:     \SB_LUT4(LUT_INIT=16'b0101010100000100)
Used module:     \SB_LUT4(LUT_INIT=16'b0101111101001100)
Used module:     \SB_LUT4(LUT_INIT=16'b01000)
Used module:     \SB_LUT4(LUT_INIT=16'b01111)
Used module:     \SB_LUT4(LUT_INIT=16'b0100000000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b010101010101010)
Used module:     \SB_LUT4(LUT_INIT=16'b1110010011110101)
Used module:     \SB_LUT4(LUT_INIT=16'b011111111)
Used module:     \SB_LUT4(LUT_INIT=16'b0110000000000)
Used module:     \SB_LUT4(LUT_INIT=16'b1100110000111111)
Used module:     \SB_LUT4(LUT_INIT=16'b011111111111100)
Used module:     \SB_LUT4(LUT_INIT=16'b1010100010101011)
Used module:     \SB_LUT4(LUT_INIT=16'b0101000101010000)
Used module:     \SB_LUT4(LUT_INIT=16'b011001100110000)
Used module:     \SB_LUT4(LUT_INIT=16'b011111100)
Used module:     \SB_LUT4(LUT_INIT=16'b1001100110101001)
Used module:     \SB_LUT4(LUT_INIT=16'b1100010011110101)
Used module:     \SB_LUT4(LUT_INIT=16'b1100111101001101)
Removed 0 unused modules.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== counter ===

   Number of wires:                 35
   Number of wire bits:            107
   Number of public wires:          34
   Number of public wire bits:     106
   Number of ports:                  4
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     $assume                         1
     $not                            1
     SB_DFFSR                       10
     SB_LUT4(LUT_INIT=16'b01)        1
     SB_LUT4(LUT_INIT=16'b010)       1
     SB_LUT4(LUT_INIT=16'b01000)      1
     SB_LUT4(LUT_INIT=16'b0100000000000000)      1
     SB_LUT4(LUT_INIT=16'b0100010101010101)      1
     SB_LUT4(LUT_INIT=16'b0101000000010000)      1
     SB_LUT4(LUT_INIT=16'b0101000101010000)      1
     SB_LUT4(LUT_INIT=16'b010101000100010)      1
     SB_LUT4(LUT_INIT=16'b0101010100000100)      1
     SB_LUT4(LUT_INIT=16'b010101010101010)      1
     SB_LUT4(LUT_INIT=16'b0101111100000111)      1
     SB_LUT4(LUT_INIT=16'b0101111101001100)      1
     SB_LUT4(LUT_INIT=16'b0110000000000)      1
     SB_LUT4(LUT_INIT=16'b011000000000000)      1
     SB_LUT4(LUT_INIT=16'b01100100011)      1
     SB_LUT4(LUT_INIT=16'b011001100110000)      1
     SB_LUT4(LUT_INIT=16'b011001111)      1
     SB_LUT4(LUT_INIT=16'b0110101010101001)      1
     SB_LUT4(LUT_INIT=16'b01111)      1
     SB_LUT4(LUT_INIT=16'b011110000)      1
     SB_LUT4(LUT_INIT=16'b0111100000000)      2
     SB_LUT4(LUT_INIT=16'b011110010010110)      1
     SB_LUT4(LUT_INIT=16'b011110011000011)      1
     SB_LUT4(LUT_INIT=16'b011111100)      1
     SB_LUT4(LUT_INIT=16'b011111111)      7
     SB_LUT4(LUT_INIT=16'b0111111110000)      2
     SB_LUT4(LUT_INIT=16'b011111111111100)      1
     SB_LUT4(LUT_INIT=16'b1001100110101001)      1
     SB_LUT4(LUT_INIT=16'b1010100010101011)      1
     SB_LUT4(LUT_INIT=16'b1100000000000000)      2
     SB_LUT4(LUT_INIT=16'b1100000011110000)      1
     SB_LUT4(LUT_INIT=16'b1100001111110000)      1
     SB_LUT4(LUT_INIT=16'b1100010011110101)      1
     SB_LUT4(LUT_INIT=16'b1100110000111111)      1
     SB_LUT4(LUT_INIT=16'b1100111101001101)      1
     SB_LUT4(LUT_INIT=16'b1100111111001100)      1
     SB_LUT4(LUT_INIT=16'b1110010011110101)      1
     SB_LUT4(LUT_INIT=16'b1111000000000000)      1
     SB_LUT4(LUT_INIT=16'b1111000000001111)      4

=== SB_LUT4(LUT_INIT=16'b1111000000001111) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1111000000000000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1110010011110101) ===

   Number of wires:                  8
   Number of wire bits:             16
   Number of public wires:           8
   Number of public wire bits:      16
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100111111001100) ===

   Number of wires:                  8
   Number of wire bits:             11
   Number of public wires:           8
   Number of public wire bits:      11
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1100111101001101) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1100110000111111) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100010011110101) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100001111110000) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100000011110000) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1100000000000000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b1010100010101011) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b1001100110101001) ===

   Number of wires:                  9
   Number of wire bits:             22
   Number of public wires:           8
   Number of public wire bits:      14
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011111111111100) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0111111110000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011111111) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011111100) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011110011000011) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011110010010110) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0111100000000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b011110000) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b01111) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0110101010101001) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011001111) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011001100110000) ===

   Number of wires:                  8
   Number of wire bits:             11
   Number of public wires:           8
   Number of public wire bits:      11
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b01100100011) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b011000000000000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0110000000000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0101111101001100) ===

   Number of wires:                  8
   Number of wire bits:             16
   Number of public wires:           8
   Number of public wire bits:      16
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0101111100000111) ===

   Number of wires:                  8
   Number of wire bits:             18
   Number of public wires:           8
   Number of public wire bits:      18
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b010101010101010) ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0101010100000100) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b010101000100010) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0101000101010000) ===

   Number of wires:                  8
   Number of wire bits:             18
   Number of public wires:           8
   Number of public wire bits:      18
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0101000000010000) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b0100010101010101) ===

   Number of wires:                  8
   Number of wire bits:             12
   Number of public wires:           8
   Number of public wire bits:      12
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b0100000000000000) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== SB_LUT4(LUT_INIT=16'b01000) ===

   Number of wires:                  8
   Number of wire bits:             15
   Number of public wires:           8
   Number of public wire bits:      15
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b010) ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_LUT4(LUT_INIT=16'b01) ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            3
     $not                            1

=== SB_DFFSR ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $assume                         1
     $ff                             1
     $mux                            1
     $not                            1

=== design hierarchy ===

   counter                           1
     SB_DFFSR                       10
     SB_LUT4(LUT_INIT=16'b01)        1
     SB_LUT4(LUT_INIT=16'b010)       1
     SB_LUT4(LUT_INIT=16'b01000)      1
     SB_LUT4(LUT_INIT=16'b0100000000000000)      1
     SB_LUT4(LUT_INIT=16'b0100010101010101)      1
     SB_LUT4(LUT_INIT=16'b0101000000010000)      1
     SB_LUT4(LUT_INIT=16'b0101000101010000)      1
     SB_LUT4(LUT_INIT=16'b010101000100010)      1
     SB_LUT4(LUT_INIT=16'b0101010100000100)      1
     SB_LUT4(LUT_INIT=16'b010101010101010)      1
     SB_LUT4(LUT_INIT=16'b0101111100000111)      1
     SB_LUT4(LUT_INIT=16'b0101111101001100)      1
     SB_LUT4(LUT_INIT=16'b0110000000000)      1
     SB_LUT4(LUT_INIT=16'b011000000000000)      1
     SB_LUT4(LUT_INIT=16'b01100100011)      1
     SB_LUT4(LUT_INIT=16'b011001100110000)      1
     SB_LUT4(LUT_INIT=16'b011001111)      1
     SB_LUT4(LUT_INIT=16'b0110101010101001)      1
     SB_LUT4(LUT_INIT=16'b01111)      1
     SB_LUT4(LUT_INIT=16'b011110000)      1
     SB_LUT4(LUT_INIT=16'b0111100000000)      2
     SB_LUT4(LUT_INIT=16'b011110010010110)      1
     SB_LUT4(LUT_INIT=16'b011110011000011)      1
     SB_LUT4(LUT_INIT=16'b011111100)      1
     SB_LUT4(LUT_INIT=16'b011111111)      7
     SB_LUT4(LUT_INIT=16'b0111111110000)      2
     SB_LUT4(LUT_INIT=16'b011111111111100)      1
     SB_LUT4(LUT_INIT=16'b1001100110101001)      1
     SB_LUT4(LUT_INIT=16'b1010100010101011)      1
     SB_LUT4(LUT_INIT=16'b1100000000000000)      2
     SB_LUT4(LUT_INIT=16'b1100000011110000)      1
     SB_LUT4(LUT_INIT=16'b1100001111110000)      1
     SB_LUT4(LUT_INIT=16'b1100010011110101)      1
     SB_LUT4(LUT_INIT=16'b1100110000111111)      1
     SB_LUT4(LUT_INIT=16'b1100111101001101)      1
     SB_LUT4(LUT_INIT=16'b1100111111001100)      1
     SB_LUT4(LUT_INIT=16'b1110010011110101)      1
     SB_LUT4(LUT_INIT=16'b1111000000000000)      1
     SB_LUT4(LUT_INIT=16'b1111000000001111)      4

   Number of wires:                504
   Number of wire bits:           1051
   Number of public wires:         482
   Number of public wire bits:    1022
   Number of ports:                299
   Number of port bits:            308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                208
     $assume                        11
     $ff                            10
     $mux                          142
     $not                           45

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module SB_DFFSR.
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b010).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0100000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0100010101010101).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0101000000010000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0101000101010000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b010101000100010).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0101010100000100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b010101010101010).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0101111100000111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0101111101001100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0110000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01100100011).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011001100110000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011001111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0110101010101001).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b01111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011110000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0111100000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011110010010110).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011110011000011).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011111100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011111111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b0111111110000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b011111111111100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1001100110101001).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1010100010101011).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100000011110000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100001111110000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100010011110101).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100110000111111).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100111101001101).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1100111111001100).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1110010011110101).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1111000000000000).
Creating SMT-LIBv2 representation of module SB_LUT4(LUT_INIT=16'b1111000000001111).
Creating SMT-LIBv2 representation of module counter.

End of script. Logfile hash: 059e10b48e, CPU: user 0.04s system 0.02s, MEM: 27.50 MB peak
Yosys 0.45 (git sha1 9ed031ddd, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 83% 2x write_smt2 (0 sec), 10% 2x read_ilang (0 sec), ...
