LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY IR IS
	PORT(
		IR_IN : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		IR_OUT : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	);
END IR;

ARCHITECTURE BEHAVI OF IR IS
BEGIN
	IR_IN <= IR_OUT;
END BEHAVI;