//Testbench code for NOT gate
module not_gate_tb;
  logic a;
  logic y;
  
  // Instantiate the NOT gate
  not_gate uut (
    .a(a),
    .y(y)
  );
  
  // Generate VCD file
  initial begin
    $dumpfile("not_gate.vcd");
    $dumpvars(0, not_gate_tb);
  end
  
  // Apply stimulus
  initial begin
    $display("Time\t a\t y");
    $monitor("%0t\t %b\t %b", $time, a, y);
    
    // Test cases
    a = 0; #10;
    a = 1; #10;
    
    $finish;
  end
endmodule