Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 27 17:11:25 2021
| Host         : WEI-LAB-WINDOWS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.207       -1.128                     12                17029        0.052        0.000                      0                17029        3.750        0.000                       0                  6133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.207       -1.128                     12                16725        0.052        0.000                      0                16725        3.750        0.000                       0                  6133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.929        0.000                      0                  304        0.357        0.000                      0                  304  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.207ns,  Total Violation       -1.128ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__29/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.921ns  (logic 7.829ns (78.910%)  route 2.092ns (21.090%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.844     3.138    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__29/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.344 r  design_1_i/conv_0/inst/ul_dp/raw0__29/PCOUT[47]
                         net (fo=1, routed)           0.002     7.346    design_1_i/conv_0/inst/ul_dp/raw0__29_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.864 r  design_1_i/conv_0/inst/ul_dp/raw0__30/P[0]
                         net (fo=2, routed)           0.826     9.690    design_1_i/conv_0/inst/ul_dp/raw0__30_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.814 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.347 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.347    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__0_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.581    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.698 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.698    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.815 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.815    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__3_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.932 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.932    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.049 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.049    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__5_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.364 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__6/O[3]
                         net (fo=1, routed)           1.000    12.364    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__6_n_4
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.307    12.671 r  design_1_i/conv_0/inst/ul_dp/raw[47]_i_4/O
                         net (fo=1, routed)           0.264    12.935    design_1_i/conv_0/inst/ul_dp/raw[47]_i_4_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I2_O)        0.124    13.059 r  design_1_i/conv_0/inst/ul_dp/raw[47]_i_3/O
                         net (fo=1, routed)           0.000    13.059    design_1_i/conv_0/inst/ul_dp/raw[47]
    SLICE_X17Y27         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.566    12.745    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[47]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.031    12.852    design_1_i/conv_0/inst/ul_dp/raw_reg[47]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__17/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 7.544ns (75.693%)  route 2.423ns (24.307%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.745     3.039    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X2Y8           DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__17/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.245 r  design_1_i/conv_0/inst/ul_dp/raw0__17/PCOUT[47]
                         net (fo=1, routed)           0.002     7.247    design_1_i/conv_0/inst/ul_dp/raw0__17_n_106
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.765 r  design_1_i/conv_0/inst/ul_dp/raw0__18/P[0]
                         net (fo=2, routed)           1.085     9.850    design_1_i/conv_0/inst/ul_dp/raw0__18_n_105
    SLICE_X25Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.357 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.357    design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.471 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.471    design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__0_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.585 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.585    design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__1_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.699 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.699    design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__2_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.813 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.813    design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__3_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.927 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009    10.936    design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__4_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.249 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__5/O[3]
                         net (fo=1, routed)           1.062    12.311    design_1_i/conv_0/inst/ul_dp/raw0_inferred__3/i__carry__5_n_4
    SLICE_X17Y26         LUT6 (Prop_lut6_I5_O)        0.306    12.617 r  design_1_i/conv_0/inst/ul_dp/raw[43]_i_2/O
                         net (fo=1, routed)           0.264    12.881    design_1_i/conv_0/inst/ul_dp/raw[43]_i_2_n_0
    SLICE_X17Y26         LUT5 (Prop_lut5_I2_O)        0.124    13.005 r  design_1_i/conv_0/inst/ul_dp/raw[43]_i_1/O
                         net (fo=1, routed)           0.000    13.005    design_1_i/conv_0/inst/ul_dp/raw[43]
    SLICE_X17Y26         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.565    12.745    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X17Y26         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[43]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.031    12.851    design_1_i/conv_0/inst/ul_dp/raw_reg[43]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 7.747ns (78.549%)  route 2.116ns (21.451%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.836     3.130    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/conv_0/inst/ul_dp/raw0__25/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/conv_0/inst/ul_dp/raw0__25_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/conv_0/inst/ul_dp/raw0__26/P[0]
                         net (fo=2, routed)           0.927     9.783    design_1_i/conv_0/inst/ul_dp/raw0__26_n_105
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.907 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     9.907    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.440 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.449    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.566    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.683    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.800    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.917 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.917    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.034 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.034    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.151    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.390 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__6/O[2]
                         net (fo=1, routed)           0.914    12.304    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__6_n_5
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.301    12.605 r  design_1_i/conv_0/inst/ul_dp/raw[46]_i_2/O
                         net (fo=1, routed)           0.263    12.868    design_1_i/conv_0/inst/ul_dp/raw[46]_i_2_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.992 r  design_1_i/conv_0/inst/ul_dp/raw[46]_i_1/O
                         net (fo=1, routed)           0.000    12.992    design_1_i/conv_0/inst/ul_dp/raw[46]
    SLICE_X13Y26         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.565    12.745    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X13Y26         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[46]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X13Y26         FDRE (Setup_fdre_C_D)        0.031    12.851    design_1_i/conv_0/inst/ul_dp/raw_reg[46]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.835ns  (logic 7.721ns (78.503%)  route 2.114ns (21.497%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.836     3.130    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/conv_0/inst/ul_dp/raw0__25/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/conv_0/inst/ul_dp/raw0__25_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/conv_0/inst/ul_dp/raw0__26/P[0]
                         net (fo=2, routed)           0.927     9.783    design_1_i/conv_0/inst/ul_dp/raw0__26_n_105
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.907 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     9.907    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.440 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.449    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.566    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.683    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.800    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.917 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.917    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.034 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.034    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.151    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.370 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__6/O[0]
                         net (fo=1, routed)           0.773    12.143    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__6_n_7
    SLICE_X17Y26         LUT6 (Prop_lut6_I1_O)        0.295    12.438 r  design_1_i/conv_0/inst/ul_dp/raw[44]_i_2/O
                         net (fo=1, routed)           0.403    12.841    design_1_i/conv_0/inst/ul_dp/raw[44]_i_2_n_0
    SLICE_X17Y25         LUT5 (Prop_lut5_I2_O)        0.124    12.965 r  design_1_i/conv_0/inst/ul_dp/raw[44]_i_1/O
                         net (fo=1, routed)           0.000    12.965    design_1_i/conv_0/inst/ul_dp/raw[44]
    SLICE_X17Y25         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.563    12.743    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X17Y25         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[44]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)        0.032    12.850    design_1_i/conv_0/inst/ul_dp/raw_reg[44]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 7.836ns (79.781%)  route 1.986ns (20.219%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.836     3.130    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/conv_0/inst/ul_dp/raw0__25/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/conv_0/inst/ul_dp/raw0__25_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/conv_0/inst/ul_dp/raw0__26/P[0]
                         net (fo=2, routed)           0.927     9.783    design_1_i/conv_0/inst/ul_dp/raw0__26_n_105
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.907 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     9.907    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.440 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.449    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.566    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.683    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.800    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.917 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.917    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.034 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.034    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__4_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.151 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.151    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.474 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__6/O[1]
                         net (fo=1, routed)           0.785    12.258    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__6_n_6
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.306    12.564 r  design_1_i/conv_0/inst/ul_dp/raw[45]_i_2/O
                         net (fo=1, routed)           0.263    12.827    design_1_i/conv_0/inst/ul_dp/raw[45]_i_2_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I2_O)        0.124    12.951 r  design_1_i/conv_0/inst/ul_dp/raw[45]_i_1/O
                         net (fo=1, routed)           0.000    12.951    design_1_i/conv_0/inst/ul_dp/raw[45]
    SLICE_X17Y29         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.569    12.748    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X17Y29         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[45]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.031    12.855    design_1_i/conv_0/inst/ul_dp/raw_reg[45]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.092ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 7.478ns (76.193%)  route 2.337ns (23.807%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.836     3.130    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__25/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.336 r  design_1_i/conv_0/inst/ul_dp/raw0__25/PCOUT[47]
                         net (fo=1, routed)           0.002     7.338    design_1_i/conv_0/inst/ul_dp/raw0__25_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.856 r  design_1_i/conv_0/inst/ul_dp/raw0__26/P[0]
                         net (fo=2, routed)           0.927     9.783    design_1_i/conv_0/inst/ul_dp/raw0__26_n_105
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.907 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000     9.907    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.440 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.009    10.449    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.566    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.683    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.800    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.115 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3/O[3]
                         net (fo=1, routed)           0.994    12.109    design_1_i/conv_0/inst/ul_dp/raw0_inferred__5/i__carry__3_n_4
    SLICE_X19Y23         LUT6 (Prop_lut6_I1_O)        0.307    12.416 r  design_1_i/conv_0/inst/ul_dp/raw[35]_i_2/O
                         net (fo=1, routed)           0.405    12.820    design_1_i/conv_0/inst/ul_dp/raw[35]_i_2_n_0
    SLICE_X19Y21         LUT5 (Prop_lut5_I2_O)        0.124    12.944 r  design_1_i/conv_0/inst/ul_dp/raw[35]_i_1/O
                         net (fo=1, routed)           0.000    12.944    design_1_i/conv_0/inst/ul_dp/raw[35]
    SLICE_X19Y21         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.568    12.747    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X19Y21         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[35]/C
                         clock pessimism              0.230    12.977    
                         clock uncertainty           -0.154    12.823    
    SLICE_X19Y21         FDRE (Setup_fdre_C_D)        0.029    12.852    design_1_i/conv_0/inst/ul_dp/raw_reg[35]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 -0.092    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__13/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 7.613ns (77.603%)  route 2.197ns (22.397%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.834     3.128    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__13/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.334 r  design_1_i/conv_0/inst/ul_dp/raw0__13/PCOUT[47]
                         net (fo=1, routed)           0.002     7.336    design_1_i/conv_0/inst/ul_dp/raw0__13_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.854 r  design_1_i/conv_0/inst/ul_dp/raw0__14/P[0]
                         net (fo=2, routed)           0.911     9.764    design_1_i/conv_0/inst/ul_dp/raw0__14_n_105
    SLICE_X19Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.888 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.888    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__1_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.438 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.438    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.552 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.552    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__0_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.666 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.666    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.780 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.780    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.894 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.894    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__3_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.008 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.008    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__4_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.230 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__5/O[0]
                         net (fo=1, routed)           0.996    12.226    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__5_n_7
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.299    12.525 r  design_1_i/conv_0/inst/ul_dp/raw[40]_i_3/O
                         net (fo=1, routed)           0.288    12.814    design_1_i/conv_0/inst/ul_dp/raw[40]_i_3_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.938 r  design_1_i/conv_0/inst/ul_dp/raw[40]_i_1/O
                         net (fo=1, routed)           0.000    12.938    design_1_i/conv_0/inst/ul_dp/raw[40]
    SLICE_X15Y25         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.563    12.743    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X15Y25         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[40]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.032    12.850    design_1_i/conv_0/inst/ul_dp/raw_reg[40]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__13/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.811ns  (logic 7.615ns (77.614%)  route 2.196ns (22.386%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.834     3.128    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X1Y12          DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__13/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.334 r  design_1_i/conv_0/inst/ul_dp/raw0__13/PCOUT[47]
                         net (fo=1, routed)           0.002     7.336    design_1_i/conv_0/inst/ul_dp/raw0__13_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.854 r  design_1_i/conv_0/inst/ul_dp/raw0__14/P[0]
                         net (fo=2, routed)           0.911     9.764    design_1_i/conv_0/inst/ul_dp/raw0__14_n_105
    SLICE_X19Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.888 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.888    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__1_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.438 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.438    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.552 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.552    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__0_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.666 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.666    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__1_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.780 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.780    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__2_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.894 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.894    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__3_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.228 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__4/O[1]
                         net (fo=1, routed)           0.880    12.108    design_1_i/conv_0/inst/ul_dp/raw0_inferred__2/i__carry__4_n_6
    SLICE_X16Y23         LUT6 (Prop_lut6_I0_O)        0.303    12.411 r  design_1_i/conv_0/inst/ul_dp/raw[37]_i_3/O
                         net (fo=1, routed)           0.403    12.815    design_1_i/conv_0/inst/ul_dp/raw[37]_i_3_n_0
    SLICE_X17Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.939 r  design_1_i/conv_0/inst/ul_dp/raw[37]_i_1/O
                         net (fo=1, routed)           0.000    12.939    design_1_i/conv_0/inst/ul_dp/raw[37]
    SLICE_X17Y23         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.565    12.745    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X17Y23         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[37]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X17Y23         FDRE (Setup_fdre_C_D)        0.032    12.852    design_1_i/conv_0/inst/ul_dp/raw_reg[37]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__29/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.788ns  (logic 7.630ns (77.950%)  route 2.158ns (22.050%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.844     3.138    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X0Y4           DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__29/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.344 r  design_1_i/conv_0/inst/ul_dp/raw0__29/PCOUT[47]
                         net (fo=1, routed)           0.002     7.346    design_1_i/conv_0/inst/ul_dp/raw0__29_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.864 r  design_1_i/conv_0/inst/ul_dp/raw0__30/P[0]
                         net (fo=2, routed)           0.826     9.690    design_1_i/conv_0/inst/ul_dp/raw0__30_n_105
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.814 r  design_1_i/conv_0/inst/ul_dp/i__carry_i_3__5/O
                         net (fo=1, routed)           0.000     9.814    design_1_i/conv_0/inst/ul_dp/i__carry_i_3__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.347 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.347    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__0_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.581    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.698 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.698    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.815 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.815    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__3_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.932 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.932    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__4_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.171 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__5/O[2]
                         net (fo=1, routed)           0.927    12.098    design_1_i/conv_0/inst/ul_dp/raw0_inferred__6/i__carry__5_n_5
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.301    12.399 r  design_1_i/conv_0/inst/ul_dp/raw[42]_i_2/O
                         net (fo=1, routed)           0.403    12.802    design_1_i/conv_0/inst/ul_dp/raw[42]_i_2_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    12.926 r  design_1_i/conv_0/inst/ul_dp/raw[42]_i_1/O
                         net (fo=1, routed)           0.000    12.926    design_1_i/conv_0/inst/ul_dp/raw[42]
    SLICE_X15Y22         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.566    12.745    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X15Y22         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[42]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)        0.032    12.853    design_1_i/conv_0/inst/ul_dp/raw_reg[42]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/ul_dp/raw0__5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_dp/raw_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 7.582ns (77.822%)  route 2.161ns (22.179%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.845     3.139    design_1_i/conv_0/inst/ul_dp/clk
    DSP48_X1Y2           DSP48E1                                      r  design_1_i/conv_0/inst/ul_dp/raw0__5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.345 r  design_1_i/conv_0/inst/ul_dp/raw0__5/PCOUT[47]
                         net (fo=1, routed)           0.002     7.347    design_1_i/conv_0/inst/ul_dp/raw0__5_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.865 r  design_1_i/conv_0/inst/ul_dp/raw0__6/P[0]
                         net (fo=2, routed)           1.034     9.898    design_1_i/conv_0/inst/ul_dp/raw0__6_n_105
    SLICE_X20Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.418 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.418    design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.535 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.535    design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__0_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.652 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.652    design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.769 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.769    design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__2_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.886 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.886    design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__3_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.003 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.003    design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__4_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.326 r  design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.974    12.300    design_1_i/conv_0/inst/ul_dp/raw0_inferred__0/i__carry__5_n_6
    SLICE_X15Y25         LUT6 (Prop_lut6_I3_O)        0.306    12.606 r  design_1_i/conv_0/inst/ul_dp/raw[41]_i_3/O
                         net (fo=1, routed)           0.151    12.757    design_1_i/conv_0/inst/ul_dp/raw[41]_i_3_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.881 r  design_1_i/conv_0/inst/ul_dp/raw[41]_i_1/O
                         net (fo=1, routed)           0.000    12.881    design_1_i/conv_0/inst/ul_dp/raw[41]
    SLICE_X15Y25         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.563    12.743    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X15Y25         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/raw_reg[41]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.031    12.849    design_1_i/conv_0/inst/ul_dp/raw_reg[41]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -12.881    
  -------------------------------------------------------------------
                         slack                                 -0.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.112%)  route 0.261ns (64.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.556     0.892    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X43Y54         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.261     1.293    design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[5]
    SLICE_X45Y46         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.829     1.195    design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X45Y46         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.076     1.241    design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.985%)  route 0.159ns (53.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.546     0.882    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X51Y67         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/Q
                         net (fo=4, routed)           0.159     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out
    SLICE_X49Y67         FDSE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.816     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X49Y67         FDSE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDSE (Hold_fdse_C_S)        -0.018     1.129    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.985%)  route 0.159ns (53.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.546     0.882    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X51Y67         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/Q
                         net (fo=4, routed)           0.159     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out
    SLICE_X49Y67         FDSE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.816     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X49Y67         FDSE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDSE (Hold_fdse_C_S)        -0.018     1.129    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.985%)  route 0.159ns (53.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.546     0.882    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X51Y67         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/Q
                         net (fo=4, routed)           0.159     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out
    SLICE_X49Y67         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.816     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X49Y67         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDRE (Hold_fdre_C_R)        -0.018     1.129    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.985%)  route 0.159ns (53.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.546     0.882    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X51Y67         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out_reg/Q
                         net (fo=4, routed)           0.159     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out
    SLICE_X49Y67         FDSE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.816     1.182    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/m_axi_aclk
    SLICE_X49Y67         FDSE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDSE (Hold_fdse_C_S)        -0.018     1.129    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARBURST[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.987%)  route 0.249ns (66.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.592     0.928    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X25Y49         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[0]/Q
                         net (fo=1, routed)           0.249     1.304    design_1_i/processing_system7_0/inst/S_AXI_HP0_ARBURST[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ARBURST[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.968     1.334    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism             -0.030     1.304    
    PS7_X0Y0             PS7 (Hold_ps7_SAXIHP0ACLK_SAXIHP0ARBURST[0])
                                                     -0.054     1.250    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.944%)  route 0.314ns (60.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.577     0.913    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.314     1.391    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.436 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.436    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[11]
    SLICE_X30Y100        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.931     1.297    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     1.382    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.436%)  route 0.268ns (65.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.596     0.932    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.268     1.341    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.905     1.271    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.285    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/ul_dp/M1_W_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.463%)  route 0.255ns (66.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.589     0.925    design_1_i/conv_0/inst/ul_dp/clk
    SLICE_X21Y32         FDRE                                         r  design_1_i/conv_0/inst/ul_dp/M1_W_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/conv_0/inst/ul_dp/M1_W_data_reg[20]/Q
                         net (fo=1, routed)           0.255     1.307    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.904     1.270    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.263     1.007    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.249    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.338%)  route 0.237ns (62.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.557     0.893    design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X45Y50         FDRE                                         r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.237     1.270    design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[2]
    SLICE_X45Y46         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.829     1.195    design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X45Y46         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.047     1.212    design_1_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35  design_1_i/axi_interconnect_1/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y53  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  design_1_i/axi_interconnect_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.642ns (11.398%)  route 4.991ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         2.286     8.577    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X18Y31         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.570    12.750    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X18Y31         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[2]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X18Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.506    design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[2]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.642ns (11.398%)  route 4.991ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         2.286     8.577    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X18Y31         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.570    12.750    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X18Y31         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[3]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X18Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.506    design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[3]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.642ns (11.398%)  route 4.991ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         2.286     8.577    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X18Y31         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.570    12.750    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X18Y31         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[4]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X18Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.506    design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[4]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.642ns (13.100%)  route 4.259ns (86.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         1.554     7.845    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X15Y31         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.570    12.750    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X15Y31         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[1]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X15Y31         FDCE (Recov_fdce_C_CLR)     -0.405    12.420    design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.642ns (13.100%)  route 4.259ns (86.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         1.554     7.845    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X15Y31         FDPE                                         f  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.570    12.750    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X15Y31         FDPE                                         r  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[0]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X15Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    12.466    design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.642ns (13.232%)  route 4.210ns (86.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         1.505     7.796    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X14Y32         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.572    12.752    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X14Y32         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[0]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.319    12.508    design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[0]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.642ns (13.232%)  route 4.210ns (86.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         1.505     7.796    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X14Y32         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.572    12.752    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X14Y32         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[1]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X14Y32         FDCE (Recov_fdce_C_CLR)     -0.319    12.508    design_1_i/conv_0/inst/ul_ctrl/glb_idx_x_reg[1]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/glb_idx_y_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.642ns (13.668%)  route 4.055ns (86.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         1.350     7.641    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X18Y32         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/glb_idx_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.572    12.752    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X18Y32         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/glb_idx_y_reg[4]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X18Y32         FDCE (Recov_fdce_C_CLR)     -0.319    12.508    design_1_i/conv_0/inst/ul_ctrl/glb_idx_y_reg[4]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.642ns (14.150%)  route 3.895ns (85.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         1.190     7.481    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X16Y31         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.570    12.750    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X16Y31         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[2]/C
                         clock pessimism              0.230    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X16Y31         FDCE (Recov_fdce_C_CLR)     -0.361    12.464    design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.464    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.642ns (14.029%)  route 3.934ns (85.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y26         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=92, routed)          2.705     6.167    design_1_i/conv_0/inst/ul_dp/rst
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.124     6.291 f  design_1_i/conv_0/inst/ul_dp/M0_addr[9]_i_1/O
                         net (fo=401, routed)         1.229     7.520    design_1_i/conv_0/inst/ul_ctrl/AR[0]
    SLICE_X16Y30         FDCE                                         f  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        1.569    12.748    design_1_i/conv_0/inst/ul_ctrl/clk
    SLICE_X16Y30         FDCE                                         r  design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[3]/C
                         clock pessimism              0.230    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X16Y30         FDCE (Recov_fdce_C_CLR)     -0.319    12.505    design_1_i/conv_0/inst/ul_ctrl/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  4.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.267%)  route 0.341ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.223     1.426    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.267%)  route 0.341ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.223     1.426    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.267%)  route 0.341ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.223     1.426    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.267%)  route 0.341ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.223     1.426    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.267%)  route 0.341ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.223     1.426    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.267%)  route 0.341ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.223     1.426    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.267%)  route 0.341ns (64.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.223     1.426    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.978%)  route 0.346ns (65.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.227     1.430    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X40Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X40Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.978%)  route 0.346ns (65.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.227     1.430    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X40Y50         FDCE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X40Y50         FDCE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.978%)  route 0.346ns (65.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.563     0.899    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.118     1.158    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.203 f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.227     1.430    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X40Y50         FDPE                                         f  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6138, routed)        0.825     1.191    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X40Y50         FDPE                                         r  design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.364    





