Fitter report for FPGA
Fri Oct 15 16:50:45 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 15 16:50:45 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FPGA                                        ;
; Top-level Entity Name              ; FPGA                                        ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08SAE144I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 219 / 8,064 ( 3 % )                         ;
;     Total combinational functions  ; 214 / 8,064 ( 3 % )                         ;
;     Dedicated logic registers      ; 133 / 8,064 ( 2 % )                         ;
; Total registers                    ; 133                                         ;
; Total pins                         ; 10 / 101 ( 10 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096 / 387,072 ( 1 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 0 / 1 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08SAE144I7G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.9%      ;
;     Processors 3-12        ;   1.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                     ;
+-------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                        ; Destination Port ; Destination Port Name ;
+-------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; UART_TX:UART_TX_CC1310|r_TX_Data[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; UART_TX:UART_TX_CC1310|r_TX_Data[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; UART_TX:UART_TX_CC1310|r_TX_Data[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; UART_TX:UART_TX_CC1310|r_TX_Data[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; UART_TX:UART_TX_CC1310|r_TX_Data[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; UART_TX:UART_TX_CC1310|r_TX_Data[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; UART_TX:UART_TX_CC1310|r_TX_Data[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; UART_TX:UART_TX_CC1310|r_TX_Data[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+-------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                     ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value         ; Ignored Source ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+
; I/O Standard ; FPGA           ;              ; ADC_CLK_10      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[0]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[10]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[11]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[12]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[13]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[14]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[15]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[1]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[2]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[3]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[4]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[5]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[6]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[7]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[8]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_IO[9]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; ARDUINO_RESET_N ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[0]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[10]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[11]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[12]   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[1]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[2]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[3]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[4]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[5]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[6]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[7]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[8]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_ADDR[9]    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_BA[0]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_BA[1]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_CAS_N      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_CKE        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_CLK        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_CS_N       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[0]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[10]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[11]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[12]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[13]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[14]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[15]     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[1]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[2]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[3]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[4]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[5]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[6]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[7]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[8]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_DQ[9]      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_LDQM       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_RAS_N      ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_UDQM       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; DRAM_WE_N       ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[10]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[11]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[12]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[13]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[14]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[15]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[16]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[17]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[18]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[19]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[20]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[21]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[22]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[23]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[24]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[25]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[26]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[27]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[28]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[29]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[30]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[31]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[32]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[33]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[34]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[35]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[8]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GPIO[9]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GSENSOR_CS_N    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GSENSOR_INT[1]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GSENSOR_INT[2]  ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GSENSOR_SCLK    ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GSENSOR_SDI     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; GSENSOR_SDO     ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX0[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX1[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX2[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX3[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX4[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; HEX5[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; KEY[0]          ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; KEY[1]          ; 3.3 V SCHMITT TRIGGER ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[0]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[1]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[2]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[3]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[4]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[5]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[6]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[7]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[8]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; LEDR[9]         ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; MAX10_CLK1_50   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; MAX10_CLK2_50   ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[0]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[1]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[2]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[3]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[4]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[5]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[6]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[7]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[8]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; SW[9]           ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_B[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_B[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_B[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_B[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_G[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_G[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_G[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_G[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_HS          ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_R[0]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_R[1]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_R[2]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_R[3]        ; 3.3-V LVTTL           ; QSF Assignment ;
; I/O Standard ; FPGA           ;              ; VGA_VS          ; 3.3-V LVTTL           ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+-----------------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 401 ) ; 0.00 % ( 0 / 401 )         ; 0.00 % ( 0 / 401 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 401 ) ; 0.00 % ( 0 / 401 )         ; 0.00 % ( 0 / 401 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 385 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/output_files/FPGA.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 219 / 8,064 ( 3 % )     ;
;     -- Combinational with no register       ; 86                      ;
;     -- Register only                        ; 5                       ;
;     -- Combinational with a register        ; 128                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 107                     ;
;     -- 3 input functions                    ; 40                      ;
;     -- <=2 input functions                  ; 67                      ;
;     -- Register only                        ; 5                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 168                     ;
;     -- arithmetic mode                      ; 46                      ;
;                                             ;                         ;
; Total registers*                            ; 133 / 8,542 ( 2 % )     ;
;     -- Dedicated logic registers            ; 133 / 8,064 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 19 / 504 ( 4 % )        ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 10 / 101 ( 10 % )       ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )          ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )         ;
;                                             ;                         ;
; M9Ks                                        ; 1 / 42 ( 2 % )          ;
; UFM blocks                                  ; 0 / 1 ( 0 % )           ;
; ADC blocks                                  ; 0 / 1 ( 0 % )           ;
; Total block memory bits                     ; 4,096 / 387,072 ( 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 387,072 ( 2 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )          ;
; PLLs                                        ; 0 / 1 ( 0 % )           ;
; Global signals                              ; 1                       ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Remote update blocks                        ; 0 / 1 ( 0 % )           ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0.4% / 0.5% / 0.3%      ;
; Peak interconnect usage (total/H/V)         ; 1.9% / 2.0% / 1.7%      ;
; Maximum fan-out                             ; 133                     ;
; Highest non-global fan-out                  ; 40                      ;
; Total fan-out                               ; 1115                    ;
; Average fan-out                             ; 2.84                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 219 / 8064 ( 3 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 86                 ; 0                              ;
;     -- Register only                        ; 5                  ; 0                              ;
;     -- Combinational with a register        ; 128                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 107                ; 0                              ;
;     -- 3 input functions                    ; 40                 ; 0                              ;
;     -- <=2 input functions                  ; 67                 ; 0                              ;
;     -- Register only                        ; 5                  ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 168                ; 0                              ;
;     -- arithmetic mode                      ; 46                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 133                ; 0                              ;
;     -- Dedicated logic registers            ; 133 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 19 / 504 ( 4 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 10                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 4096               ; 0                              ;
; Total RAM block bits                        ; 9216               ; 0                              ;
; M9K                                         ; 1 / 42 ( 2 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )     ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )                  ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 1121               ; 8                              ;
;     -- Registered Connections               ; 543                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 6                  ; 0                              ;
;     -- Output Ports                         ; 4                  ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CTS_C ; 79    ; 5        ; 31           ; 4            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; 0         ;
; CTS_X ; 44    ; 3        ; 9            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; clk   ; 88    ; 6        ; 31           ; 9            ; 21           ; 135                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; res   ; 47    ; 3        ; 11           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; rx_c  ; 57    ; 3        ; 17           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; rx_x  ; 50    ; 3        ; 11           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; RTS_C ; 45    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RTS_X ; 46    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_c  ; 33    ; 2        ; 0            ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx_x  ; 43    ; 3        ; 6            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 10 ( 40 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 7 ( 14 % )  ; 3.3V          ; --           ;
; 3        ; 7 / 18 ( 39 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 7 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 12 ( 8 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 15 ( 7 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 7 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 4 / 17 ( 24 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 20       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; tx_c                                           ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 39       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; tx_x                                           ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; CTS_X                                          ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; RTS_C                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; 46       ; 72         ; 3        ; RTS_X                                          ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; res                                            ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; rx_x                                           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 51       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; rx_c                                           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 59       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 60       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 63       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 65       ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 66       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 70       ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 78       ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 79       ; 132        ; 5        ; CTS_C                                          ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; N               ; no       ; Off          ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 82       ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 148        ; 6        ; clk                                            ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 111      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 114      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 128      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 131      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 132      ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 133      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 135      ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------+
; I/O Assignment Warnings                ;
+----------+-----------------------------+
; Pin Name ; Reason                      ;
+----------+-----------------------------+
; tx_x     ; Missing drive strength      ;
; tx_c     ; Missing drive strength      ;
; RTS_X    ; Missing drive strength      ;
; RTS_C    ; Missing drive strength      ;
; RTS_C    ; Missing location assignment ;
; CTS_C    ; Missing location assignment ;
+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                         ; Entity Name     ; Library Name ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |FPGA                                    ; 219 (3)     ; 133 (0)                   ; 0 (0)         ; 4096        ; 1    ; 1          ; 0            ; 0       ; 0         ; 10   ; 0            ; 86 (3)       ; 5 (0)             ; 128 (0)          ; 0          ; |FPGA                                                                                                                                       ; FPGA            ; work         ;
;    |Controller:con|                      ; 12 (12)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; 0          ; |FPGA|Controller:con                                                                                                                        ; Controller      ; work         ;
;    |FIFO_BRAM:fifo_b|                    ; 38 (0)      ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 29 (0)           ; 0          ; |FPGA|FIFO_BRAM:fifo_b                                                                                                                      ; FIFO_BRAM       ; work         ;
;       |scfifo:scfifo_component|          ; 38 (0)      ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 29 (0)           ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component                                                                                              ; scfifo          ; work         ;
;          |scfifo_1s61:auto_generated|    ; 38 (0)      ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 29 (0)           ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated                                                                   ; scfifo_1s61     ; work         ;
;             |a_dpfifo_b651:dpfifo|       ; 38 (2)      ; 29 (0)                    ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 29 (0)           ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo                                              ; a_dpfifo_b651   ; work         ;
;                |a_fefifo_t7e:fifo_state| ; 18 (9)      ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (2)           ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state                      ; a_fefifo_t7e    ; work         ;
;                   |cntr_637:count_usedw| ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw ; cntr_637        ; work         ;
;                |altsyncram_7rn1:FIFOram| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram                      ; altsyncram_7rn1 ; work         ;
;                |cntr_q2b:rd_ptr_count|   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count                        ; cntr_q2b        ; work         ;
;                |cntr_q2b:wr_ptr|         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |FPGA|FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:wr_ptr                              ; cntr_q2b        ; work         ;
;    |UART_RX:UART_RX_CC1310|              ; 51 (51)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 3 (3)             ; 25 (25)          ; 0          ; |FPGA|UART_RX:UART_RX_CC1310                                                                                                                ; UART_RX         ; work         ;
;    |UART_RX:UART_RX_Xport|               ; 47 (47)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 2 (2)             ; 23 (23)          ; 0          ; |FPGA|UART_RX:UART_RX_Xport                                                                                                                 ; UART_RX         ; work         ;
;    |UART_TX:UART_TX_CC1310|              ; 32 (32)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 17 (17)          ; 0          ; |FPGA|UART_TX:UART_TX_CC1310                                                                                                                ; UART_TX         ; work         ;
;    |UART_TX:UART_TX_XPORT|               ; 33 (33)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 25 (25)          ; 0          ; |FPGA|UART_TX:UART_TX_XPORT                                                                                                                 ; UART_TX         ; work         ;
;    |debounce:debounce_rst|               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |FPGA|debounce:debounce_rst                                                                                                                 ; debounce        ; work         ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; Name  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; tx_x  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx_c  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RTS_X ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RTS_C ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CTS_X ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
; clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; res   ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; CTS_C ; Input    ; --            ; (6) 815 ps    ; --                    ; --  ; --   ;
; rx_c  ; Input    ; (6) 810 ps    ; --            ; --                    ; --  ; --   ;
; rx_x  ; Input    ; --            ; (6) 810 ps    ; --                    ; --  ; --   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------+-------------------+---------+
; CTS_X                                            ;                   ;         ;
;      - RTS_C~output                              ; 1                 ; 6       ;
; clk                                              ;                   ;         ;
; res                                              ;                   ;         ;
;      - debounce:debounce_rst|debounce~1          ; 0                 ; 6       ;
; CTS_C                                            ;                   ;         ;
;      - Controller:con|NS_T.tx_ready~0            ; 1                 ; 6       ;
;      - Controller:con|Selector6~1                ; 1                 ; 6       ;
; rx_c                                             ;                   ;         ;
;      - UART_RX:UART_RX_CC1310|r_RX_Data_R~feeder ; 0                 ; 6       ;
; rx_x                                             ;                   ;         ;
;      - UART_RX:UART_RX_Xport|r_RX_Data_R~feeder  ; 1                 ; 6       ;
+--------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                 ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Controller:con|PS.idle                                                                                               ; FF_X25_Y4_N21     ; 2       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Controller:con|PS_T.tx_done                                                                                          ; FF_X28_Y4_N9      ; 4       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Controller:con|Selector4~0                                                                                           ; LCCOMB_X28_Y4_N8  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|_~0 ; LCCOMB_X25_Y4_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|valid_rreq                  ; LCCOMB_X27_Y4_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|valid_wreq                  ; LCCOMB_X25_Y4_N22 ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_CC1310|r_Clk_Count[3]~23                                                                             ; LCCOMB_X2_Y8_N28  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_CC1310|r_Clk_Count[3]~25                                                                             ; LCCOMB_X2_Y8_N26  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_Xport|r_Clk_Count[1]~19                                                                              ; LCCOMB_X24_Y2_N4  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_RX:UART_RX_Xport|r_Clk_Count[1]~20                                                                              ; LCCOMB_X23_Y2_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_CC1310|Selector13~0                                                                                  ; LCCOMB_X27_Y4_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_CC1310|r_Clk_Count[2]~14                                                                             ; LCCOMB_X23_Y5_N8  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_CC1310|r_SM_Main.s_Cleanup                                                                           ; FF_X23_Y5_N17     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_XPORT|Selector14~0                                                                                   ; LCCOMB_X3_Y8_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_XPORT|r_Clk_Count[3]~9                                                                               ; LCCOMB_X7_Y8_N28  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_TX:UART_TX_XPORT|r_SM_Main.s_Cleanup                                                                            ; FF_X4_Y8_N13      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                  ; PIN_88            ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                  ; PIN_88            ; 132     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; debounce:debounce_rst|debounce                                                                                       ; FF_X28_Y4_N3      ; 40      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_88   ; 132     ; 1                                    ; Global Clock         ; GCLK9            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1    ; None ; M9K_X26_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 221 / 27,275 ( < 1 % ) ;
; C16 interconnects     ; 5 / 1,240 ( < 1 % )    ;
; C4 interconnects      ; 64 / 20,832 ( < 1 % )  ;
; Direct links          ; 74 / 27,275 ( < 1 % )  ;
; Global clocks         ; 1 / 10 ( 10 % )        ;
; Local interconnects   ; 167 / 8,064 ( 2 % )    ;
; R24 interconnects     ; 3 / 1,320 ( < 1 % )    ;
; R4 interconnects      ; 148 / 28,560 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.53) ; Number of LABs  (Total = 19) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 1                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 4                            ;
; 16                                          ; 6                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.21) ; Number of LABs  (Total = 19) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 3                            ;
; 1 Clock                            ; 15                           ;
; 1 Clock enable                     ; 3                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.53) ; Number of LABs  (Total = 19) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.26) ; Number of LABs  (Total = 19) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 0                            ;
; 3                                               ; 1                            ;
; 4                                               ; 2                            ;
; 5                                               ; 1                            ;
; 6                                               ; 4                            ;
; 7                                               ; 0                            ;
; 8                                               ; 3                            ;
; 9                                               ; 3                            ;
; 10                                              ; 0                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.26) ; Number of LABs  (Total = 19) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 2                            ;
; 6                                           ; 1                            ;
; 7                                           ; 3                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 2                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 2                            ;
; 17                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 8            ; 0            ; 8            ; 0            ; 0            ; 10        ; 8            ; 0            ; 10        ; 10        ; 0            ; 0            ; 0            ; 0            ; 6            ; 0            ; 0            ; 6            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 10        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 2            ; 10           ; 2            ; 10           ; 10           ; 0         ; 2            ; 10           ; 0         ; 0         ; 10           ; 10           ; 10           ; 10           ; 4            ; 10           ; 10           ; 4            ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 0         ; 10           ; 10           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; tx_x               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx_c               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RTS_X              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RTS_C              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CTS_X              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; res                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CTS_C              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_c               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx_x               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+----------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                              ;
+---------------------------------+----------------------+-------------------+
; Source Clock(s)                 ; Destination Clock(s) ; Delay Added in ns ;
+---------------------------------+----------------------+-------------------+
; clk                             ; clk                  ; 13.4              ;
; Controller:con|PS_T.tx_done     ; clk                  ; 9.9               ;
; clk,Controller:con|PS_T.tx_done ; clk                  ; 5.1               ;
+---------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                          ; Destination Register                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Controller:con|PS_T.tx_done                                                                                                                              ; Controller:con|PS_T.idle                                                                                                                                 ; 3.303             ;
; Controller:con|rd_en                                                                                                                                     ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; 2.416             ;
; Controller:con|PS.idle                                                                                                                                   ; Controller:con|PS.idle                                                                                                                                   ; 2.273             ;
; Controller:con|tx_dv                                                                                                                                     ; UART_TX:UART_TX_CC1310|r_TX_Data[6]                                                                                                                      ; 2.226             ;
; Controller:con|PS.int                                                                                                                                    ; Controller:con|PS_T.idle                                                                                                                                 ; 1.512             ;
; UART_TX:UART_TX_CC1310|o_TX_Active                                                                                                                       ; Controller:con|PS_T.idle                                                                                                                                 ; 1.512             ;
; UART_TX:UART_TX_CC1310|r_TX_Done                                                                                                                         ; Controller:con|PS_T.idle                                                                                                                                 ; 1.512             ;
; Controller:con|PS_T.tx                                                                                                                                   ; Controller:con|PS_T.tx_done                                                                                                                              ; 1.322             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_full                                  ; Controller:con|PS.idle                                                                                                                                   ; 1.185             ;
; UART_RX:UART_RX_Xport|r_RX_DV                                                                                                                            ; Controller:con|PS.idle                                                                                                                                   ; 1.185             ;
; Controller:con|PS.rx                                                                                                                                     ; Controller:con|PS.idle                                                                                                                                   ; 1.185             ;
; UART_TX:UART_TX_CC1310|r_SM_Main.s_Idle                                                                                                                  ; UART_TX:UART_TX_CC1310|r_TX_Data[6]                                                                                                                      ; 1.113             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[0]                        ; 0.933             ;
; Controller:con|wr_en                                                                                                                                     ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[0] ; 0.707             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[8] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[7] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[6] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[5] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[4] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[3] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[1] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[2] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|cntr_637:count_usedw|counter_reg_bit[0] ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|a_fefifo_t7e:fifo_state|b_non_empty                             ; 0.572             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[2]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.335             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[1]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.335             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[7]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.332             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[6]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.332             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[5]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.332             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[4]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.332             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[3]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.332             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[8]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.332             ;
; UART_RX:UART_RX_Xport|r_Clk_Count[5]                                                                                                                     ; UART_RX:UART_RX_Xport|r_SM_Main.s_Cleanup                                                                                                                ; 0.092             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[7]                              ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~porta_address_reg0         ; 0.085             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[8]                              ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~porta_address_reg0         ; 0.085             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:rd_ptr_count|counter_reg_bit[0]                        ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~portb_address_reg0         ; 0.084             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[0]                              ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~porta_address_reg0         ; 0.081             ;
; UART_RX:UART_RX_Xport|r_RX_Byte[7]                                                                                                                       ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a7~porta_datain_reg0          ; 0.070             ;
; UART_RX:UART_RX_Xport|r_RX_Byte[4]                                                                                                                       ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a4~porta_datain_reg0          ; 0.070             ;
; UART_RX:UART_RX_Xport|r_RX_Byte[5]                                                                                                                       ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a5~porta_datain_reg0          ; 0.070             ;
; UART_RX:UART_RX_Xport|r_RX_Byte[6]                                                                                                                       ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~porta_datain_reg0          ; 0.070             ;
; UART_RX:UART_RX_Xport|r_RX_Byte[3]                                                                                                                       ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a3~porta_datain_reg0          ; 0.070             ;
; UART_RX:UART_RX_Xport|r_RX_Byte[1]                                                                                                                       ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a1~porta_datain_reg0          ; 0.070             ;
; UART_RX:UART_RX_Xport|r_RX_Byte[2]                                                                                                                       ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a2~porta_datain_reg0          ; 0.070             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[1]                              ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~porta_address_reg0         ; 0.070             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[3]                              ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~porta_address_reg0         ; 0.069             ;
; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[2]                              ; FIFO_BRAM:fifo_b|scfifo:scfifo_component|scfifo_1s61:auto_generated|a_dpfifo_b651:dpfifo|altsyncram_7rn1:FIFOram|ram_block1a6~porta_address_reg0         ; 0.069             ;
; UART_TX:UART_TX_CC1310|r_SM_Main.s_TX_Data_Bits                                                                                                          ; UART_TX:UART_TX_CC1310|r_Bit_Index[2]                                                                                                                    ; 0.012             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 47 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device 10M08SAE144I7G for design "FPGA"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144I7P is compatible
    Info (176445): Device 10M04SAE144I7G is compatible
    Info (176445): Device 10M16SAE144I7G is compatible
    Info (176445): Device 10M25SAE144I7G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/FPGA.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UART_TX:UART_TX_CC1310|o_TX_Active File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/UART_TX.vhd Line: 26
        Info (176357): Destination node UART_TX:UART_TX_CC1310|r_TX_Done File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/UART_TX.vhd Line: 49
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CTS_X uses I/O standard 3.3-V LVTTL at 44 File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/FPGA.vhd Line: 14
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 88 File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/FPGA.vhd Line: 8
    Info (169178): Pin res uses I/O standard 3.3-V LVTTL at 47 File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/FPGA.vhd Line: 19
    Info (169178): Pin CTS_C uses I/O standard 3.3-V LVTTL at 79 File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/FPGA.vhd Line: 14
    Info (169178): Pin rx_c uses I/O standard 3.3-V LVTTL at 57 File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/FPGA.vhd Line: 13
    Info (169178): Pin rx_x uses I/O standard 3.3-V LVTTL at 50 File: C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/FPGA.vhd Line: 13
Info (144001): Generated suppressed messages file C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/output_files/FPGA.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 6117 megabytes
    Info: Processing ended: Fri Oct 15 16:50:45 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/XORID/OneDrive - The University of Western Australia/21, M2-Win/ELEC5552 Elctrial Project/Code/FPGA/output_files/FPGA.fit.smsg.


