// Seed: 2506511538
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wor  id_3,
    output tri1 id_4,
    output tri0 id_5,
    input  tri  id_6
);
  wire id_8, id_9;
  assign id_4 = -1'd0;
  assign id_4 = id_9 - 1;
  assign id_8 = id_0;
  tri id_10, id_11, id_12, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wor   id_4,
    input  tri   id_5,
    output uwire id_6,
    input  tri0  id_7
);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
