From fe10140d2f11342712433a374e72e8035d592d23 Mon Sep 17 00:00:00 2001
From: "wenjie.li" <wenjie.li@amlogic.com>
Date: Fri, 15 Nov 2013 17:28:53 +0800
Subject: [PATCH 1950/5965] optimalize parameter of lcd driver on device trees.

---
 arch/arm/boot/dts/amlogic/meson8_ZeBu.dtd    | 140 -------------------
 arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd |  13 +-
 arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd |  11 +-
 arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd |  21 +--
 arch/arm/boot/dts/amlogic/meson8_k200_1G.dtd | 139 ------------------
 arch/arm/boot/dts/amlogic/meson8_k200_v1.dtd | 139 ------------------
 arch/arm/boot/dts/amlogic/meson8_pxp.dtd     | 139 ------------------
 arch/arm/boot/dts/amlogic/meson8_skt.dtd     | 139 ------------------
 drivers/amlogic/display/vout/aml_lcd.dtd     |  26 +---
 9 files changed, 15 insertions(+), 752 deletions(-)
 mode change 100644 => 100755 arch/arm/boot/dts/amlogic/meson8_ZeBu.dtd
 mode change 100644 => 100755 arch/arm/boot/dts/amlogic/meson8_pxp.dtd

diff --git a/arch/arm/boot/dts/amlogic/meson8_ZeBu.dtd b/arch/arm/boot/dts/amlogic/meson8_ZeBu.dtd
old mode 100644
new mode 100755
index ca2f44e568f8..1d2d845a538b
--- a/arch/arm/boot/dts/amlogic/meson8_ZeBu.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_ZeBu.dtd
@@ -762,146 +762,6 @@ void root_func(){
 		};
 	};
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097QX1>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"		
-	lcd_LP097QX1:lcd_LP097QX1{	//k100
-		model_name="LP097QX1";	/** lcd model name */
-		interface="edp";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 0>;	/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<2048 1536>;	/** horizontal resolution, vertical resolution */
-		period=<2219 1560>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_B080XAN01>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
-//$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
-	lcd_B080XAN01:lcd_B080XAN01{	//k101
-		model_name="B080XAN01";	/** lcd model name */
-		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<119 159>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 1>;		/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-
-		resolution=<768 1024>;	/** horizontal resolution, vertical resolution */
-		period=<948 1140>;		/** horizontal period(htotal), vertical period(vtotal) */
-
-		clock_hz_pol=<64843200 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_CLAP070NJ02:lcd_CLAP070NJ02{	//g33
-		model_name="CLAP070NJ02";	/** lcd model name */
-		interface="ttl";			/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;		/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<1024 600>;	/** horizontal resolution, vertical resolution */
-		period=<1344 635>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<42700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 160>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_TN070TN92>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_TN070TN92:lcd_TN070TN92{	//800*480
-		model_name="TN070TN92";	/** lcd model name */
-		interface="ttl";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;	/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<800 480>;	/** horizontal resolution, vertical resolution */
-		period=<1056 525>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<33300000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 46>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097X02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"	
-	lcd_LP097X02:lcd_LP097X02{	//g24
-		model_name="LP097X02";	/** lcd model name */
-		interface="lvds";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 0>;	/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<1024 768>;	/** horizontal resolution, vertical resolution */
-		period=<2084 810>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<85700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 70>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<3 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
 
 
 /// ***************************************************************************************
diff --git a/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd b/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
index d25c111eddc9..7b212e884976 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k100_1G.dtd
@@ -833,6 +833,7 @@ sdio{
 //$$ L4 PROP_U32 = "clock_spread_spectrum"
 //$$ L4 PROP_U32 = "clock_auto_generation"
 //$$ L4 PROP_U32 3 = "clk_pll_div_clk_ctrl"
+//$$ L4 PROP_U32 3 = "mipi_dsi_lane_speed_user_min_max"
 //$$ L4 PROP_U32 = "lvds_vswing"
 //$$ L4 PROP_U32 2 = "lvds_user_repack"
 //$$ L4 PROP_U32 3 = "edp_user_link_rate_lane_count"
@@ -922,6 +923,7 @@ sdio{
 		clock_spread_spectrum=<0>;	/** ss_level(0=disable, 1=0.5%, 2=1%, 3=2%, 4=3%, 5=4%, 6=5%) */
 		clock_auto_generation=<1>;	/** clk_auto_generation(0=use customer clock parameters, as clk_pll_div_clk_ctrl defined, 1=auto generate clock parameters by lcd_clock) */
 		clk_pll_div_clk_ctrl=<0x1000038 0x918803 0x44003101>;	/** pll_ctrl, div_ctrl, clk_ctrl : (only valid when clk_auto_generation=0) */
+		mipi_dsi_lane_speed_user_min_max=<0 200 1000>; /** mipi_lane_speed_user(0=auto setting, 1=user define), speed_min,spend_max(unit in MHz, only valid when mipi_lane_speed_user=1)*/
 		lvds_vswing=<1>;	/** lvds_vswing_level(default level=1, support level 0,1,2,3,4) */
 		lvds_user_repack=<0 0>;	/** lvds_repack_user(0=auto setting, 1=user define), lvds_repack(0=JEIDA mode data mapping, 1=VESA mode data mapping. only valid when lvds_repack_user=1) */
 		edp_user_link_rate_lane_count=<1 1 4>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
@@ -1003,11 +1005,7 @@ sdio{
 //$$ L2 PROP_U32 2 = "hsync_width_backporch"
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -1021,12 +1019,7 @@ sdio{
 		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
+    lane_num=<4>;//lane num
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
diff --git a/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd b/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
index 32546e020376..cca271bbe123 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k100_v1.dtd
@@ -869,6 +869,7 @@ sdio{
 //$$ L4 PROP_U32 = "clock_spread_spectrum"
 //$$ L4 PROP_U32 = "clock_auto_generation"
 //$$ L4 PROP_U32 3 = "clk_pll_div_clk_ctrl"
+//$$ L4 PROP_U32 3 = "mipi_dsi_lane_speed_user_min_max"
 //$$ L4 PROP_U32 = "lvds_vswing"
 //$$ L4 PROP_U32 2 = "lvds_user_repack"
 //$$ L4 PROP_U32 3 = "edp_user_link_rate_lane_count"
@@ -958,6 +959,7 @@ sdio{
 		clock_spread_spectrum=<0>;	/** ss_level(0=disable, 1=0.5%, 2=1%, 3=2%, 4=3%, 5=4%, 6=5%) */
 		clock_auto_generation=<1>;	/** clk_auto_generation(0=use customer clock parameters, as clk_pll_div_clk_ctrl defined, 1=auto generate clock parameters by lcd_clock) */
 		clk_pll_div_clk_ctrl=<0x1000038 0x918803 0x44003101>;	/** pll_ctrl, div_ctrl, clk_ctrl : (only valid when clk_auto_generation=0) */
+		mipi_dsi_lane_speed_user_min_max=<0 200 1000>; /** mipi_lane_speed_user(0=auto setting, 1=user define), speed_min,spend_max(unit in MHz, only valid when mipi_lane_speed_user=1)*/
 		lvds_vswing=<1>;	/** lvds_vswing_level(default level=1, support level 0,1,2,3,4) */
 		lvds_user_repack=<0 0>;	/** lvds_repack_user(0=auto setting, 1=user define), lvds_repack(0=JEIDA mode data mapping, 1=VESA mode data mapping. only valid when lvds_repack_user=1) */
 		edp_user_link_rate_lane_count=<1 1 4>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
@@ -1039,11 +1041,7 @@ sdio{
 //$$ L2 PROP_U32 2 = "hsync_width_backporch"
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -1057,12 +1055,7 @@ sdio{
 		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
                 lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
diff --git a/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd b/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd
index 8bbafba63e45..1e5d314cdbb0 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k101_v1.dtd
@@ -836,6 +836,7 @@ sdio{
 //$$ L4 PROP_U32 = "clock_spread_spectrum"
 //$$ L4 PROP_U32 = "clock_auto_generation"
 //$$ L4 PROP_U32 3 = "clk_pll_div_clk_ctrl"
+//$$ L4 PROP_U32 3 = "mipi_dsi_lane_speed_user_min_max"
 //$$ L4 PROP_U32 = "lvds_vswing"
 //$$ L4 PROP_U32 2 = "lvds_user_repack"
 //$$ L4 PROP_U32 3 = "edp_user_link_rate_lane_count"
@@ -925,12 +926,13 @@ sdio{
 		clock_spread_spectrum=<0>;	/** ss_level(0=disable, 1=0.5%, 2=1%, 3=2%, 4=3%, 5=4%, 6=5%) */
 		clock_auto_generation=<1>;	/** clk_auto_generation(0=use customer clock parameters, as clk_pll_div_clk_ctrl defined, 1=auto generate clock parameters by lcd_clock) */
 		clk_pll_div_clk_ctrl=<0x100042b 0x18833 0x03a82102>;	/** pll_ctrl, div_ctrl, clk_ctrl : (only valid when clk_auto_generation=0) */
+		mipi_dsi_lane_speed_user_min_max=<0 200 1000>; /** mipi_lane_speed_user(0=auto setting, 1=user define), speed_min,spend_max(unit in MHz, only valid when mipi_lane_speed_user=1)*/
 		lvds_vswing=<1>;	/** lvds_vswing_level(default level=1, support level 0,1,2,3,4) */
 		lvds_user_repack=<0 0>;	/** lvds_repack_user(0=auto setting, 1=user define), lvds_repack(0=JEIDA mode data mapping, 1=VESA mode data mapping. only valid when lvds_repack_user=1) */
 		edp_user_link_rate_lane_count=<1 1 4>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
 		edp_link_adaptive_vswing=<0 0>;	/** adaptive(0=fixed user defined vswing, 1=auto setting vswing by training), vswing(support level 0,1,2,3, user defined vswing, only valid when adaptive=0) */
 		rgb_base_coeff=<0xf0 0x74a>;	/** rgb_base, rgb_coeff */
-		video_on_pixel_line=<120 32>;  /** video_on_pixel, video_on_line */  //for mipi 177=180-3, 180=hvsa+hfp+hbp, 116=vsa+vfp+vbp
+		video_on_pixel_line=<120 22>;  /** video_on_pixel, video_on_line */  
 
 		//lcd power ctrl	//support up to 15 steps for each sequence
 		power_on_uboot="n","n","n";	/** only for uboot, ahead of lcd_power_on, no need config delay */
@@ -1006,11 +1008,7 @@ sdio{
 //$$ L2 PROP_U32 2 = "hsync_width_backporch"
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
 //$$ L2 PROP_U32 2 = "factor"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
@@ -1118,11 +1116,7 @@ sdio{
 //$$ L2 PROP_U32 2 = "hsync_width_backporch"
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
 //$$ L2 PROP_U32 2 = "factor"
 	lcd_CLAA101FP05XG:lcd_CLAA101FP05XG{	//k101
 		model_name="CLAA101FP05XG";	/** lcd model name */
@@ -1137,13 +1131,8 @@ sdio{
 		hsync_width_backporch=<32 80>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<6 26>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <900 1000 1>;  /** min_clk, max_clk, scaler**/
-                factor = < 2 3 >;
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<5 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
+    factor = < 2 3 >;
+    lane_num=<4>;//lane num
 	};
 /// ***************************************************************************************
 ///     -       Sensors
diff --git a/arch/arm/boot/dts/amlogic/meson8_k200_1G.dtd b/arch/arm/boot/dts/amlogic/meson8_k200_1G.dtd
index 37dc1c0fdf6e..9e1c9ba796fe 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k200_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k200_1G.dtd
@@ -692,146 +692,7 @@ interrupts = <0     137     0x04
 	};
 
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097QX1>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"		
-	lcd_LP097QX1:lcd_LP097QX1{	//k100
-		model_name="LP097QX1";	/** lcd model name */
-		interface="edp";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<2048 1536>;	/** horizontal resolution, vertical resolution */
-		period=<2219 1560>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_B080XAN01>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
-//$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
-	lcd_B080XAN01:lcd_B080XAN01{	//k101
-		model_name="B080XAN01";	/** lcd model name */
-		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<119 159>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 1>;		/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-
-		resolution=<768 1024>;	/** horizontal resolution, vertical resolution */
-		period=<948 1140>;		/** horizontal period(htotal), vertical period(vtotal) */
 
-		clock_hz_pol=<64843200 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_CLAP070NJ02:lcd_CLAP070NJ02{	//g33
-		model_name="CLAP070NJ02";	/** lcd model name */
-		interface="ttl";			/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;		/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<1024 600>;	/** horizontal resolution, vertical resolution */
-		period=<1344 635>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<42700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 160>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_TN070TN92>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_TN070TN92:lcd_TN070TN92{	//800*480
-		model_name="TN070TN92";	/** lcd model name */
-		interface="ttl";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<800 480>;	/** horizontal resolution, vertical resolution */
-		period=<1056 525>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<33300000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 46>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097X02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"	
-	lcd_LP097X02:lcd_LP097X02{	//g24
-		model_name="LP097X02";	/** lcd model name */
-		interface="lvds";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<1024 768>;	/** horizontal resolution, vertical resolution */
-		period=<2084 810>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<85700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 70>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<3 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
 
 /// ***************************************************************************************
 ///	-	Spi
diff --git a/arch/arm/boot/dts/amlogic/meson8_k200_v1.dtd b/arch/arm/boot/dts/amlogic/meson8_k200_v1.dtd
index 746bf62fc3cc..b93dcae47b51 100755
--- a/arch/arm/boot/dts/amlogic/meson8_k200_v1.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_k200_v1.dtd
@@ -693,146 +693,7 @@ sdio{
 	};
 
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097QX1>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"		
-	lcd_LP097QX1:lcd_LP097QX1{	//k100
-		model_name="LP097QX1";	/** lcd model name */
-		interface="edp";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<2048 1536>;	/** horizontal resolution, vertical resolution */
-		period=<2219 1560>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_B080XAN01>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
-//$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
-	lcd_B080XAN01:lcd_B080XAN01{	//k101
-		model_name="B080XAN01";	/** lcd model name */
-		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<119 159>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 1>;		/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-
-		resolution=<768 1024>;	/** horizontal resolution, vertical resolution */
-		period=<948 1140>;		/** horizontal period(htotal), vertical period(vtotal) */
-
-		clock_hz_pol=<64843200 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_CLAP070NJ02:lcd_CLAP070NJ02{	//g33
-		model_name="CLAP070NJ02";	/** lcd model name */
-		interface="ttl";			/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;		/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<1024 600>;	/** horizontal resolution, vertical resolution */
-		period=<1344 635>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<42700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 160>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_TN070TN92>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_TN070TN92:lcd_TN070TN92{	//800*480
-		model_name="TN070TN92";	/** lcd model name */
-		interface="ttl";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<800 480>;	/** horizontal resolution, vertical resolution */
-		period=<1056 525>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<33300000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 46>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097X02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"	
-	lcd_LP097X02:lcd_LP097X02{	//g24
-		model_name="LP097X02";	/** lcd model name */
-		interface="lvds";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<1024 768>;	/** horizontal resolution, vertical resolution */
-		period=<2084 810>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<85700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 70>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<3 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
 
 /// ***************************************************************************************
 ///	-	Spi
diff --git a/arch/arm/boot/dts/amlogic/meson8_pxp.dtd b/arch/arm/boot/dts/amlogic/meson8_pxp.dtd
old mode 100644
new mode 100755
index ca2f44e568f8..10eacd20222a
--- a/arch/arm/boot/dts/amlogic/meson8_pxp.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_pxp.dtd
@@ -762,146 +762,7 @@ void root_func(){
 		};
 	};
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097QX1>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"		
-	lcd_LP097QX1:lcd_LP097QX1{	//k100
-		model_name="LP097QX1";	/** lcd model name */
-		interface="edp";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 0>;	/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<2048 1536>;	/** horizontal resolution, vertical resolution */
-		period=<2219 1560>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_B080XAN01>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
-//$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
-	lcd_B080XAN01:lcd_B080XAN01{	//k101
-		model_name="B080XAN01";	/** lcd model name */
-		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<119 159>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 1>;		/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-
-		resolution=<768 1024>;	/** horizontal resolution, vertical resolution */
-		period=<948 1140>;		/** horizontal period(htotal), vertical period(vtotal) */
-
-		clock_hz_pol=<64843200 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_CLAP070NJ02:lcd_CLAP070NJ02{	//g33
-		model_name="CLAP070NJ02";	/** lcd model name */
-		interface="ttl";			/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;		/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<1024 600>;	/** horizontal resolution, vertical resolution */
-		period=<1344 635>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<42700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 160>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_TN070TN92>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_TN070TN92:lcd_TN070TN92{	//800*480
-		model_name="TN070TN92";	/** lcd model name */
-		interface="ttl";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;	/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<800 480>;	/** horizontal resolution, vertical resolution */
-		period=<1056 525>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<33300000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 46>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097X02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"	
-	lcd_LP097X02:lcd_LP097X02{	//g24
-		model_name="LP097X02";	/** lcd model name */
-		interface="lvds";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 0>;	/** lcd_bits(6,8), bits_option(0 for only support one mode as lcd_bits define, 1 for both support 6/8bit) */
-		
-		resolution=<1024 768>;	/** horizontal resolution, vertical resolution */
-		period=<2084 810>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<85700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 70>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<3 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0 for negative, 1 for positive) */
-	};
 
 
 /// ***************************************************************************************
diff --git a/arch/arm/boot/dts/amlogic/meson8_skt.dtd b/arch/arm/boot/dts/amlogic/meson8_skt.dtd
index 7db0eeb9177b..262a1be0918d 100755
--- a/arch/arm/boot/dts/amlogic/meson8_skt.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8_skt.dtd
@@ -775,146 +775,7 @@ void root_func(){
 		};
 	};
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097QX1>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"		
-	lcd_LP097QX1:lcd_LP097QX1{	//k100
-		model_name="LP097QX1";	/** lcd model name */
-		interface="edp";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<2048 1536>;	/** horizontal resolution, vertical resolution */
-		period=<2219 1560>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<207700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<5 120>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<1 22>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
 
-//$$ MATCH "lcd_model_config_match" = <&lcd_B080XAN01>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
-//$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
-	lcd_B080XAN01:lcd_B080XAN01{	//k101
-		model_name="B080XAN01";	/** lcd model name */
-		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<119 159>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 1>;		/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-
-		resolution=<768 1024>;	/** horizontal resolution, vertical resolution */
-		period=<948 1140>;		/** horizontal period(htotal), vertical period(vtotal) */
-
-		clock_hz_pol=<64843200 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_CLAP070NJ02:lcd_CLAP070NJ02{	//g33
-		model_name="CLAP070NJ02";	/** lcd model name */
-		interface="ttl";			/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;		/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;		/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<1024 600>;	/** horizontal resolution, vertical resolution */
-		period=<1344 635>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<42700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 160>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_TN070TN92>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-	lcd_TN070TN92:lcd_TN070TN92{	//800*480
-		model_name="TN070TN92";	/** lcd model name */
-		interface="ttl";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<154 86>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<8 1>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<800 480>;	/** horizontal resolution, vertical resolution */
-		period=<1056 525>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<33300000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 46>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<5 23>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
-
-//$$ MATCH "lcd_model_config_match" = <&lcd_LP097X02>
-//$$ L2 PROP_STR = "model_name"
-//$$ L2 PROP_STR = "interface"
-//$$ L2 PROP_U32 2 = "active_area"
-//$$ L2 PROP_U32 2 = "lcd_bits_option"
-//$$ L2 PROP_U32 2 = "resolution"
-//$$ L2 PROP_U32 2 = "period"
-//$$ L2 PROP_U32 2 = "clock_hz_pol"
-//$$ L2 PROP_U32 2 = "hsync_width_backporch"
-//$$ L2 PROP_U32 2 = "vsync_width_backporch"
-//$$ L2 PROP_U32 2 = "pol_hsync_vsync"	
-	lcd_LP097X02:lcd_LP097X02{	//g24
-		model_name="LP097X02";	/** lcd model name */
-		interface="lvds";		/** lcd_interface(mipi, lvds, edp, ttl) */
-		active_area=<197 147>;	/** lcd active_area or display_area horizontal size, vertical size : (unit in mm, you can find them on the home page of lcd spec) */
-		lcd_bits_option=<6 0>;	/** lcd_bits(6,8), bits_option(0=only support one mode as lcd_bits define, 1=both support 6/8bit) */
-		
-		resolution=<1024 768>;	/** horizontal resolution, vertical resolution */
-		period=<2084 810>;		/** horizontal period(htotal), vertical period(vtotal) */
-		
-		clock_hz_pol=<85700000 0>;	/** clock_hz(unit in Hz, both support clk and frame_rate, >200 regard as clk, <200 regard as frame_rate), clk_pol(only valid for TTL) */
-		hsync_width_backporch=<10 70>;	/** hsync_width, hsync_backporch(include hsync_width) */
-		vsync_width_backporch=<3 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
-		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-	};
 
 
 /// ***************************************************************************************
diff --git a/drivers/amlogic/display/vout/aml_lcd.dtd b/drivers/amlogic/display/vout/aml_lcd.dtd
index 0fd07e50a27e..1f238671bfc6 100755
--- a/drivers/amlogic/display/vout/aml_lcd.dtd
+++ b/drivers/amlogic/display/vout/aml_lcd.dtd
@@ -22,6 +22,7 @@
 //$$ L4 PROP_U32 = "clock_spread_spectrum"
 //$$ L4 PROP_U32 = "clock_auto_generation"
 //$$ L4 PROP_U32 3 = "clk_pll_div_clk_ctrl"
+//$$ L4 PROP_U32 3 = "mipi_dsi_lane_speed_user_min_max"
 //$$ L4 PROP_U32 = "lvds_vswing"
 //$$ L4 PROP_U32 2 = "lvds_user_repack"
 //$$ L4 PROP_U32 3 = "edp_user_link_rate_lane_count"
@@ -111,6 +112,7 @@
 		clock_spread_spectrum=<0>;	/** ss_level(0=disable, 1=0.5%, 2=1%, 3=2%, 4=3%, 5=4%, 6=5%) */
 		clock_auto_generation=<1>;	/** clk_auto_generation(0=use customer clock parameters, as clk_pll_div_clk_ctrl defined, 1=auto generate clock parameters by lcd_clock) */
 		clk_pll_div_clk_ctrl=<0x1000038 0x918803 0x44003101>;	/** pll_ctrl, div_ctrl, clk_ctrl : (only valid when clk_auto_generation=0) */
+		mipi_dsi_lane_speed_user_min_max=<0 200 1000>; /** mipi_lane_speed_user(0=auto setting, 1=user define), speed_min,spend_max(unit in MHz, only valid when mipi_lane_speed_user=1)*/
 		lvds_vswing=<1>;	/** lvds_vswing_level(default level=1, support level 0,1,2,3,4) */
 		lvds_user_repack=<0 0>;	/** lvds_repack_user(0=auto setting, 1=user define), lvds_repack(0=JEIDA mode data mapping, 1=VESA mode data mapping. only valid when lvds_repack_user=1) */
 		edp_user_link_rate_lane_count=<1 1 4>;	/** edp_user(0=auto setting, 1=user define), link_rate(0=1.62G, 1=2.7G, only valid when edp_user=1), lane_count(support 1,2,4, only valid when edp_user=1) */
@@ -192,11 +194,7 @@
 //$$ L2 PROP_U32 2 = "hsync_width_backporch"
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
 	lcd_B080XAN01:lcd_B080XAN01{	//k101
 		model_name="B080XAN01";	/** lcd model name */
 		interface="mipi";		/** lcd_interface(mipi, lvds, edp, ttl) */
@@ -210,12 +208,7 @@
 		hsync_width_backporch=<64 56>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<50 30>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <250 280 1>;  /** min_clk, max_clk, scaler**/
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<4 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
+    lane_num=<4>;//lane num
 	};
 
 //$$ MATCH "lcd_model_config_match" = <&lcd_CLAP070NJ02>
@@ -307,11 +300,7 @@
 //$$ L2 PROP_U32 2 = "hsync_width_backporch"
 //$$ L2 PROP_U32 2 = "vsync_width_backporch"
 //$$ L2 PROP_U32 2 = "pol_hsync_vsync"
-//$$ L2 PROP_U32 3 = "dsi_clk"
 //$$ L2 PROP_U32 = "lane_num"
-//$$ L2 PROP_U32 3 = "pol_vs_hs_de"
-//$$ L2 PROP_U32 2 = "dpi_color_type"
-//$$ L2 PROP_U32 2 = "refresh_rate"
 //$$ L2 PROP_U32 2 = "factor"
 	lcd_CLAA101FP05XG:lcd_CLAA101FP05XG{
 		model_name="CLAA101FP05XG";	/** lcd model name */
@@ -326,13 +315,8 @@
 		hsync_width_backporch=<32 80>;	/** hsync_width, hsync_backporch(include hsync_width) */
 		vsync_width_backporch=<6 26>;	/** vsync_width, vsync_backporch(include vsync_width) */
 		pol_hsync_vsync=<0 0>;	/** hsync_polarity, vsync_polarity : (0=negative, 1=positive) */
-                dsi_clk = <900 1000 1>;  /** min_clk, max_clk, scaler**/
-                factor = < 2 3 >;
-
-                lane_num=<4>;//lane num
-                pol_vs_hs_de=<1 1 0>;
-                dpi_color_type=<5 0>;
-                refresh_rate =<60 0>;// refresh rate available only for 2560x1600
+    factor = < 2 3 >;
+    lane_num=<4>;//lane num
 	};
 	
 //$$ MATCH "lcd_model_config_match" = <&lcd_HE050NA01F>
-- 
2.19.0

