/*
 * Copyright (c) 2007, 2008 University of Tsukuba
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. Neither the name of the University of Tsukuba nor the names of its
 *    contributors may be used to endorse or promote products derived from
 *    this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _CORE_CPU_MMU_SPT_H
#define _CORE_CPU_MMU_SPT_H

#include "list.h"
#include "spinlock.h"
#include "types.h"

#ifdef CPU_MMU_SPT_DISABLE
#	ifndef CPU_MMU_SPT_1
#		ifndef CPU_MMU_SPT_2
#			ifndef CPU_MMU_SPT_3
#				define CPU_MMU_SPT_3
#			endif
#		endif
#	endif
#endif

#ifdef CPU_MMU_SPT_1
#define NUM_OF_SPTTBL 32
struct cpu_mmu_spt_data {
	void *cr3tbl;
	u64 cr3tbl_phys;
	void *tbl[NUM_OF_SPTTBL];
	u64 tbl_phys[NUM_OF_SPTTBL];
	int cnt;
	int levels;
};
#endif /* CPU_MMU_SPT_1 */

#ifdef CPU_MMU_SPT_2
#define NUM_OF_SPTTBL		32
#define NUM_OF_SPTRWMAP 	256
#define NUM_OF_SPTSHADOW1	64
#define NUM_OF_SPTSHADOW2	32

#ifndef CPU_MMU_SPT_USE_PAE
#error PAE only
#endif

struct cpu_mmu_spt_rwmap {
	u64 gfn;
	u64 *pte;
};

struct cpu_mmu_spt_shadow {
	void *virt;
	u64 phys;
	u64 key;
	bool cleared;
};

struct cpu_mmu_spt_data {
	void *cr3tbl;
	u64 cr3tbl_phys;
	void *tbl[NUM_OF_SPTTBL];
	u64 tbl_phys[NUM_OF_SPTTBL];
	int cnt;
	int levels;
	struct cpu_mmu_spt_rwmap rwmap[NUM_OF_SPTRWMAP];
	spinlock_t rwmap_lock;
	unsigned int rwmap_fail, rwmap_normal, rwmap_free;
	struct cpu_mmu_spt_shadow shadow1[NUM_OF_SPTSHADOW1];
	spinlock_t shadow1_lock;
	unsigned int shadow1_modified, shadow1_normal, shadow1_free;
	struct cpu_mmu_spt_shadow shadow2[NUM_OF_SPTSHADOW2];
	spinlock_t shadow2_lock;
	unsigned int shadow2_modified, shadow2_normal, shadow2_free;
	bool wp;
};
#endif /* CPU_MMU_SPT_2 */

#ifdef CPU_MMU_SPT_3
#ifndef CPU_MMU_SPT_USE_PAE
#error PAE only
#endif

struct cpu_mmu_spt_data_internal;

struct cpu_mmu_spt_data {
	struct cpu_mmu_spt_data_internal *data;
};
#endif /* CPU_MMU_SPT_3 */

struct vcpu;

void cpu_mmu_spt_tlbflush (void);
void cpu_mmu_spt_updatecr3 (void);
void cpu_mmu_spt_invalidate (ulong virtual_addr);
void cpu_mmu_spt_pagefault (ulong err, ulong cr2);
int cpu_mmu_spt_init (void);
void cpu_mmu_spt_map_1mb (void);
void cpu_mmu_spt_clear_all (void);

#endif
