gold_cmp_preCTS.summary:
# generated on Fri Apr 22 01:16:57 2016
# Top Cell: gold_cmp

------------------------------------------------------------
          timeDesign Summary                            
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.040  |  3.040  |  3.717  |  3.542  |  6.410  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  13804  |  13348  |  13348  |   456   |   256   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |  12577 (12577)   |   -0.202   |  12577 (12577)   |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.600%
Routing Overflow: 0.00% H and 0.43% V
------------------------------------------------------------


gold_cmp_postCTS.summary:
# generated on Fri Apr 22 01:16:57 2016
# Top Cell: gold_cmp

------------------------------------------------------------
          timeDesign Summary                            
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  3.040  |  3.040  |  3.717  |  3.542  |  6.410  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  13804  |  13348  |  13348  |   456   |   256   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |  12577 (12577)   |   -0.202   |  12577 (12577)   |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.600%
Routing Overflow: 0.00% H and 0.43% V
------------------------------------------------------------


gold_cmp_postCTSHold.summary:
# generated on Fri Apr 22 17:31:48 2016
# Top Cell: gold_cmp

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.116  |  0.116  |  1.055  |  1.070  |  2.414  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  13804  |  13348  |  13348  |   456   |   256   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 64.740%
Routing Overflow: 0.00% H and 0.50% V
------------------------------------------------------------


gold_cmp_postRoute.summary:
# generated on Fri Apr 22 17:52:01 2016
# Top Cell: gold_cmp

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  5.584  |  5.584  |  6.759  |  6.367  |  9.813  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  13804  |  13348  |  13348  |   456   |   256   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |  12710 (12710)   |   -0.250   |  12712 (12712)   |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.740%
------------------------------------------------------------


gold_cmp_postRouteHold.summary:
# generated on Fri Apr 22 17:55:36 2016
# Top Cell: gold_cmp

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.117  |  0.117  |  1.055  |  1.071  |  2.514  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|  13804  |  13348  |  13348  |   456   |   256   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 64.740%
------------------------------------------------------------


clock.report:
Nr. of Subtrees                : 1
Nr. of Sinks                   : 13348
Nr. of Buffer                  : 443
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): proc_3/reg_file/ram_reg_8__60_/CLK 777.1(ps)
Min trig. edge delay at sink(R): proc_3/reg_file/ram_reg_6__22_/CLK 558.2(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 558.2~777.1(ps)        500~500(ps)         
Fall Phase Delay               : 516.1~810.2(ps)        500~500(ps)         
Trig. Edge Skew                : 218.9(ps)              300(ps)             
Rise Skew                      : 218.9(ps)              
Fall Skew                      : 294.1(ps)              
Max. Rise Buffer Tran          : 216.9(ps)              400(ps)             
Max. Fall Buffer Tran          : 211.6(ps)              400(ps)             
Max. Rise Sink Tran            : 228.8(ps)              400(ps)             
Max. Fall Sink Tran            : 166.4(ps)              400(ps)             
Min. Rise Buffer Tran          : 36.8(ps)               0(ps)               
Min. Fall Buffer Tran          : 67.9(ps)               0(ps)               
Min. Rise Sink Tran            : 167.8(ps)              0(ps)               
Min. Fall Sink Tran            : 111.4(ps)              0(ps)          


summaryReport.rpt:
==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 725863.494 um^2 
Total area of Standard cells(Subtracting Physical Cells): 725863.494 um^2 
Total area of Macros: 0.000 um^2 
Total area of Blockages: 0.000 um^2 
Total area of Pad cells: 0.000 um^2 
Total area of Core: 1121604.807 um^2 
Total area of Chip: 1208237.966 um^2 
Effective Utilization: 6.6206e-01 
Number of Cell Rows: 427 
% Pure Gate Density #1 (Subtracting BLOCKAGES): 64.717% 
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 64.717% 
% Pure Gate Density #3 (Subtracting MACROS): 64.717% 
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 64.717% 
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 64.717% 
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES and Physical Cells): 64.717% 
% Core Density (Counting Std Cells and MACROs): 64.717% 
% Core Density #2(Subtracting Physical Cells): 64.717% 
% Chip Density (Counting Std Cells and MACROs and IOs): 60.076% 
% Chip Density #2(Subtracting Physical Cells): 60.076% 
# Macros within 5 sites of IO pad: No 
Macro halo defined?: No 

==============================
Wire Length Distribution
==============================
Total metal1 wire length: 104243.8750 um 
Total metal2 wire length: 1130025.7400 um 
Total metal3 wire length: 1659804.5300 um 
Total metal4 wire length: 1180514.5650 um 
Total metal5 wire length: 724528.3500 um 
Total metal6 wire length: 261362.8850 um 
Total metal7 wire length: 28924.5750 um 
Total metal8 wire length: 8338.2150 um 
Total metal9 wire length: 354.4650 um 
Total metal10 wire length: 593.5250 um 
Total wire length: 5098690.7250 um 
Average wire length/net: 20.0654 um 
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name Area of Power Net Routable Area Percentage 
    metal1 30469.5768 1121604.8070 2.7166% 
    metal2 0.0000 1121604.8070 0.0000% 
    metal3 0.0000 1121604.8070 0.0000% 
    metal4 0.0000 1121604.8070 0.0000% 
    metal5 0.0000 1121604.8070 0.0000% 
    metal6 0.0000 1121604.8070 0.0000% 
    metal7 0.0000 1121604.8070 0.0000% 
    metal8 0.0000 1121604.8070 0.0000% 
    metal9 8761.9200 1121604.8070 0.7812% 
    metal10 52161.1200 1121604.8070 4.6506%      
