Analysis & Synthesis report for PC8001
Sat Mar 03 21:51:26 2012
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pc8001|ukp:ukp|state
 11. State Machine - |pc8001|crtc:crtc|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated
 19. Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl14:auto_generated
 21. Source assignments for crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated
 22. Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated
 23. Parameter Settings for User Entity Instance: pll0:system_clk|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: fz80:Z80|seq:seq
 25. Parameter Settings for User Entity Instance: crtc:crtc
 26. Parameter Settings for User Entity Instance: crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: ukp:ukp
 28. Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 31. Parameter Settings for Inferred Entity Instance: crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0
 32. Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0
 33. altpll Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "rtc:rtc"
 36. Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"
 37. Port Connectivity Checks: "crtc:crtc|ARAMB4_S8_S8:rowbuf"
 38. Port Connectivity Checks: "crtc:crtc"
 39. Port Connectivity Checks: "fz80:Z80|alu:alu"
 40. Port Connectivity Checks: "fz80:Z80"
 41. Port Connectivity Checks: "pll0:system_clk"
 42. SignalTap II Logic Analyzer Settings
 43. Elapsed Time Per Partition
 44. Connections to In-System Debugging Instance "auto_signaltap_0"
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Mar 03 21:51:26 2012    ;
; Quartus II Version          ; 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name               ; PC8001                                   ;
; Top-level Entity Name       ; pc8001                                   ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; 3,614                                    ;
; Total pins                  ; 55                                       ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 89,344                                   ;
; Total PLLs                  ; 1                                        ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                                      ; pc8001             ; PC8001             ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                     ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+
; rtl/ukprom.v                                                              ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukprom.v                  ;
; rtl/ukp.v                                                                 ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ukp.v                     ;
; rtl/rtc.v                                                                 ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/rtc.v                     ;
; rtl/pc.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/pc.v                      ;
; rtl/crtc.v                                                                ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/crtc.v                    ;
; rtl/clockgen.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/clockgen.v                ;
; rtl/fz80/fz80.v                                                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/fz80/fz80.v               ;
; rtl/ip/ARAMB4_S8_S8.v                                                     ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S8_S8.v         ;
; rtl/ip/ARAMB4_S4_S8.v                                                     ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4_S8.v         ;
; rtl/altip/pll0.v                                                          ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/pll0.v              ;
; altpll.tdf                                                                ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                        ;
; aglobal110.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                    ;
; stratix_pll.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc                   ;
; stratixii_pll.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc                 ;
; cycloneii_pll.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;
; altrom.inc                                                                ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                        ;
; altram.inc                                                                ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                        ;
; altdpram.inc                                                              ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                      ;
; db/altsyncram_hh52.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_hh52.tdf        ;
; db/altsyncram_4k52.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_4k52.tdf        ;
; sld_signaltap.vhd                                                         ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;
; sld_ela_control.vhd                                                       ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_control.vhd               ;
; lpm_shiftreg.tdf                                                          ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;
; lpm_constant.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc                  ;
; dffeea.inc                                                                ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/dffeea.inc                        ;
; sld_mbpmg.vhd                                                             ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;
; sld_ela_trigger_flow_mgr.vhd                                              ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;
; sld_buffer_manager.vhd                                                    ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;
; db/altsyncram_fl14.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_fl14.tdf        ;
; altdpram.tdf                                                              ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.tdf                      ;
; memmodes.inc                                                              ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/others/maxplus2/memmodes.inc                    ;
; a_hdffe.inc                                                               ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_hdffe.inc                       ;
; alt_le_rden_reg.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;
; altsyncram.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.inc                    ;
; lpm_mux.tdf                                                               ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf                       ;
; muxlut.inc                                                                ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/muxlut.inc                        ;
; bypassff.inc                                                              ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                      ;
; altshift.inc                                                              ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc                      ;
; db/mux_lgc.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/mux_lgc.tdf                ;
; lpm_decode.tdf                                                            ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.tdf                    ;
; declut.inc                                                                ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/declut.inc                        ;
; lpm_compare.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc                   ;
; db/decode_9jf.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/decode_9jf.tdf             ;
; lpm_counter.tdf                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf                   ;
; lpm_add_sub.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;
; cmpconst.inc                                                              ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/cmpconst.inc                      ;
; lpm_counter.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc                   ;
; alt_counter_stratix.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;
; db/cntr_l4i.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_l4i.tdf               ;
; db/cmpr_p4c.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cmpr_p4c.tdf               ;
; db/cntr_4ti.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_4ti.tdf               ;
; db/cntr_84i.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_84i.tdf               ;
; db/cmpr_n4c.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cmpr_n4c.tdf               ;
; db/cntr_umi.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_umi.tdf               ;
; db/cmpr_j4c.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cmpr_j4c.tdf               ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                       ;
; db/altsyncram_ph51.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_ph51.tdf        ;
; db/pc8001.rom0_cg_cbc.hdl.mif                                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/pc8001.rom0_cg_cbc.hdl.mif ;
; db/altsyncram_qku.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_qku.tdf         ;
; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_16b1.tdf ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_16b1.tdf        ;
; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/decode_nga.tdf      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/decode_nga.tdf             ;
; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/mux_7bb.tdf         ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/mux_7bb.tdf                ;
; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_2l14.tdf ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/altsyncram_2l14.tdf        ;
; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_e4i.tdf        ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/db/cntr_e4i.tdf               ;
+---------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Total logic elements                        ; 3614      ;
;     -- Combinational with no register       ; 1864      ;
;     -- Register only                        ; 1034      ;
;     -- Combinational with a register        ; 716       ;
;                                             ;           ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1547      ;
;     -- 3 input functions                    ; 638       ;
;     -- 2 input functions                    ; 342       ;
;     -- 1 input functions                    ; 46        ;
;     -- 0 input functions                    ; 7         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3432      ;
;     -- arithmetic mode                      ; 182       ;
;     -- qfbk mode                            ; 0         ;
;     -- register cascade mode                ; 0         ;
;     -- synchronous clear/load mode          ; 146       ;
;     -- asynchronous clear/load mode         ; 436       ;
;                                             ;           ;
; Total registers                             ; 1750      ;
; Total logic cells in carry chains           ; 207       ;
; I/O pins                                    ; 55        ;
; Total memory bits                           ; 89344     ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; I_CLK_21M ;
; Maximum fan-out                             ; 728       ;
; Total fan-out                               ; 15193     ;
; Average fan-out                             ; 4.04      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pc8001                                                                                              ; 3614 (84)   ; 1750         ; 89344       ; 55   ; 0            ; 1864 (48)    ; 1034 (11)         ; 716 (25)         ; 207 (11)        ; 0 (0)      ; |pc8001                                                                                                                                                                                                                                                                                               ;              ;
;    |crtc:crtc|                                                                                       ; 279 (266)   ; 141          ; 17408       ; 0    ; 0            ; 138 (129)    ; 45 (44)           ; 96 (93)          ; 62 (62)         ; 0 (0)      ; |pc8001|crtc:crtc                                                                                                                                                                                                                                                                                     ;              ;
;       |ARAMB4_S8_S8:rowbuf|                                                                          ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf                                                                                                                                                                                                                                                                 ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_hh52:auto_generated|                                                         ; 0 (0)       ; 0            ; 1024        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated                                                                                                                                                                                                  ;              ;
;       |cg:cg|                                                                                        ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|cg:cg                                                                                                                                                                                                                                                                               ;              ;
;          |altsyncram:Ram0_rtl_0|                                                                     ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                         ;              ;
;             |altsyncram_ph51:auto_generated|                                                         ; 0 (0)       ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated                                                                                                                                                                                                                          ;              ;
;       |colordata:colordata|                                                                          ; 13 (13)     ; 4            ; 0           ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |pc8001|crtc:crtc|colordata:colordata                                                                                                                                                                                                                                                                 ;              ;
;    |fz80:Z80|                                                                                        ; 1426 (627)  ; 250          ; 0           ; 0    ; 0            ; 1176 (624)   ; 140 (0)           ; 110 (3)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80                                                                                                                                                                                                                                                                                      ;              ;
;       |alu:alu|                                                                                      ; 114 (114)   ; 0            ; 0           ; 0    ; 0            ; 114 (114)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|alu:alu                                                                                                                                                                                                                                                                              ;              ;
;       |asu:asu|                                                                                      ; 85 (85)     ; 0            ; 0           ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|asu:asu                                                                                                                                                                                                                                                                              ;              ;
;       |reg_2:reg_adrh|                                                                               ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2:reg_adrh                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2:reg_adrl|                                                                               ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2:reg_adrl                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2s:reg_sph|                                                                               ; 11 (11)     ; 8            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2s:reg_sph                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2s:reg_spl|                                                                               ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_2s:reg_spl                                                                                                                                                                                                                                                                       ;              ;
;       |reg_a:reg_a|                                                                                  ; 26 (26)     ; 16           ; 0           ; 0    ; 0            ; 10 (10)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_a:reg_a                                                                                                                                                                                                                                                                          ;              ;
;       |reg_dual2:reg_b|                                                                              ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_b                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_c|                                                                              ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_c                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_d|                                                                              ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_d                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_e|                                                                              ; 34 (34)     ; 16           ; 0           ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_dual2:reg_e                                                                                                                                                                                                                                                                      ;              ;
;       |reg_f:reg_f|                                                                                  ; 43 (43)     ; 12           ; 0           ; 0    ; 0            ; 31 (31)      ; 12 (12)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_f:reg_f                                                                                                                                                                                                                                                                          ;              ;
;       |reg_pch:reg_pch|                                                                              ; 27 (27)     ; 8            ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_pch:reg_pch                                                                                                                                                                                                                                                                      ;              ;
;       |reg_pcl:reg_pcl|                                                                              ; 33 (33)     ; 8            ; 0           ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_pcl:reg_pcl                                                                                                                                                                                                                                                                      ;              ;
;       |reg_quad3:reg_h|                                                                              ; 69 (69)     ; 32           ; 0           ; 0    ; 0            ; 37 (37)      ; 16 (16)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_quad3:reg_h                                                                                                                                                                                                                                                                      ;              ;
;       |reg_quad3:reg_l|                                                                              ; 73 (73)     ; 32           ; 0           ; 0    ; 0            ; 41 (41)      ; 16 (16)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_quad3:reg_l                                                                                                                                                                                                                                                                      ;              ;
;       |reg_r:reg_r|                                                                                  ; 19 (19)     ; 8            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_r:reg_r                                                                                                                                                                                                                                                                          ;              ;
;       |reg_simple:reg_data|                                                                          ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_simple:reg_data                                                                                                                                                                                                                                                                  ;              ;
;       |reg_simplec:reg_i|                                                                            ; 9 (9)       ; 8            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|reg_simplec:reg_i                                                                                                                                                                                                                                                                    ;              ;
;       |seq:seq|                                                                                      ; 119 (119)   ; 19           ; 0           ; 0    ; 0            ; 100 (100)    ; 8 (8)             ; 11 (11)          ; 0 (0)           ; 0 (0)      ; |pc8001|fz80:Z80|seq:seq                                                                                                                                                                                                                                                                              ;              ;
;    |pll0:system_clk|                                                                                 ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|pll0:system_clk                                                                                                                                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                                                                      ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|pll0:system_clk|altpll:altpll_component                                                                                                                                                                                                                                                       ;              ;
;    |rtc:rtc|                                                                                         ; 178 (107)   ; 95           ; 0           ; 0    ; 0            ; 83 (42)      ; 11 (11)           ; 84 (54)          ; 23 (23)         ; 0 (0)      ; |pc8001|rtc:rtc                                                                                                                                                                                                                                                                                       ;              ;
;       |count101:c_day0|                                                                              ; 10 (10)     ; 4            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count101:c_day0                                                                                                                                                                                                                                                                       ;              ;
;       |count10:c_minute0|                                                                            ; 10 (10)     ; 4            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count10:c_minute0                                                                                                                                                                                                                                                                     ;              ;
;       |count10:c_second0|                                                                            ; 10 (10)     ; 4            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count10:c_second0                                                                                                                                                                                                                                                                     ;              ;
;       |count10c:c_hour0|                                                                             ; 9 (9)       ; 4            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count10c:c_hour0                                                                                                                                                                                                                                                                      ;              ;
;       |count121:c_month|                                                                             ; 13 (13)     ; 4            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count121:c_month                                                                                                                                                                                                                                                                      ;              ;
;       |count3c:c_hour1|                                                                              ; 4 (4)       ; 2            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count3c:c_hour1                                                                                                                                                                                                                                                                       ;              ;
;       |count4c:c_day1|                                                                               ; 4 (4)       ; 2            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count4c:c_day1                                                                                                                                                                                                                                                                        ;              ;
;       |count6:c_minute1|                                                                             ; 5 (5)       ; 3            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count6:c_minute1                                                                                                                                                                                                                                                                      ;              ;
;       |count6:c_second1|                                                                             ; 6 (6)       ; 3            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |pc8001|rtc:rtc|count6:c_second1                                                                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                ; 119 (78)    ; 73           ; 0           ; 0    ; 0            ; 46 (33)      ; 14 (11)           ; 59 (34)          ; 5 (0)           ; 0 (0)      ; |pc8001|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9            ; 0           ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; 5 (5)           ; 0 (0)      ; |pc8001|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19           ; 0           ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |pc8001|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 1256 (1)    ; 1063         ; 67584       ; 0    ; 0            ; 193 (1)      ; 786 (0)           ; 277 (0)          ; 57 (0)          ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 1255 (441)  ; 1063         ; 67584       ; 0    ; 0            ; 192 (13)     ; 786 (422)         ; 277 (6)          ; 57 (0)          ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 66 (64)     ; 64           ; 0           ; 0    ; 0            ; 2 (0)        ; 43 (43)           ; 21 (21)          ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0            ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_9jf:auto_generated|                                                           ; 2 (2)       ; 0            ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_9jf:auto_generated                                                                                                             ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0            ; 67584       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_fl14:auto_generated|                                                         ; 0 (0)       ; 0            ; 67584       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl14:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 123 (123)   ; 59           ; 0           ; 0    ; 0            ; 64 (64)      ; 33 (33)           ; 26 (26)          ; 31 (31)         ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 434 (1)     ; 346          ; 0           ; 0    ; 0            ; 88 (0)       ; 278 (0)           ; 68 (1)           ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4            ; 0           ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 396 (0)     ; 330          ; 0           ; 0    ; 0            ; 66 (0)       ; 264 (0)           ; 66 (0)           ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 198 (198)   ; 198          ; 0           ; 0    ; 0            ; 0 (0)        ; 198 (198)         ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 198 (0)     ; 132          ; 0           ; 0    ; 0            ; 66 (0)       ; 66 (0)            ; 66 (0)           ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 33 (23)     ; 11           ; 0           ; 0    ; 0            ; 22 (22)      ; 10 (0)            ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 146 (12)    ; 131          ; 0           ; 0    ; 0            ; 15 (12)      ; 0 (0)             ; 131 (0)          ; 26 (0)          ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 7            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; 8 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_l4i:auto_generated|                                                             ; 8 (8)       ; 7            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 8 (8)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_l4i:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)      ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 10 (0)          ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_4ti:auto_generated|                                                             ; 10 (10)     ; 10           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4ti:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 5            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_84i:auto_generated|                                                             ; 6 (6)       ; 5            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 6 (6)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_84i:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 2 (0)       ; 1            ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 2 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_umi:auto_generated|                                                             ; 2 (2)       ; 1            ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 2 (2)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_umi:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)     ; 21           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 66 (66)     ; 66           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 66 (66)          ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)     ; 21           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)     ; 8            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |ukp:ukp|                                                                                         ; 272 (151)   ; 92           ; 4352        ; 0    ; 0            ; 180 (83)     ; 27 (21)           ; 65 (47)          ; 49 (38)         ; 0 (0)      ; |pc8001|ukp:ukp                                                                                                                                                                                                                                                                                       ;              ;
;       |ARAMB4_S4_S8:keyboard|                                                                        ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard                                                                                                                                                                                                                                                                 ;              ;
;          |altsyncram:altsyncram_component|                                                           ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_4k52:auto_generated|                                                         ; 0 (0)       ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated                                                                                                                                                                                                  ;              ;
;       |clockgen:clockgen|                                                                            ; 32 (32)     ; 16           ; 0           ; 0    ; 0            ; 16 (16)      ; 6 (6)             ; 10 (10)          ; 11 (11)         ; 0 (0)      ; |pc8001|ukp:ukp|clockgen:clockgen                                                                                                                                                                                                                                                                     ;              ;
;       |keymap:keymap|                                                                                ; 89 (89)     ; 8            ; 0           ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|keymap:keymap                                                                                                                                                                                                                                                                         ;              ;
;       |ukprom:ukprom|                                                                                ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ukprom:ukprom                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram:WideOr7_rtl_0|                                                                  ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                                                                                                                                                                                                                                                ;              ;
;             |altsyncram_qku:auto_generated|                                                          ; 0 (0)       ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated                                                                                                                                                                                                                  ;              ;
+------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated|ALTSYNCRAM                                                        ; M4K  ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096  ; None                          ;
; crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; db/PC8001.rom0_cg_cbc.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 66           ; 1024         ; 66           ; 67584 ; None                          ;
; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|ALTSYNCRAM                                                        ; M4K  ; True Dual Port   ; 512          ; 8            ; 1024         ; 4            ; 4096  ; None                          ;
; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated|ALTSYNCRAM                                                                        ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096  ; PC8001.pc80010.rtl.mif        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------+
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |pc8001|crtc:crtc|ARAMB4_S8_S8:rowbuf ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S8_S8.v ;
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |pc8001|pll0:system_clk               ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/altip/pll0.v      ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard ; D:/home/inouema/work/git/pc-8001on1chipmsx/project/rtl/ip/ARAMB4_S4_S8.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |pc8001|ukp:ukp|state                                            ;
+--------------+------------+--------------+--------------+-----------+------------+
; Name         ; state.S_B0 ; state.S_LDI1 ; state.S_LDI0 ; state.000 ; state.S_B1 ;
+--------------+------------+--------------+--------------+-----------+------------+
; state.000    ; 0          ; 0            ; 0            ; 0         ; 0          ;
; state.S_LDI0 ; 0          ; 0            ; 1            ; 1         ; 0          ;
; state.S_LDI1 ; 0          ; 1            ; 0            ; 1         ; 0          ;
; state.S_B0   ; 1          ; 0            ; 0            ; 1         ; 0          ;
; state.S_B1   ; 0          ; 0            ; 0            ; 1         ; 1          ;
+--------------+------------+--------------+--------------+-----------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |pc8001|crtc:crtc|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fz80:Z80|seq:seq|iff1                                                                                                                           ; Lost fanout                                                                                                                                                 ;
; crtc:crtc|xcnt[0]                                                                                                                               ; Merged with crtc:crtc|text_adr[0]                                                                                                                           ;
; crtc:crtc|xcnt[1]                                                                                                                               ; Merged with crtc:crtc|text_adr[1]                                                                                                                           ;
; crtc:crtc|xcnt[2]                                                                                                                               ; Merged with crtc:crtc|text_adr[2]                                                                                                                           ;
; crtc:crtc|xcnt[3]                                                                                                                               ; Merged with crtc:crtc|text_adr[3]                                                                                                                           ;
; crtc:crtc|xcnt[4]                                                                                                                               ; Merged with crtc:crtc|text_adr[4]                                                                                                                           ;
; crtc:crtc|xcnt[5]                                                                                                                               ; Merged with crtc:crtc|text_adr[5]                                                                                                                           ;
; crtc:crtc|xcnt[6]                                                                                                                               ; Merged with crtc:crtc|text_adr[6]                                                                                                                           ;
; ukp:ukp|clockgen:clockgen|cnt[0]                                                                                                                ; Merged with r_clk_12m[0]                                                                                                                                    ;
; fz80:Z80|seq:seq|nmiack                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; fz80:Z80|seq:seq|eschalt                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; fz80:Z80|seq:seq|intack                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; fz80:Z80|seq:seq|intmode[0,1]                                                                                                                   ; Lost fanout                                                                                                                                                 ;
; ukp:ukp|state~5                                                                                                                                 ; Lost fanout                                                                                                                                                 ;
; ukp:ukp|state~6                                                                                                                                 ; Lost fanout                                                                                                                                                 ;
; crtc:crtc|state~5                                                                                                                               ; Lost fanout                                                                                                                                                 ;
; crtc:crtc|state~6                                                                                                                               ; Lost fanout                                                                                                                                                 ;
; rtc:rtc|cnt[0]                                                                                                                                  ; Merged with crtc:crtc|dotcnt[0]                                                                                                                             ;
; Total Number of Removed Registers = 19                                                                                                          ;                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                                          ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+-------------------------+---------------------------+----------------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-------------------------+---------------------------+----------------------------------------------------------+
; fz80:Z80|seq:seq|intack ; Stuck at GND              ; fz80:Z80|seq:seq|intmode[0], fz80:Z80|seq:seq|intmode[1] ;
;                         ; due to stuck port data_in ;                                                          ;
+-------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1750  ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 91    ;
; Number of registers using Asynchronous Clear ; 436   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 860   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; crtc:crtc|atr[4]                                                                                                                        ; 2       ;
; crtc:crtc|atr[5]                                                                                                                        ; 2       ;
; crtc:crtc|atr[6]                                                                                                                        ; 2       ;
; crtc:crtc|lpc[3]                                                                                                                        ; 1       ;
; crtc:crtc|lpc[0]                                                                                                                        ; 1       ;
; crtc:crtc|atr0[4]                                                                                                                       ; 1       ;
; crtc:crtc|atr0[5]                                                                                                                       ; 1       ;
; crtc:crtc|atr0[6]                                                                                                                       ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; Total number of inverted registers = 20                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                  ;
+----------------------------------+-------------------------------------+------+
; Register Name                    ; Megafunction                        ; Type ;
+----------------------------------+-------------------------------------+------+
; crtc:crtc|cg:cg|data[0..7]       ; crtc:crtc|cg:cg|Ram0_rtl_0          ; RAM  ;
; ukp:ukp|ukprom:ukprom|data[0..3] ; ukp:ukp|ukprom:ukprom|WideOr7_rtl_0 ; ROM  ;
+----------------------------------+-------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                           ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|ukp:ukp|bitadr[2]                                                                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrl|q[1]                                                                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrh|q[4]                                                                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_simplec:reg_i|q[3]                                                                                              ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|rtc:rtc|sr[34]                                                                                                               ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |pc8001|rtc:rtc|sr[2]                                                                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count3c:c_hour1|q[1]                                                                                                 ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count4c:c_day1|q[1]                                                                                                  ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|seq:seq|inst_reg[1]                                                                                                 ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q1[1]                                                                                                   ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q0[2]                                                                                                   ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q1[5]                                                                                                   ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q0[6]                                                                                                   ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |pc8001|crtc:crtc|dma_dst_adr[2]                                                                                                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_spl|q[7]                                                                                                 ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_sph|q[0]                                                                                                 ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |pc8001|crtc:crtc|dma_src_adr[7]                                                                                                     ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pc8001|crtc:crtc|ycurs[0]                                                                                                           ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[0]                                                                                                                 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[6]                                                                                                                 ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_second0|q[1]                                                                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_second1|q[1]                                                                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_minute0|q[0]                                                                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_minute1|q[2]                                                                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count121:c_month|q[0]                                                                                                ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q1[1]                                                                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q0[7]                                                                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q1[6]                                                                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q0[1]                                                                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q1[2]                                                                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q0[6]                                                                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q1[7]                                                                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q0[2]                                                                                               ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 12 LEs               ; 28 LEs                 ; |pc8001|input_data[2]                                                                                                                ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; |pc8001|input_data[4]                                                                                                                ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |pc8001|fz80:Z80|seq:seq|intmode[1]                                                                                                  ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |pc8001|crtc:crtc|chrline[2]                                                                                                         ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count10c:c_hour0|q[0]                                                                                                ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |pc8001|crtc:crtc|atr[1]                                                                                                             ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|crtc:crtc|seq[2]                                                                                                             ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count101:c_day0|q[2]                                                                                                 ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qx[0]                                                                                               ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qx[1]                                                                                               ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|seq:seq|ifd                                                                                                         ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qy[4]                                                                                               ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qy[0]                                                                                               ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q1[1]                                                                                               ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q0[6]                                                                                               ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q1[1]                                                                                               ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q0[3]                                                                                               ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |pc8001|crtc:crtc|atr[6]                                                                                                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|cpu_data_in[2]                                                                                                               ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_quad3:reg_l|Mux0                                                                                                ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|crtc:crtc|Mux0                                                                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|fz80:Z80|Mux2                                                                                                                ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux1                                                                                                                ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|ukp:ukp|keydata[0]                                                                                                           ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pc8001|ukp:ukp|kbd_adr_in[3]                                                                                                        ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |pc8001|fz80:Z80|Mux21                                                                                                               ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux9                                                                                                                ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|Mux35                                                                                                               ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux29                                                                                                               ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux27                                                                                                               ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |pc8001|crtc:crtc|state                                                                                                              ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |pc8001|crtc:crtc|state                                                                                                              ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |pc8001|ukp:ukp|state                                                                                                                ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0|altsyncram_ph51:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_qku:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll0:system_clk|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------------+
; Parameter Name                ; Value                  ; Type                        ;
+-------------------------------+------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                     ;
; PLL_TYPE                      ; AUTO                   ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll0 ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK1                   ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 46728                  ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                     ;
; LOCK_HIGH                     ; 1                      ; Untyped                     ;
; LOCK_LOW                      ; 1                      ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Signed Integer              ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Signed Integer              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                     ;
; SKIP_VCO                      ; OFF                    ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                     ;
; BANDWIDTH                     ; 0                      ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                     ;
; DOWN_SPREAD                   ; 0                      ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 9                      ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 9                      ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 4                      ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 7                      ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                     ;
; DPA_DIVIDER                   ; 0                      ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                     ;
; VCO_MIN                       ; 0                      ; Untyped                     ;
; VCO_MAX                       ; 0                      ; Untyped                     ;
; VCO_CENTER                    ; 0                      ; Untyped                     ;
; PFD_MIN                       ; 0                      ; Untyped                     ;
; PFD_MAX                       ; 0                      ; Untyped                     ;
; M_INITIAL                     ; 0                      ; Untyped                     ;
; M                             ; 0                      ; Untyped                     ;
; N                             ; 1                      ; Untyped                     ;
; M2                            ; 1                      ; Untyped                     ;
; N2                            ; 1                      ; Untyped                     ;
; SS                            ; 1                      ; Untyped                     ;
; C0_HIGH                       ; 0                      ; Untyped                     ;
; C1_HIGH                       ; 0                      ; Untyped                     ;
; C2_HIGH                       ; 0                      ; Untyped                     ;
; C3_HIGH                       ; 0                      ; Untyped                     ;
; C4_HIGH                       ; 0                      ; Untyped                     ;
; C5_HIGH                       ; 0                      ; Untyped                     ;
; C6_HIGH                       ; 0                      ; Untyped                     ;
; C7_HIGH                       ; 0                      ; Untyped                     ;
; C8_HIGH                       ; 0                      ; Untyped                     ;
; C9_HIGH                       ; 0                      ; Untyped                     ;
; C0_LOW                        ; 0                      ; Untyped                     ;
; C1_LOW                        ; 0                      ; Untyped                     ;
; C2_LOW                        ; 0                      ; Untyped                     ;
; C3_LOW                        ; 0                      ; Untyped                     ;
; C4_LOW                        ; 0                      ; Untyped                     ;
; C5_LOW                        ; 0                      ; Untyped                     ;
; C6_LOW                        ; 0                      ; Untyped                     ;
; C7_LOW                        ; 0                      ; Untyped                     ;
; C8_LOW                        ; 0                      ; Untyped                     ;
; C9_LOW                        ; 0                      ; Untyped                     ;
; C0_INITIAL                    ; 0                      ; Untyped                     ;
; C1_INITIAL                    ; 0                      ; Untyped                     ;
; C2_INITIAL                    ; 0                      ; Untyped                     ;
; C3_INITIAL                    ; 0                      ; Untyped                     ;
; C4_INITIAL                    ; 0                      ; Untyped                     ;
; C5_INITIAL                    ; 0                      ; Untyped                     ;
; C6_INITIAL                    ; 0                      ; Untyped                     ;
; C7_INITIAL                    ; 0                      ; Untyped                     ;
; C8_INITIAL                    ; 0                      ; Untyped                     ;
; C9_INITIAL                    ; 0                      ; Untyped                     ;
; C0_MODE                       ; BYPASS                 ; Untyped                     ;
; C1_MODE                       ; BYPASS                 ; Untyped                     ;
; C2_MODE                       ; BYPASS                 ; Untyped                     ;
; C3_MODE                       ; BYPASS                 ; Untyped                     ;
; C4_MODE                       ; BYPASS                 ; Untyped                     ;
; C5_MODE                       ; BYPASS                 ; Untyped                     ;
; C6_MODE                       ; BYPASS                 ; Untyped                     ;
; C7_MODE                       ; BYPASS                 ; Untyped                     ;
; C8_MODE                       ; BYPASS                 ; Untyped                     ;
; C9_MODE                       ; BYPASS                 ; Untyped                     ;
; C0_PH                         ; 0                      ; Untyped                     ;
; C1_PH                         ; 0                      ; Untyped                     ;
; C2_PH                         ; 0                      ; Untyped                     ;
; C3_PH                         ; 0                      ; Untyped                     ;
; C4_PH                         ; 0                      ; Untyped                     ;
; C5_PH                         ; 0                      ; Untyped                     ;
; C6_PH                         ; 0                      ; Untyped                     ;
; C7_PH                         ; 0                      ; Untyped                     ;
; C8_PH                         ; 0                      ; Untyped                     ;
; C9_PH                         ; 0                      ; Untyped                     ;
; L0_HIGH                       ; 1                      ; Untyped                     ;
; L1_HIGH                       ; 1                      ; Untyped                     ;
; G0_HIGH                       ; 1                      ; Untyped                     ;
; G1_HIGH                       ; 1                      ; Untyped                     ;
; G2_HIGH                       ; 1                      ; Untyped                     ;
; G3_HIGH                       ; 1                      ; Untyped                     ;
; E0_HIGH                       ; 1                      ; Untyped                     ;
; E1_HIGH                       ; 1                      ; Untyped                     ;
; E2_HIGH                       ; 1                      ; Untyped                     ;
; E3_HIGH                       ; 1                      ; Untyped                     ;
; L0_LOW                        ; 1                      ; Untyped                     ;
; L1_LOW                        ; 1                      ; Untyped                     ;
; G0_LOW                        ; 1                      ; Untyped                     ;
; G1_LOW                        ; 1                      ; Untyped                     ;
; G2_LOW                        ; 1                      ; Untyped                     ;
; G3_LOW                        ; 1                      ; Untyped                     ;
; E0_LOW                        ; 1                      ; Untyped                     ;
; E1_LOW                        ; 1                      ; Untyped                     ;
; E2_LOW                        ; 1                      ; Untyped                     ;
; E3_LOW                        ; 1                      ; Untyped                     ;
; L0_INITIAL                    ; 1                      ; Untyped                     ;
; L1_INITIAL                    ; 1                      ; Untyped                     ;
; G0_INITIAL                    ; 1                      ; Untyped                     ;
; G1_INITIAL                    ; 1                      ; Untyped                     ;
; G2_INITIAL                    ; 1                      ; Untyped                     ;
; G3_INITIAL                    ; 1                      ; Untyped                     ;
; E0_INITIAL                    ; 1                      ; Untyped                     ;
; E1_INITIAL                    ; 1                      ; Untyped                     ;
; E2_INITIAL                    ; 1                      ; Untyped                     ;
; E3_INITIAL                    ; 1                      ; Untyped                     ;
; L0_MODE                       ; BYPASS                 ; Untyped                     ;
; L1_MODE                       ; BYPASS                 ; Untyped                     ;
; G0_MODE                       ; BYPASS                 ; Untyped                     ;
; G1_MODE                       ; BYPASS                 ; Untyped                     ;
; G2_MODE                       ; BYPASS                 ; Untyped                     ;
; G3_MODE                       ; BYPASS                 ; Untyped                     ;
; E0_MODE                       ; BYPASS                 ; Untyped                     ;
; E1_MODE                       ; BYPASS                 ; Untyped                     ;
; E2_MODE                       ; BYPASS                 ; Untyped                     ;
; E3_MODE                       ; BYPASS                 ; Untyped                     ;
; L0_PH                         ; 0                      ; Untyped                     ;
; L1_PH                         ; 0                      ; Untyped                     ;
; G0_PH                         ; 0                      ; Untyped                     ;
; G1_PH                         ; 0                      ; Untyped                     ;
; G2_PH                         ; 0                      ; Untyped                     ;
; G3_PH                         ; 0                      ; Untyped                     ;
; E0_PH                         ; 0                      ; Untyped                     ;
; E1_PH                         ; 0                      ; Untyped                     ;
; E2_PH                         ; 0                      ; Untyped                     ;
; E3_PH                         ; 0                      ; Untyped                     ;
; M_PH                          ; 0                      ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                     ;
; CLK0_COUNTER                  ; G0                     ; Untyped                     ;
; CLK1_COUNTER                  ; G0                     ; Untyped                     ;
; CLK2_COUNTER                  ; G0                     ; Untyped                     ;
; CLK3_COUNTER                  ; G0                     ; Untyped                     ;
; CLK4_COUNTER                  ; G0                     ; Untyped                     ;
; CLK5_COUNTER                  ; G0                     ; Untyped                     ;
; CLK6_COUNTER                  ; E0                     ; Untyped                     ;
; CLK7_COUNTER                  ; E1                     ; Untyped                     ;
; CLK8_COUNTER                  ; E2                     ; Untyped                     ;
; CLK9_COUNTER                  ; E3                     ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                     ;
; M_TIME_DELAY                  ; 0                      ; Untyped                     ;
; N_TIME_DELAY                  ; 0                      ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                     ;
; VCO_POST_SCALE                ; 0                      ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone                ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                     ;
; PORT_CLK2                     ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                     ;
; CBXI_PARAMETER                ; NOTHING                ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                     ;
; WIDTH_CLOCK                   ; 6                      ; Untyped                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone                ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE              ;
+-------------------------------+------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fz80:Z80|seq:seq ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; S_IF1          ; 0000  ; Unsigned Binary                      ;
; S_IF2          ; 0001  ; Unsigned Binary                      ;
; S_IMM1         ; 0010  ; Unsigned Binary                      ;
; S_IMM2         ; 0011  ; Unsigned Binary                      ;
; S_MR1          ; 0100  ; Unsigned Binary                      ;
; S_MR2          ; 0101  ; Unsigned Binary                      ;
; S_DISP         ; 0110  ; Unsigned Binary                      ;
; S_IN           ; 0111  ; Unsigned Binary                      ;
; S_IACK         ; 1000  ; Unsigned Binary                      ;
; S_MW1          ; 1100  ; Unsigned Binary                      ;
; S_MW2          ; 1101  ; Unsigned Binary                      ;
; S_OUT          ; 1111  ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: crtc:crtc ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; START_H        ; 192   ; Signed Integer                ;
; END_H          ; 832   ; Signed Integer                ;
; START_V        ; 40    ; Signed Integer                ;
; END_V          ; 240   ; Signed Integer                ;
; CHCNT_RESET_V  ; 39    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; CLEAR1               ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; CLEAR1               ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_hh52      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; S_OPCODE       ; 0     ; Signed Integer              ;
; S_LDI0         ; 1     ; Signed Integer              ;
; S_LDI1         ; 2     ; Signed Integer              ;
; S_B0           ; 3     ; Signed Integer              ;
; S_B1           ; 4     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 4                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; CLEAR1               ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; CLEAR1               ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_4k52      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 66                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 66                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 63584                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 10161                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                              ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 222                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone                          ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-------------------------------+-------------------+
; Parameter Name                     ; Value                         ; Type              ;
+------------------------------------+-------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped           ;
; OPERATION_MODE                     ; ROM                           ; Untyped           ;
; WIDTH_A                            ; 8                             ; Untyped           ;
; WIDTHAD_A                          ; 11                            ; Untyped           ;
; NUMWORDS_A                         ; 2048                          ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped           ;
; WIDTH_B                            ; 1                             ; Untyped           ;
; WIDTHAD_B                          ; 1                             ; Untyped           ;
; NUMWORDS_B                         ; 1                             ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped           ;
; BYTE_SIZE                          ; 8                             ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped           ;
; INIT_FILE                          ; db/PC8001.rom0_cg_cbc.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped           ;
; ENABLE_ECC                         ; FALSE                         ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone                       ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_ph51               ; Untyped           ;
+------------------------------------+-------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0 ;
+------------------------------------+------------------------+-----------------------------------+
; Parameter Name                     ; Value                  ; Type                              ;
+------------------------------------+------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                           ;
; OPERATION_MODE                     ; ROM                    ; Untyped                           ;
; WIDTH_A                            ; 4                      ; Untyped                           ;
; WIDTHAD_A                          ; 10                     ; Untyped                           ;
; NUMWORDS_A                         ; 1024                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WIDTH_B                            ; 1                      ; Untyped                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                           ;
; INIT_FILE                          ; PC8001.pc80010.rtl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone                ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_qku         ; Untyped                           ;
+------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; pll0:system_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 46728                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 4                                                             ;
; Entity Instance                           ; crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 512                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 512                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 4                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 512                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 4                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "rtc:rtc"               ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; ind  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; address_a[9..6] ; Input  ; Info     ; Stuck at GND           ;
; data_b          ; Input  ; Info     ; Stuck at GND           ;
; address_b[8..5] ; Input  ; Info     ; Stuck at GND           ;
; wren_b          ; Input  ; Info     ; Stuck at GND           ;
; enable_b        ; Input  ; Info     ; Stuck at VCC           ;
; aclr_a          ; Input  ; Info     ; Stuck at GND           ;
; aclr_b          ; Input  ; Info     ; Stuck at GND           ;
; q_a             ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "crtc:crtc|ARAMB4_S8_S8:rowbuf"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; data_a          ; Input  ; Info     ; Stuck at GND           ;
; wren_a          ; Input  ; Info     ; Stuck at GND           ;
; address_a[8..7] ; Input  ; Info     ; Stuck at GND           ;
; address_b[8..7] ; Input  ; Info     ; Stuck at GND           ;
; enable_a        ; Input  ; Info     ; Stuck at VCC           ;
; enable_b        ; Input  ; Info     ; Stuck at VCC           ;
; aclr_a          ; Input  ; Info     ; Stuck at GND           ;
; aclr_b          ; Input  ; Info     ; Stuck at GND           ;
; q_b             ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "crtc:crtc"                                                                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ram_adr[16..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ram_ce_n        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ram_oe_n        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ram_we_n        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80|alu:alu"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; co[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80"                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; intreq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmireq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; intack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
; mr         ; Output ; Info     ; Explicitly unconnected                                                              ;
; m1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; radr       ; Output ; Info     ; Explicitly unconnected                                                              ;
; nmiack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll0:system_clk"         ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 66                  ; 66               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:11     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                       ;
+---------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; Name                ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                   ; Details ;
+---------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; IO_D[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[0]~0                                                                                           ; N/A     ;
; IO_D[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[0]~0                                                                                           ; N/A     ;
; IO_D[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[1]~1                                                                                           ; N/A     ;
; IO_D[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[1]~1                                                                                           ; N/A     ;
; IO_D[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[2]~2                                                                                           ; N/A     ;
; IO_D[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[2]~2                                                                                           ; N/A     ;
; IO_D[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[3]~3                                                                                           ; N/A     ;
; IO_D[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[3]~3                                                                                           ; N/A     ;
; IO_D[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[4]~4                                                                                           ; N/A     ;
; IO_D[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[4]~4                                                                                           ; N/A     ;
; IO_D[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[5]~5                                                                                           ; N/A     ;
; IO_D[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[5]~5                                                                                           ; N/A     ;
; IO_D[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[6]~6                                                                                           ; N/A     ;
; IO_D[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[6]~6                                                                                           ; N/A     ;
; IO_D[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[7]~7                                                                                           ; N/A     ;
; IO_D[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_D[7]~7                                                                                           ; N/A     ;
; IO_USB_DM           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_USB_DM~0                                                                                         ; N/A     ;
; IO_USB_DM           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_USB_DM~0                                                                                         ; N/A     ;
; IO_USB_DP           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_USB_DP~0                                                                                         ; N/A     ;
; IO_USB_DP           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IO_USB_DP~0                                                                                         ; N/A     ;
; I_CLK_21M           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_CLK_21M                                                                                           ; N/A     ;
; I_nRESET            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_nRESET                                                                                            ; N/A     ;
; I_nRESET            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_nRESET                                                                                            ; N/A     ;
; O_A[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~0                                                                                       ; N/A     ;
; O_A[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~0                                                                                       ; N/A     ;
; O_A[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~10                                                                                      ; N/A     ;
; O_A[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~10                                                                                      ; N/A     ;
; O_A[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~11                                                                                      ; N/A     ;
; O_A[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~11                                                                                      ; N/A     ;
; O_A[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~12                                                                                      ; N/A     ;
; O_A[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~12                                                                                      ; N/A     ;
; O_A[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~13                                                                                      ; N/A     ;
; O_A[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~13                                                                                      ; N/A     ;
; O_A[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~14                                                                                      ; N/A     ;
; O_A[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~14                                                                                      ; N/A     ;
; O_A[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~1                                                                                       ; N/A     ;
; O_A[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~1                                                                                       ; N/A     ;
; O_A[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~2                                                                                       ; N/A     ;
; O_A[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~2                                                                                       ; N/A     ;
; O_A[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~3                                                                                       ; N/A     ;
; O_A[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~3                                                                                       ; N/A     ;
; O_A[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~4                                                                                       ; N/A     ;
; O_A[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~4                                                                                       ; N/A     ;
; O_A[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~5                                                                                       ; N/A     ;
; O_A[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~5                                                                                       ; N/A     ;
; O_A[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~6                                                                                       ; N/A     ;
; O_A[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~6                                                                                       ; N/A     ;
; O_A[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~7                                                                                       ; N/A     ;
; O_A[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~7                                                                                       ; N/A     ;
; O_A[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~8                                                                                       ; N/A     ;
; O_A[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~8                                                                                       ; N/A     ;
; O_A[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~9                                                                                       ; N/A     ;
; O_A[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_o_address~9                                                                                       ; N/A     ;
; O_nCS1              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_rom_n_ce~0                                                                                        ; N/A     ;
; O_nCS1              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_rom_n_ce~0                                                                                        ; N/A     ;
; O_nCS2              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_ram_n_ce~0                                                                                        ; N/A     ;
; O_nCS2              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_ram_n_ce~0                                                                                        ; N/A     ;
; O_nRD               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_romram_n_oe~0                                                                                     ; N/A     ;
; O_nRD               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_romram_n_oe~0                                                                                     ; N/A     ;
; O_nWR               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_ram_n_we~0                                                                                        ; N/A     ;
; O_nWR               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; w_ram_n_we~0                                                                                        ; N/A     ;
; cpu_data_in[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[0]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[0]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[1]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[1]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[2]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[2]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[3]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[3]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[4]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[4]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[5]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[5]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[6]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[6]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[7]~COMBOUT                                                                ; N/A     ;
; cpu_data_in[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|reg_2:reg_adrl|q[7]~COMBOUT                                                                ; N/A     ;
; fz80:Z80|adr[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux23~3                                                                                    ; N/A     ;
; fz80:Z80|adr[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux23~3                                                                                    ; N/A     ;
; fz80:Z80|adr[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux13~4                                                                                    ; N/A     ;
; fz80:Z80|adr[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux13~4                                                                                    ; N/A     ;
; fz80:Z80|adr[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux12~4                                                                                    ; N/A     ;
; fz80:Z80|adr[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux12~4                                                                                    ; N/A     ;
; fz80:Z80|adr[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux11~4                                                                                    ; N/A     ;
; fz80:Z80|adr[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux11~4                                                                                    ; N/A     ;
; fz80:Z80|adr[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux10~4                                                                                    ; N/A     ;
; fz80:Z80|adr[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux10~4                                                                                    ; N/A     ;
; fz80:Z80|adr[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux9~4                                                                                     ; N/A     ;
; fz80:Z80|adr[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux9~4                                                                                     ; N/A     ;
; fz80:Z80|adr[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux8~4                                                                                     ; N/A     ;
; fz80:Z80|adr[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux8~4                                                                                     ; N/A     ;
; fz80:Z80|adr[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux22~3                                                                                    ; N/A     ;
; fz80:Z80|adr[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux22~3                                                                                    ; N/A     ;
; fz80:Z80|adr[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux21~3                                                                                    ; N/A     ;
; fz80:Z80|adr[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux21~3                                                                                    ; N/A     ;
; fz80:Z80|adr[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux20~3                                                                                    ; N/A     ;
; fz80:Z80|adr[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux20~3                                                                                    ; N/A     ;
; fz80:Z80|adr[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux19~3                                                                                    ; N/A     ;
; fz80:Z80|adr[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux19~3                                                                                    ; N/A     ;
; fz80:Z80|adr[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux18~3                                                                                    ; N/A     ;
; fz80:Z80|adr[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux18~3                                                                                    ; N/A     ;
; fz80:Z80|adr[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux17~3                                                                                    ; N/A     ;
; fz80:Z80|adr[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux17~3                                                                                    ; N/A     ;
; fz80:Z80|adr[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux16~3                                                                                    ; N/A     ;
; fz80:Z80|adr[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux16~3                                                                                    ; N/A     ;
; fz80:Z80|adr[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux15~4                                                                                    ; N/A     ;
; fz80:Z80|adr[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux15~4                                                                                    ; N/A     ;
; fz80:Z80|adr[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux14~4                                                                                    ; N/A     ;
; fz80:Z80|adr[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|Mux14~4                                                                                    ; N/A     ;
; kbd_adr[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[0]                                                                                          ; N/A     ;
; kbd_adr[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[0]                                                                                          ; N/A     ;
; kbd_adr[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[1]                                                                                          ; N/A     ;
; kbd_adr[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[1]                                                                                          ; N/A     ;
; kbd_adr[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[2]                                                                                          ; N/A     ;
; kbd_adr[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[2]                                                                                          ; N/A     ;
; kbd_adr[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[3]                                                                                          ; N/A     ;
; kbd_adr[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; kbd_adr[3]                                                                                          ; N/A     ;
; ukp:ukp|kbd_data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[0] ; N/A     ;
; ukp:ukp|kbd_data[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[0] ; N/A     ;
; ukp:ukp|kbd_data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[1] ; N/A     ;
; ukp:ukp|kbd_data[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[1] ; N/A     ;
; ukp:ukp|kbd_data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[2] ; N/A     ;
; ukp:ukp|kbd_data[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[2] ; N/A     ;
; ukp:ukp|kbd_data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[3] ; N/A     ;
; ukp:ukp|kbd_data[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[3] ; N/A     ;
; ukp:ukp|kbd_data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[4] ; N/A     ;
; ukp:ukp|kbd_data[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[4] ; N/A     ;
; ukp:ukp|kbd_data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[5] ; N/A     ;
; ukp:ukp|kbd_data[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[5] ; N/A     ;
; ukp:ukp|kbd_data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[6] ; N/A     ;
; ukp:ukp|kbd_data[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[6] ; N/A     ;
; ukp:ukp|kbd_data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[7] ; N/A     ;
; ukp:ukp|kbd_data[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|q_b[7] ; N/A     ;
+---------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sat Mar 03 21:51:05 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PC8001 -c PC8001
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file rtl/ukprom.v
    Info: Found entity 1: ukprom
Info: Found 2 design units, including 2 entities, in source file rtl/ukp.v
    Info: Found entity 1: ukp
    Info: Found entity 2: keymap
Info: Found 0 design units, including 0 entities, in source file rtl/switch.v
Info: Found 8 design units, including 8 entities, in source file rtl/rtc.v
    Info: Found entity 1: rtc
    Info: Found entity 2: count10c
    Info: Found entity 3: count101
    Info: Found entity 4: count10
    Info: Found entity 5: count3c
    Info: Found entity 6: count4c
    Info: Found entity 7: count6
    Info: Found entity 8: count121
Info: Found 1 design units, including 1 entities, in source file rtl/pc.v
    Info: Found entity 1: pc8001
Info: Found 3 design units, including 3 entities, in source file rtl/crtc.v
    Info: Found entity 1: crtc
    Info: Found entity 2: colordata
    Info: Found entity 3: cg
Info: Found 1 design units, including 1 entities, in source file rtl/clockgen.v
    Info: Found entity 1: clockgen
Info: Found 1 design units, including 1 entities, in source file rtl/boot.v
    Info: Found entity 1: boot
Warning (10463): Verilog HDL Declaration warning at fz80.v(286): "logic" is SystemVerilog-2005 keyword
Info: Found 15 design units, including 15 entities, in source file rtl/fz80/fz80.v
    Info: Found entity 1: fz80
    Info: Found entity 2: seq
    Info: Found entity 3: asu
    Info: Found entity 4: alu
    Info: Found entity 5: reg_a
    Info: Found entity 6: reg_f
    Info: Found entity 7: reg_simple
    Info: Found entity 8: reg_simplec
    Info: Found entity 9: reg_dual2
    Info: Found entity 10: reg_2
    Info: Found entity 11: reg_2s
    Info: Found entity 12: reg_quad3
    Info: Found entity 13: reg_pch
    Info: Found entity 14: reg_pcl
    Info: Found entity 15: reg_r
Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s8_s8.v
    Info: Found entity 1: ARAMB4_S8_S8
Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4_s8.v
    Info: Found entity 1: ARAMB4_S4_S8
Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4.v
    Info: Found entity 1: ARAMB4_S4
Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_rom.v
    Info: Found entity 1: altip_inside_rom
Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_ram_32kb.v
    Info: Found entity 1: altip_inside_ram_32KB
Info: Found 1 design units, including 1 entities, in source file rtl/altip/pll0.v
    Info: Found entity 1: pll0
Warning (10236): Verilog HDL Implicit Net warning at rtc.v(21): created implicit net for "cnt_cy"
Warning (10236): Verilog HDL Implicit Net warning at pc.v(389): created implicit net for "m1"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(14): created implicit net for "full_a"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(15): created implicit net for "full_b"
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(662): created implicit net for "iff2"
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(819): created implicit net for "co_pc"
Info: Elaborating entity "pc8001" for the top level hierarchy
Warning (10858): Verilog HDL warning at pc.v(150): object w_iplrom_do used but never assigned
Warning (10036): Verilog HDL or VHDL warning at pc.v(186): object "w_i_sw_0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(189): object "w_i_sw_1" assigned a value but never read
Warning (10858): Verilog HDL warning at pc.v(197): object w_inside_ram_data used but never assigned
Warning (10036): Verilog HDL or VHDL warning at pc.v(260): object "porte0h" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(261): object "portefh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(307): object "w_memmory_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(502): object "narrow_wr" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at pc.v(236): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at pc.v(329): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at pc.v(583): truncated value with size 32 to match size of target (12)
Warning (10034): Output port "debug" at pc.v(85) has no driver
Info: Elaborating entity "pll0" for hierarchy "pll0:system_clk"
Info: Elaborating entity "altpll" for hierarchy "pll0:system_clk|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll0:system_clk|altpll:altpll_component"
Info: Instantiated megafunction "pll0:system_clk|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "7"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "9"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "4"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "9"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK1"
    Info: Parameter "inclk0_input_frequency" = "46728"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll0"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "fz80" for hierarchy "fz80:Z80"
Info (10264): Verilog HDL Case Statement information at fz80.v(82): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fz80.v(154): all case item expressions in this case statement are onehot
Info: Elaborating entity "alu" for hierarchy "fz80:Z80|alu:alu"
Info: Elaborating entity "asu" for hierarchy "fz80:Z80|asu:asu"
Warning (10230): Verilog HDL assignment warning at fz80.v(1122): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fz80.v(1165): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at fz80.v(1166): truncated value with size 8 to match size of target (7)
Info: Elaborating entity "seq" for hierarchy "fz80:Z80|seq:seq"
Info: Elaborating entity "reg_a" for hierarchy "fz80:Z80|reg_a:reg_a"
Info: Elaborating entity "reg_f" for hierarchy "fz80:Z80|reg_f:reg_f"
Info: Elaborating entity "reg_dual2" for hierarchy "fz80:Z80|reg_dual2:reg_b"
Info: Elaborating entity "reg_quad3" for hierarchy "fz80:Z80|reg_quad3:reg_h"
Info: Elaborating entity "reg_2s" for hierarchy "fz80:Z80|reg_2s:reg_sph"
Info: Elaborating entity "reg_pch" for hierarchy "fz80:Z80|reg_pch:reg_pch"
Info: Elaborating entity "reg_pcl" for hierarchy "fz80:Z80|reg_pcl:reg_pcl"
Info: Elaborating entity "reg_2" for hierarchy "fz80:Z80|reg_2:reg_adrh"
Info: Elaborating entity "reg_r" for hierarchy "fz80:Z80|reg_r:reg_r"
Info: Elaborating entity "reg_simplec" for hierarchy "fz80:Z80|reg_simplec:reg_i"
Info: Elaborating entity "reg_simple" for hierarchy "fz80:Z80|reg_simple:reg_data"
Info: Elaborating entity "crtc" for hierarchy "crtc:crtc"
Warning (10230): Verilog HDL assignment warning at crtc.v(93): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at crtc.v(103): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(107): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at crtc.v(108): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at crtc.v(111): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at crtc.v(128): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at crtc.v(129): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(142): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(143): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at crtc.v(157): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at crtc.v(170): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "colordata" for hierarchy "crtc:crtc|colordata:colordata"
Info: Elaborating entity "ARAMB4_S8_S8" for hierarchy "crtc:crtc|ARAMB4_S8_S8:rowbuf"
Info: Elaborating entity "altsyncram" for hierarchy "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component"
Info: Instantiated megafunction "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "width_a" = "8"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "CLEAR0"
    Info: Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info: Parameter "address_aclr_a" = "CLEAR0"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_b" = "CLEAR1"
    Info: Parameter "wrcontrol_aclr_b" = "CLEAR1"
    Info: Parameter "address_aclr_b" = "CLEAR1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "intended_device_family" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hh52.tdf
    Info: Found entity 1: altsyncram_hh52
Info: Elaborating entity "altsyncram_hh52" for hierarchy "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated"
Info: Elaborating entity "cg" for hierarchy "crtc:crtc|cg:cg"
Info: Elaborating entity "ukp" for hierarchy "ukp:ukp"
Warning (10230): Verilog HDL assignment warning at ukp.v(92): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ukp.v(108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ukp.v(118): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ukp.v(124): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ukp.v(126): truncated value with size 32 to match size of target (14)
Info: Elaborating entity "clockgen" for hierarchy "ukp:ukp|clockgen:clockgen"
Warning (10230): Verilog HDL assignment warning at clockgen.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clockgen.v(21): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at clockgen.v(25): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "ukprom" for hierarchy "ukp:ukp|ukprom:ukprom"
Info: Elaborating entity "keymap" for hierarchy "ukp:ukp|keymap:keymap"
Info: Elaborating entity "ARAMB4_S4_S8" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard"
Info: Elaborating entity "altsyncram" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "width_a" = "4"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "CLEAR0"
    Info: Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info: Parameter "address_aclr_a" = "CLEAR0"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_b" = "CLEAR1"
    Info: Parameter "wrcontrol_aclr_b" = "CLEAR1"
    Info: Parameter "address_aclr_b" = "CLEAR1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "intended_device_family" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4k52.tdf
    Info: Found entity 1: altsyncram_4k52
Info: Elaborating entity "altsyncram_4k52" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated"
Info: Elaborating entity "rtc" for hierarchy "rtc:rtc"
Warning (10230): Verilog HDL assignment warning at rtc.v(56): truncated value with size 32 to match size of target (24)
Info: Elaborating entity "count10" for hierarchy "rtc:rtc|count10:c_second0"
Warning (10230): Verilog HDL assignment warning at rtc.v(125): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "count6" for hierarchy "rtc:rtc|count6:c_second1"
Warning (10230): Verilog HDL assignment warning at rtc.v(164): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "count10c" for hierarchy "rtc:rtc|count10c:c_hour0"
Warning (10230): Verilog HDL assignment warning at rtc.v(94): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "count3c" for hierarchy "rtc:rtc|count3c:c_hour1"
Warning (10230): Verilog HDL assignment warning at rtc.v(138): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "count101" for hierarchy "rtc:rtc|count101:c_day0"
Warning (10230): Verilog HDL assignment warning at rtc.v(110): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "count4c" for hierarchy "rtc:rtc|count4c:c_day1"
Warning (10230): Verilog HDL assignment warning at rtc.v(150): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "count121" for hierarchy "rtc:rtc|count121:c_month"
Warning (10230): Verilog HDL assignment warning at rtc.v(178): truncated value with size 32 to match size of target (4)
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fl14.tdf
    Info: Found entity 1: altsyncram_fl14
Info: Found 1 design units, including 1 entities, in source file db/mux_lgc.tdf
    Info: Found entity 1: mux_lgc
Info: Found 1 design units, including 1 entities, in source file db/decode_9jf.tdf
    Info: Found entity 1: decode_9jf
Info: Found 1 design units, including 1 entities, in source file db/cntr_l4i.tdf
    Info: Found entity 1: cntr_l4i
Info: Found 1 design units, including 1 entities, in source file db/cmpr_p4c.tdf
    Info: Found entity 1: cmpr_p4c
Info: Found 1 design units, including 1 entities, in source file db/cntr_4ti.tdf
    Info: Found entity 1: cntr_4ti
Info: Found 1 design units, including 1 entities, in source file db/cntr_84i.tdf
    Info: Found entity 1: cntr_84i
Info: Found 1 design units, including 1 entities, in source file db/cmpr_n4c.tdf
    Info: Found entity 1: cmpr_n4c
Info: Found 1 design units, including 1 entities, in source file db/cntr_umi.tdf
    Info: Found entity 1: cntr_umi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_j4c.tdf
    Info: Found entity 1: cmpr_j4c
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "crtc:crtc|cg:cg|Ram0_rtl_0" 
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/PC8001.rom0_cg_cbc.hdl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "ukp:ukp|ukprom:ukprom|WideOr7_rtl_0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to PC8001.pc80010.rtl.mif
Info: Elaborated megafunction instantiation "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0"
Info: Instantiated megafunction "crtc:crtc|cg:cg|altsyncram:Ram0_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/PC8001.rom0_cg_cbc.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ph51.tdf
    Info: Found entity 1: altsyncram_ph51
Info: Elaborated megafunction instantiation "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0"
Info: Instantiated megafunction "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "4"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "PC8001.pc80010.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qku.tdf
    Info: Found entity 1: altsyncram_qku
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug[0]" is stuck at GND
    Warning (13410): Pin "debug[1]" is stuck at GND
    Warning (13410): Pin "debug[2]" is stuck at GND
    Warning (13410): Pin "debug[3]" is stuck at GND
    Warning (13410): Pin "debug[4]" is stuck at GND
    Warning (13410): Pin "debug[5]" is stuck at GND
    Warning (13410): Pin "debug[6]" is stuck at GND
    Warning (13410): Pin "debug[7]" is stuck at GND
Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below.
    Info: Register "fz80:Z80|seq:seq|iff1" lost all its fanouts during netlist optimizations.
    Info: Register "fz80:Z80|seq:seq|intmode[0]" lost all its fanouts during netlist optimizations.
    Info: Register "fz80:Z80|seq:seq|intmode[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ukp:ukp|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "ukp:ukp|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "crtc:crtc|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "crtc:crtc|state~6" lost all its fanouts during netlist optimizations.
Info: Removed 4 MSB VCC or GND address nodes from RAM block "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_4k52:auto_generated|ALTSYNCRAM"
Info: Removed 2 MSB VCC or GND address nodes from RAM block "crtc:crtc|ARAMB4_S8_S8:rowbuf|altsyncram:altsyncram_component|altsyncram_hh52:auto_generated|ALTSYNCRAM"
Info: Registers with preset signals will power-up high
Info: Generated suppressed messages file D:/home/inouema/work/git/pc-8001on1chipmsx/project/PC8001.map.smsg
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "pll0:system_clk|altpll:altpll_component|pll"
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I_CLK_EXT"
    Warning (15610): No output dependent on input pin "I_SW_0"
    Warning (15610): No output dependent on input pin "I_SW_1"
Info: Implemented 3765 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 41 output pins
    Info: Implemented 10 bidirectional pins
    Info: Implemented 3614 logic cells
    Info: Implemented 90 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Sat Mar 03 21:51:26 2012
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/home/inouema/work/git/pc-8001on1chipmsx/project/PC8001.map.smsg.


