// Seed: 1355189909
module module_0;
  assign module_1.id_6 = 0;
  reg id_1;
  always @(id_1 or posedge id_1) begin : LABEL_0
    id_1 <= -1'b0;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output supply1 id_2,
    output wor id_3,
    output wor id_4,
    output logic id_5,
    output supply1 id_6,
    input tri id_7
);
  wire [-1 : -1 'd0] id_9;
  module_0 modCall_1 ();
  always @(negedge -1) begin : LABEL_0
    id_5 <= "";
  end
endmodule
