/// Auto-generated bit field definitions for PWM0
/// Device: ATSAME70J20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70j20b::pwm0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// PWM0 Bit Field Definitions
// ============================================================================

/// CLK - PWM Clock Register
namespace clk {
    /// CLKA Divide Factor
    /// Position: 0, Width: 8
    using DIVA = BitField<0, 8>;
    constexpr uint32_t DIVA_Pos = 0;
    constexpr uint32_t DIVA_Msk = DIVA::mask;
    /// Enumerated values for DIVA
    namespace diva {
        constexpr uint32_t CLKA_POFF = 0;
        constexpr uint32_t PREA = 1;
    }

    /// CLKA Source Clock Selection
    /// Position: 8, Width: 4
    using PREA = BitField<8, 4>;
    constexpr uint32_t PREA_Pos = 8;
    constexpr uint32_t PREA_Msk = PREA::mask;
    /// Enumerated values for PREA
    namespace prea {
        constexpr uint32_t CLK = 0;
        constexpr uint32_t CLK_DIV2 = 1;
        constexpr uint32_t CLK_DIV4 = 2;
        constexpr uint32_t CLK_DIV8 = 3;
        constexpr uint32_t CLK_DIV16 = 4;
        constexpr uint32_t CLK_DIV32 = 5;
        constexpr uint32_t CLK_DIV64 = 6;
        constexpr uint32_t CLK_DIV128 = 7;
        constexpr uint32_t CLK_DIV256 = 8;
        constexpr uint32_t CLK_DIV512 = 9;
        constexpr uint32_t CLK_DIV1024 = 10;
    }

    /// CLKB Divide Factor
    /// Position: 16, Width: 8
    using DIVB = BitField<16, 8>;
    constexpr uint32_t DIVB_Pos = 16;
    constexpr uint32_t DIVB_Msk = DIVB::mask;
    /// Enumerated values for DIVB
    namespace divb {
        constexpr uint32_t CLKB_POFF = 0;
        constexpr uint32_t PREB = 1;
    }

    /// CLKB Source Clock Selection
    /// Position: 24, Width: 4
    using PREB = BitField<24, 4>;
    constexpr uint32_t PREB_Pos = 24;
    constexpr uint32_t PREB_Msk = PREB::mask;
    /// Enumerated values for PREB
    namespace preb {
        constexpr uint32_t CLK = 0;
        constexpr uint32_t CLK_DIV2 = 1;
        constexpr uint32_t CLK_DIV4 = 2;
        constexpr uint32_t CLK_DIV8 = 3;
        constexpr uint32_t CLK_DIV16 = 4;
        constexpr uint32_t CLK_DIV32 = 5;
        constexpr uint32_t CLK_DIV64 = 6;
        constexpr uint32_t CLK_DIV128 = 7;
        constexpr uint32_t CLK_DIV256 = 8;
        constexpr uint32_t CLK_DIV512 = 9;
        constexpr uint32_t CLK_DIV1024 = 10;
    }

}  // namespace clk

/// CMPV - PWM Comparison 0 Value Register
namespace cmpv {
    /// Comparison x Value
    /// Position: 0, Width: 24
    using CV = BitField<0, 24>;
    constexpr uint32_t CV_Pos = 0;
    constexpr uint32_t CV_Msk = CV::mask;

    /// Comparison x Value Mode
    /// Position: 24, Width: 1
    using CVM = BitField<24, 1>;
    constexpr uint32_t CVM_Pos = 24;
    constexpr uint32_t CVM_Msk = CVM::mask;
    /// Enumerated values for CVM
    namespace cvm {
        constexpr uint32_t COMPARE_AT_INCREMENT = 0;
        constexpr uint32_t COMPARE_AT_DECREMENT = 1;
    }

}  // namespace cmpv

/// CMR - PWM Channel Mode Register
namespace cmr {
    /// Channel Pre-scaler
    /// Position: 0, Width: 4
    using CPRE = BitField<0, 4>;
    constexpr uint32_t CPRE_Pos = 0;
    constexpr uint32_t CPRE_Msk = CPRE::mask;
    /// Enumerated values for CPRE
    namespace cpre {
        constexpr uint32_t MCK = 0;
        constexpr uint32_t MCK_DIV_2 = 1;
        constexpr uint32_t MCK_DIV_4 = 2;
        constexpr uint32_t MCK_DIV_8 = 3;
        constexpr uint32_t MCK_DIV_16 = 4;
        constexpr uint32_t MCK_DIV_32 = 5;
        constexpr uint32_t MCK_DIV_64 = 6;
        constexpr uint32_t MCK_DIV_128 = 7;
        constexpr uint32_t MCK_DIV_256 = 8;
        constexpr uint32_t MCK_DIV_512 = 9;
        constexpr uint32_t MCK_DIV_1024 = 10;
        constexpr uint32_t CLKA = 11;
        constexpr uint32_t CLKB = 12;
    }

    /// Channel Alignment
    /// Position: 8, Width: 1
    using CALG = BitField<8, 1>;
    constexpr uint32_t CALG_Pos = 8;
    constexpr uint32_t CALG_Msk = CALG::mask;
    /// Enumerated values for CALG
    namespace calg {
        constexpr uint32_t LEFT_ALIGNED = 0;
        constexpr uint32_t CENTER_ALIGNED = 1;
    }

    /// Channel Polarity
    /// Position: 9, Width: 1
    using CPOL = BitField<9, 1>;
    constexpr uint32_t CPOL_Pos = 9;
    constexpr uint32_t CPOL_Msk = CPOL::mask;
    /// Enumerated values for CPOL
    namespace cpol {
        constexpr uint32_t LOW_POLARITY = 0;
        constexpr uint32_t HIGH_POLARITY = 1;
    }

    /// Counter Event Selection
    /// Position: 10, Width: 1
    using CES = BitField<10, 1>;
    constexpr uint32_t CES_Pos = 10;
    constexpr uint32_t CES_Msk = CES::mask;
    /// Enumerated values for CES
    namespace ces {
        constexpr uint32_t SINGLE_EVENT = 0;
        constexpr uint32_t DOUBLE_EVENT = 1;
    }

    /// Update Selection
    /// Position: 11, Width: 1
    using UPDS = BitField<11, 1>;
    constexpr uint32_t UPDS_Pos = 11;
    constexpr uint32_t UPDS_Msk = UPDS::mask;
    /// Enumerated values for UPDS
    namespace upds {
        constexpr uint32_t UPDATE_AT_PERIOD = 0;
        constexpr uint32_t UPDATE_AT_HALF_PERIOD = 1;
    }

    /// Disabled Polarity Inverted
    /// Position: 12, Width: 1
    using DPOLI = BitField<12, 1>;
    constexpr uint32_t DPOLI_Pos = 12;
    constexpr uint32_t DPOLI_Msk = DPOLI::mask;

    /// Timer Counter Trigger Selection
    /// Position: 13, Width: 1
    using TCTS = BitField<13, 1>;
    constexpr uint32_t TCTS_Pos = 13;
    constexpr uint32_t TCTS_Msk = TCTS::mask;

    /// Dead-Time Generator Enable
    /// Position: 16, Width: 1
    using DTE = BitField<16, 1>;
    constexpr uint32_t DTE_Pos = 16;
    constexpr uint32_t DTE_Msk = DTE::mask;

    /// Dead-Time PWMHx Output Inverted
    /// Position: 17, Width: 1
    using DTHI = BitField<17, 1>;
    constexpr uint32_t DTHI_Pos = 17;
    constexpr uint32_t DTHI_Msk = DTHI::mask;

    /// Dead-Time PWMLx Output Inverted
    /// Position: 18, Width: 1
    using DTLI = BitField<18, 1>;
    constexpr uint32_t DTLI_Pos = 18;
    constexpr uint32_t DTLI_Msk = DTLI::mask;

    /// Push-Pull Mode
    /// Position: 19, Width: 1
    using PPM = BitField<19, 1>;
    constexpr uint32_t PPM_Pos = 19;
    constexpr uint32_t PPM_Msk = PPM::mask;

}  // namespace cmr

/// ENA - PWM Enable Register
namespace ena {
    /// Channel ID
    /// Position: 0, Width: 1
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Channel ID
    /// Position: 1, Width: 1
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Channel ID
    /// Position: 2, Width: 1
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Channel ID
    /// Position: 3, Width: 1
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

}  // namespace ena

/// CMPVUPD - PWM Comparison 0 Value Update Register
namespace cmpvupd {
    /// Comparison x Value Update
    /// Position: 0, Width: 24
    using CVUPD = BitField<0, 24>;
    constexpr uint32_t CVUPD_Pos = 0;
    constexpr uint32_t CVUPD_Msk = CVUPD::mask;

    /// Comparison x Value Mode Update
    /// Position: 24, Width: 1
    using CVMUPD = BitField<24, 1>;
    constexpr uint32_t CVMUPD_Pos = 24;
    constexpr uint32_t CVMUPD_Msk = CVMUPD::mask;

}  // namespace cmpvupd

/// CDTY - PWM Channel Duty Cycle Register
namespace cdty {
    /// Channel Duty-Cycle
    /// Position: 0, Width: 24
    using CDTY = BitField<0, 24>;
    constexpr uint32_t CDTY_Pos = 0;
    constexpr uint32_t CDTY_Msk = CDTY::mask;

}  // namespace cdty

/// DIS - PWM Disable Register
namespace dis {
    /// Channel ID
    /// Position: 0, Width: 1
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Channel ID
    /// Position: 1, Width: 1
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Channel ID
    /// Position: 2, Width: 1
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Channel ID
    /// Position: 3, Width: 1
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

}  // namespace dis

/// CMPM - PWM Comparison 0 Mode Register
namespace cmpm {
    /// Comparison x Enable
    /// Position: 0, Width: 1
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Comparison x Trigger
    /// Position: 4, Width: 4
    using CTR = BitField<4, 4>;
    constexpr uint32_t CTR_Pos = 4;
    constexpr uint32_t CTR_Msk = CTR::mask;

    /// Comparison x Period
    /// Position: 8, Width: 4
    using CPR = BitField<8, 4>;
    constexpr uint32_t CPR_Pos = 8;
    constexpr uint32_t CPR_Msk = CPR::mask;

    /// Comparison x Period Counter
    /// Position: 12, Width: 4
    using CPRCNT = BitField<12, 4>;
    constexpr uint32_t CPRCNT_Pos = 12;
    constexpr uint32_t CPRCNT_Msk = CPRCNT::mask;

    /// Comparison x Update Period
    /// Position: 16, Width: 4
    using CUPR = BitField<16, 4>;
    constexpr uint32_t CUPR_Pos = 16;
    constexpr uint32_t CUPR_Msk = CUPR::mask;

    /// Comparison x Update Period Counter
    /// Position: 20, Width: 4
    using CUPRCNT = BitField<20, 4>;
    constexpr uint32_t CUPRCNT_Pos = 20;
    constexpr uint32_t CUPRCNT_Msk = CUPRCNT::mask;

}  // namespace cmpm

/// CDTYUPD - PWM Channel Duty Cycle Update Register
namespace cdtyupd {
    /// Channel Duty-Cycle Update
    /// Position: 0, Width: 24
    using CDTYUPD = BitField<0, 24>;
    constexpr uint32_t CDTYUPD_Pos = 0;
    constexpr uint32_t CDTYUPD_Msk = CDTYUPD::mask;

}  // namespace cdtyupd

/// SR - PWM Status Register
namespace sr {
    /// Channel ID
    /// Position: 0, Width: 1
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Channel ID
    /// Position: 1, Width: 1
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Channel ID
    /// Position: 2, Width: 1
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Channel ID
    /// Position: 3, Width: 1
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

}  // namespace sr

/// CMPMUPD - PWM Comparison 0 Mode Update Register
namespace cmpmupd {
    /// Comparison x Enable Update
    /// Position: 0, Width: 1
    using CENUPD = BitField<0, 1>;
    constexpr uint32_t CENUPD_Pos = 0;
    constexpr uint32_t CENUPD_Msk = CENUPD::mask;

    /// Comparison x Trigger Update
    /// Position: 4, Width: 4
    using CTRUPD = BitField<4, 4>;
    constexpr uint32_t CTRUPD_Pos = 4;
    constexpr uint32_t CTRUPD_Msk = CTRUPD::mask;

    /// Comparison x Period Update
    /// Position: 8, Width: 4
    using CPRUPD = BitField<8, 4>;
    constexpr uint32_t CPRUPD_Pos = 8;
    constexpr uint32_t CPRUPD_Msk = CPRUPD::mask;

    /// Comparison x Update Period Update
    /// Position: 16, Width: 4
    using CUPRUPD = BitField<16, 4>;
    constexpr uint32_t CUPRUPD_Pos = 16;
    constexpr uint32_t CUPRUPD_Msk = CUPRUPD::mask;

}  // namespace cmpmupd

/// CPRD - PWM Channel Period Register
namespace cprd {
    /// Channel Period
    /// Position: 0, Width: 24
    using CPRD = BitField<0, 24>;
    constexpr uint32_t CPRD_Pos = 0;
    constexpr uint32_t CPRD_Msk = CPRD::mask;

}  // namespace cprd

/// IER1 - PWM Interrupt Enable Register 1
namespace ier1 {
    /// Counter Event on Channel 0 Interrupt Enable
    /// Position: 0, Width: 1
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1 Interrupt Enable
    /// Position: 1, Width: 1
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2 Interrupt Enable
    /// Position: 2, Width: 1
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3 Interrupt Enable
    /// Position: 3, Width: 1
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Fault Protection Trigger on Channel 0 Interrupt Enable
    /// Position: 16, Width: 1
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1 Interrupt Enable
    /// Position: 17, Width: 1
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2 Interrupt Enable
    /// Position: 18, Width: 1
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3 Interrupt Enable
    /// Position: 19, Width: 1
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

}  // namespace ier1

/// CPRDUPD - PWM Channel Period Update Register
namespace cprdupd {
    /// Channel Period Update
    /// Position: 0, Width: 24
    using CPRDUPD = BitField<0, 24>;
    constexpr uint32_t CPRDUPD_Pos = 0;
    constexpr uint32_t CPRDUPD_Msk = CPRDUPD::mask;

}  // namespace cprdupd

/// IDR1 - PWM Interrupt Disable Register 1
namespace idr1 {
    /// Counter Event on Channel 0 Interrupt Disable
    /// Position: 0, Width: 1
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1 Interrupt Disable
    /// Position: 1, Width: 1
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2 Interrupt Disable
    /// Position: 2, Width: 1
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3 Interrupt Disable
    /// Position: 3, Width: 1
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Fault Protection Trigger on Channel 0 Interrupt Disable
    /// Position: 16, Width: 1
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1 Interrupt Disable
    /// Position: 17, Width: 1
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2 Interrupt Disable
    /// Position: 18, Width: 1
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3 Interrupt Disable
    /// Position: 19, Width: 1
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

}  // namespace idr1

/// CCNT - PWM Channel Counter Register
namespace ccnt {
    /// Channel Counter Register
    /// Position: 0, Width: 24
    using CNT = BitField<0, 24>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace ccnt

/// IMR1 - PWM Interrupt Mask Register 1
namespace imr1 {
    /// Counter Event on Channel 0 Interrupt Mask
    /// Position: 0, Width: 1
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1 Interrupt Mask
    /// Position: 1, Width: 1
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2 Interrupt Mask
    /// Position: 2, Width: 1
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3 Interrupt Mask
    /// Position: 3, Width: 1
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Fault Protection Trigger on Channel 0 Interrupt Mask
    /// Position: 16, Width: 1
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1 Interrupt Mask
    /// Position: 17, Width: 1
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2 Interrupt Mask
    /// Position: 18, Width: 1
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3 Interrupt Mask
    /// Position: 19, Width: 1
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

}  // namespace imr1

/// DT - PWM Channel Dead Time Register
namespace dt {
    /// Dead-Time Value for PWMHx Output
    /// Position: 0, Width: 16
    using DTH = BitField<0, 16>;
    constexpr uint32_t DTH_Pos = 0;
    constexpr uint32_t DTH_Msk = DTH::mask;

    /// Dead-Time Value for PWMLx Output
    /// Position: 16, Width: 16
    using DTL = BitField<16, 16>;
    constexpr uint32_t DTL_Pos = 16;
    constexpr uint32_t DTL_Msk = DTL::mask;

}  // namespace dt

/// ISR1 - PWM Interrupt Status Register 1
namespace isr1 {
    /// Counter Event on Channel 0
    /// Position: 0, Width: 1
    using CHID0 = BitField<0, 1>;
    constexpr uint32_t CHID0_Pos = 0;
    constexpr uint32_t CHID0_Msk = CHID0::mask;

    /// Counter Event on Channel 1
    /// Position: 1, Width: 1
    using CHID1 = BitField<1, 1>;
    constexpr uint32_t CHID1_Pos = 1;
    constexpr uint32_t CHID1_Msk = CHID1::mask;

    /// Counter Event on Channel 2
    /// Position: 2, Width: 1
    using CHID2 = BitField<2, 1>;
    constexpr uint32_t CHID2_Pos = 2;
    constexpr uint32_t CHID2_Msk = CHID2::mask;

    /// Counter Event on Channel 3
    /// Position: 3, Width: 1
    using CHID3 = BitField<3, 1>;
    constexpr uint32_t CHID3_Pos = 3;
    constexpr uint32_t CHID3_Msk = CHID3::mask;

    /// Fault Protection Trigger on Channel 0
    /// Position: 16, Width: 1
    using FCHID0 = BitField<16, 1>;
    constexpr uint32_t FCHID0_Pos = 16;
    constexpr uint32_t FCHID0_Msk = FCHID0::mask;

    /// Fault Protection Trigger on Channel 1
    /// Position: 17, Width: 1
    using FCHID1 = BitField<17, 1>;
    constexpr uint32_t FCHID1_Pos = 17;
    constexpr uint32_t FCHID1_Msk = FCHID1::mask;

    /// Fault Protection Trigger on Channel 2
    /// Position: 18, Width: 1
    using FCHID2 = BitField<18, 1>;
    constexpr uint32_t FCHID2_Pos = 18;
    constexpr uint32_t FCHID2_Msk = FCHID2::mask;

    /// Fault Protection Trigger on Channel 3
    /// Position: 19, Width: 1
    using FCHID3 = BitField<19, 1>;
    constexpr uint32_t FCHID3_Pos = 19;
    constexpr uint32_t FCHID3_Msk = FCHID3::mask;

}  // namespace isr1

/// DTUPD - PWM Channel Dead Time Update Register
namespace dtupd {
    /// Dead-Time Value Update for PWMHx Output
    /// Position: 0, Width: 16
    using DTHUPD = BitField<0, 16>;
    constexpr uint32_t DTHUPD_Pos = 0;
    constexpr uint32_t DTHUPD_Msk = DTHUPD::mask;

    /// Dead-Time Value Update for PWMLx Output
    /// Position: 16, Width: 16
    using DTLUPD = BitField<16, 16>;
    constexpr uint32_t DTLUPD_Pos = 16;
    constexpr uint32_t DTLUPD_Msk = DTLUPD::mask;

}  // namespace dtupd

/// SCM - PWM Sync Channels Mode Register
namespace scm {
    /// Synchronous Channel 0
    /// Position: 0, Width: 1
    using SYNC0 = BitField<0, 1>;
    constexpr uint32_t SYNC0_Pos = 0;
    constexpr uint32_t SYNC0_Msk = SYNC0::mask;

    /// Synchronous Channel 1
    /// Position: 1, Width: 1
    using SYNC1 = BitField<1, 1>;
    constexpr uint32_t SYNC1_Pos = 1;
    constexpr uint32_t SYNC1_Msk = SYNC1::mask;

    /// Synchronous Channel 2
    /// Position: 2, Width: 1
    using SYNC2 = BitField<2, 1>;
    constexpr uint32_t SYNC2_Pos = 2;
    constexpr uint32_t SYNC2_Msk = SYNC2::mask;

    /// Synchronous Channel 3
    /// Position: 3, Width: 1
    using SYNC3 = BitField<3, 1>;
    constexpr uint32_t SYNC3_Pos = 3;
    constexpr uint32_t SYNC3_Msk = SYNC3::mask;

    /// Synchronous Channels Update Mode
    /// Position: 16, Width: 2
    using UPDM = BitField<16, 2>;
    constexpr uint32_t UPDM_Pos = 16;
    constexpr uint32_t UPDM_Msk = UPDM::mask;
    /// Enumerated values for UPDM
    namespace updm {
        constexpr uint32_t MODE0 = 0;
        constexpr uint32_t MODE1 = 1;
        constexpr uint32_t MODE2 = 2;
    }

    /// DMA Controller Transfer Request Mode
    /// Position: 20, Width: 1
    using PTRM = BitField<20, 1>;
    constexpr uint32_t PTRM_Pos = 20;
    constexpr uint32_t PTRM_Msk = PTRM::mask;

    /// DMA Controller Transfer Request Comparison Selection
    /// Position: 21, Width: 3
    using PTRCS = BitField<21, 3>;
    constexpr uint32_t PTRCS_Pos = 21;
    constexpr uint32_t PTRCS_Msk = PTRCS::mask;

}  // namespace scm

/// DMAR - PWM DMA Register
namespace dmar {
    /// Duty-Cycle Holding Register for DMA Access
    /// Position: 0, Width: 24
    using DMADUTY = BitField<0, 24>;
    constexpr uint32_t DMADUTY_Pos = 0;
    constexpr uint32_t DMADUTY_Msk = DMADUTY::mask;

}  // namespace dmar

/// SCUC - PWM Sync Channels Update Control Register
namespace scuc {
    /// Synchronous Channels Update Unlock
    /// Position: 0, Width: 1
    using UPDULOCK = BitField<0, 1>;
    constexpr uint32_t UPDULOCK_Pos = 0;
    constexpr uint32_t UPDULOCK_Msk = UPDULOCK::mask;

}  // namespace scuc

/// SCUP - PWM Sync Channels Update Period Register
namespace scup {
    /// Update Period
    /// Position: 0, Width: 4
    using UPR = BitField<0, 4>;
    constexpr uint32_t UPR_Pos = 0;
    constexpr uint32_t UPR_Msk = UPR::mask;

    /// Update Period Counter
    /// Position: 4, Width: 4
    using UPRCNT = BitField<4, 4>;
    constexpr uint32_t UPRCNT_Pos = 4;
    constexpr uint32_t UPRCNT_Msk = UPRCNT::mask;

}  // namespace scup

/// SCUPUPD - PWM Sync Channels Update Period Update Register
namespace scupupd {
    /// Update Period Update
    /// Position: 0, Width: 4
    using UPRUPD = BitField<0, 4>;
    constexpr uint32_t UPRUPD_Pos = 0;
    constexpr uint32_t UPRUPD_Msk = UPRUPD::mask;

}  // namespace scupupd

/// IER2 - PWM Interrupt Enable Register 2
namespace ier2 {
    /// Write Ready for Synchronous Channels Update Interrupt Enable
    /// Position: 0, Width: 1
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// Synchronous Channels Update Underrun Error Interrupt Enable
    /// Position: 3, Width: 1
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match Interrupt Enable
    /// Position: 8, Width: 1
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match Interrupt Enable
    /// Position: 9, Width: 1
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match Interrupt Enable
    /// Position: 10, Width: 1
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match Interrupt Enable
    /// Position: 11, Width: 1
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match Interrupt Enable
    /// Position: 12, Width: 1
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match Interrupt Enable
    /// Position: 13, Width: 1
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match Interrupt Enable
    /// Position: 14, Width: 1
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match Interrupt Enable
    /// Position: 15, Width: 1
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update Interrupt Enable
    /// Position: 16, Width: 1
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update Interrupt Enable
    /// Position: 17, Width: 1
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update Interrupt Enable
    /// Position: 18, Width: 1
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update Interrupt Enable
    /// Position: 19, Width: 1
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update Interrupt Enable
    /// Position: 20, Width: 1
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update Interrupt Enable
    /// Position: 21, Width: 1
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update Interrupt Enable
    /// Position: 22, Width: 1
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update Interrupt Enable
    /// Position: 23, Width: 1
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace ier2

/// IDR2 - PWM Interrupt Disable Register 2
namespace idr2 {
    /// Write Ready for Synchronous Channels Update Interrupt Disable
    /// Position: 0, Width: 1
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// Synchronous Channels Update Underrun Error Interrupt Disable
    /// Position: 3, Width: 1
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match Interrupt Disable
    /// Position: 8, Width: 1
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match Interrupt Disable
    /// Position: 9, Width: 1
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match Interrupt Disable
    /// Position: 10, Width: 1
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match Interrupt Disable
    /// Position: 11, Width: 1
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match Interrupt Disable
    /// Position: 12, Width: 1
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match Interrupt Disable
    /// Position: 13, Width: 1
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match Interrupt Disable
    /// Position: 14, Width: 1
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match Interrupt Disable
    /// Position: 15, Width: 1
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update Interrupt Disable
    /// Position: 16, Width: 1
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update Interrupt Disable
    /// Position: 17, Width: 1
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update Interrupt Disable
    /// Position: 18, Width: 1
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update Interrupt Disable
    /// Position: 19, Width: 1
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update Interrupt Disable
    /// Position: 20, Width: 1
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update Interrupt Disable
    /// Position: 21, Width: 1
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update Interrupt Disable
    /// Position: 22, Width: 1
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update Interrupt Disable
    /// Position: 23, Width: 1
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace idr2

/// IMR2 - PWM Interrupt Mask Register 2
namespace imr2 {
    /// Write Ready for Synchronous Channels Update Interrupt Mask
    /// Position: 0, Width: 1
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// Synchronous Channels Update Underrun Error Interrupt Mask
    /// Position: 3, Width: 1
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match Interrupt Mask
    /// Position: 8, Width: 1
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match Interrupt Mask
    /// Position: 9, Width: 1
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match Interrupt Mask
    /// Position: 10, Width: 1
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match Interrupt Mask
    /// Position: 11, Width: 1
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match Interrupt Mask
    /// Position: 12, Width: 1
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match Interrupt Mask
    /// Position: 13, Width: 1
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match Interrupt Mask
    /// Position: 14, Width: 1
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match Interrupt Mask
    /// Position: 15, Width: 1
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update Interrupt Mask
    /// Position: 16, Width: 1
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update Interrupt Mask
    /// Position: 17, Width: 1
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update Interrupt Mask
    /// Position: 18, Width: 1
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update Interrupt Mask
    /// Position: 19, Width: 1
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update Interrupt Mask
    /// Position: 20, Width: 1
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update Interrupt Mask
    /// Position: 21, Width: 1
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update Interrupt Mask
    /// Position: 22, Width: 1
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update Interrupt Mask
    /// Position: 23, Width: 1
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace imr2

/// ISR2 - PWM Interrupt Status Register 2
namespace isr2 {
    /// Write Ready for Synchronous Channels Update
    /// Position: 0, Width: 1
    using WRDY = BitField<0, 1>;
    constexpr uint32_t WRDY_Pos = 0;
    constexpr uint32_t WRDY_Msk = WRDY::mask;

    /// Synchronous Channels Update Underrun Error
    /// Position: 3, Width: 1
    using UNRE = BitField<3, 1>;
    constexpr uint32_t UNRE_Pos = 3;
    constexpr uint32_t UNRE_Msk = UNRE::mask;

    /// Comparison 0 Match
    /// Position: 8, Width: 1
    using CMPM0 = BitField<8, 1>;
    constexpr uint32_t CMPM0_Pos = 8;
    constexpr uint32_t CMPM0_Msk = CMPM0::mask;

    /// Comparison 1 Match
    /// Position: 9, Width: 1
    using CMPM1 = BitField<9, 1>;
    constexpr uint32_t CMPM1_Pos = 9;
    constexpr uint32_t CMPM1_Msk = CMPM1::mask;

    /// Comparison 2 Match
    /// Position: 10, Width: 1
    using CMPM2 = BitField<10, 1>;
    constexpr uint32_t CMPM2_Pos = 10;
    constexpr uint32_t CMPM2_Msk = CMPM2::mask;

    /// Comparison 3 Match
    /// Position: 11, Width: 1
    using CMPM3 = BitField<11, 1>;
    constexpr uint32_t CMPM3_Pos = 11;
    constexpr uint32_t CMPM3_Msk = CMPM3::mask;

    /// Comparison 4 Match
    /// Position: 12, Width: 1
    using CMPM4 = BitField<12, 1>;
    constexpr uint32_t CMPM4_Pos = 12;
    constexpr uint32_t CMPM4_Msk = CMPM4::mask;

    /// Comparison 5 Match
    /// Position: 13, Width: 1
    using CMPM5 = BitField<13, 1>;
    constexpr uint32_t CMPM5_Pos = 13;
    constexpr uint32_t CMPM5_Msk = CMPM5::mask;

    /// Comparison 6 Match
    /// Position: 14, Width: 1
    using CMPM6 = BitField<14, 1>;
    constexpr uint32_t CMPM6_Pos = 14;
    constexpr uint32_t CMPM6_Msk = CMPM6::mask;

    /// Comparison 7 Match
    /// Position: 15, Width: 1
    using CMPM7 = BitField<15, 1>;
    constexpr uint32_t CMPM7_Pos = 15;
    constexpr uint32_t CMPM7_Msk = CMPM7::mask;

    /// Comparison 0 Update
    /// Position: 16, Width: 1
    using CMPU0 = BitField<16, 1>;
    constexpr uint32_t CMPU0_Pos = 16;
    constexpr uint32_t CMPU0_Msk = CMPU0::mask;

    /// Comparison 1 Update
    /// Position: 17, Width: 1
    using CMPU1 = BitField<17, 1>;
    constexpr uint32_t CMPU1_Pos = 17;
    constexpr uint32_t CMPU1_Msk = CMPU1::mask;

    /// Comparison 2 Update
    /// Position: 18, Width: 1
    using CMPU2 = BitField<18, 1>;
    constexpr uint32_t CMPU2_Pos = 18;
    constexpr uint32_t CMPU2_Msk = CMPU2::mask;

    /// Comparison 3 Update
    /// Position: 19, Width: 1
    using CMPU3 = BitField<19, 1>;
    constexpr uint32_t CMPU3_Pos = 19;
    constexpr uint32_t CMPU3_Msk = CMPU3::mask;

    /// Comparison 4 Update
    /// Position: 20, Width: 1
    using CMPU4 = BitField<20, 1>;
    constexpr uint32_t CMPU4_Pos = 20;
    constexpr uint32_t CMPU4_Msk = CMPU4::mask;

    /// Comparison 5 Update
    /// Position: 21, Width: 1
    using CMPU5 = BitField<21, 1>;
    constexpr uint32_t CMPU5_Pos = 21;
    constexpr uint32_t CMPU5_Msk = CMPU5::mask;

    /// Comparison 6 Update
    /// Position: 22, Width: 1
    using CMPU6 = BitField<22, 1>;
    constexpr uint32_t CMPU6_Pos = 22;
    constexpr uint32_t CMPU6_Msk = CMPU6::mask;

    /// Comparison 7 Update
    /// Position: 23, Width: 1
    using CMPU7 = BitField<23, 1>;
    constexpr uint32_t CMPU7_Pos = 23;
    constexpr uint32_t CMPU7_Msk = CMPU7::mask;

}  // namespace isr2

/// OOV - PWM Output Override Value Register
namespace oov {
    /// Output Override Value for PWMH output of the channel 0
    /// Position: 0, Width: 1
    using OOVH0 = BitField<0, 1>;
    constexpr uint32_t OOVH0_Pos = 0;
    constexpr uint32_t OOVH0_Msk = OOVH0::mask;

    /// Output Override Value for PWMH output of the channel 1
    /// Position: 1, Width: 1
    using OOVH1 = BitField<1, 1>;
    constexpr uint32_t OOVH1_Pos = 1;
    constexpr uint32_t OOVH1_Msk = OOVH1::mask;

    /// Output Override Value for PWMH output of the channel 2
    /// Position: 2, Width: 1
    using OOVH2 = BitField<2, 1>;
    constexpr uint32_t OOVH2_Pos = 2;
    constexpr uint32_t OOVH2_Msk = OOVH2::mask;

    /// Output Override Value for PWMH output of the channel 3
    /// Position: 3, Width: 1
    using OOVH3 = BitField<3, 1>;
    constexpr uint32_t OOVH3_Pos = 3;
    constexpr uint32_t OOVH3_Msk = OOVH3::mask;

    /// Output Override Value for PWML output of the channel 0
    /// Position: 16, Width: 1
    using OOVL0 = BitField<16, 1>;
    constexpr uint32_t OOVL0_Pos = 16;
    constexpr uint32_t OOVL0_Msk = OOVL0::mask;

    /// Output Override Value for PWML output of the channel 1
    /// Position: 17, Width: 1
    using OOVL1 = BitField<17, 1>;
    constexpr uint32_t OOVL1_Pos = 17;
    constexpr uint32_t OOVL1_Msk = OOVL1::mask;

    /// Output Override Value for PWML output of the channel 2
    /// Position: 18, Width: 1
    using OOVL2 = BitField<18, 1>;
    constexpr uint32_t OOVL2_Pos = 18;
    constexpr uint32_t OOVL2_Msk = OOVL2::mask;

    /// Output Override Value for PWML output of the channel 3
    /// Position: 19, Width: 1
    using OOVL3 = BitField<19, 1>;
    constexpr uint32_t OOVL3_Pos = 19;
    constexpr uint32_t OOVL3_Msk = OOVL3::mask;

}  // namespace oov

/// OS - PWM Output Selection Register
namespace os {
    /// Output Selection for PWMH output of the channel 0
    /// Position: 0, Width: 1
    using OSH0 = BitField<0, 1>;
    constexpr uint32_t OSH0_Pos = 0;
    constexpr uint32_t OSH0_Msk = OSH0::mask;

    /// Output Selection for PWMH output of the channel 1
    /// Position: 1, Width: 1
    using OSH1 = BitField<1, 1>;
    constexpr uint32_t OSH1_Pos = 1;
    constexpr uint32_t OSH1_Msk = OSH1::mask;

    /// Output Selection for PWMH output of the channel 2
    /// Position: 2, Width: 1
    using OSH2 = BitField<2, 1>;
    constexpr uint32_t OSH2_Pos = 2;
    constexpr uint32_t OSH2_Msk = OSH2::mask;

    /// Output Selection for PWMH output of the channel 3
    /// Position: 3, Width: 1
    using OSH3 = BitField<3, 1>;
    constexpr uint32_t OSH3_Pos = 3;
    constexpr uint32_t OSH3_Msk = OSH3::mask;

    /// Output Selection for PWML output of the channel 0
    /// Position: 16, Width: 1
    using OSL0 = BitField<16, 1>;
    constexpr uint32_t OSL0_Pos = 16;
    constexpr uint32_t OSL0_Msk = OSL0::mask;

    /// Output Selection for PWML output of the channel 1
    /// Position: 17, Width: 1
    using OSL1 = BitField<17, 1>;
    constexpr uint32_t OSL1_Pos = 17;
    constexpr uint32_t OSL1_Msk = OSL1::mask;

    /// Output Selection for PWML output of the channel 2
    /// Position: 18, Width: 1
    using OSL2 = BitField<18, 1>;
    constexpr uint32_t OSL2_Pos = 18;
    constexpr uint32_t OSL2_Msk = OSL2::mask;

    /// Output Selection for PWML output of the channel 3
    /// Position: 19, Width: 1
    using OSL3 = BitField<19, 1>;
    constexpr uint32_t OSL3_Pos = 19;
    constexpr uint32_t OSL3_Msk = OSL3::mask;

}  // namespace os

/// OSS - PWM Output Selection Set Register
namespace oss {
    /// Output Selection Set for PWMH output of the channel 0
    /// Position: 0, Width: 1
    using OSSH0 = BitField<0, 1>;
    constexpr uint32_t OSSH0_Pos = 0;
    constexpr uint32_t OSSH0_Msk = OSSH0::mask;

    /// Output Selection Set for PWMH output of the channel 1
    /// Position: 1, Width: 1
    using OSSH1 = BitField<1, 1>;
    constexpr uint32_t OSSH1_Pos = 1;
    constexpr uint32_t OSSH1_Msk = OSSH1::mask;

    /// Output Selection Set for PWMH output of the channel 2
    /// Position: 2, Width: 1
    using OSSH2 = BitField<2, 1>;
    constexpr uint32_t OSSH2_Pos = 2;
    constexpr uint32_t OSSH2_Msk = OSSH2::mask;

    /// Output Selection Set for PWMH output of the channel 3
    /// Position: 3, Width: 1
    using OSSH3 = BitField<3, 1>;
    constexpr uint32_t OSSH3_Pos = 3;
    constexpr uint32_t OSSH3_Msk = OSSH3::mask;

    /// Output Selection Set for PWML output of the channel 0
    /// Position: 16, Width: 1
    using OSSL0 = BitField<16, 1>;
    constexpr uint32_t OSSL0_Pos = 16;
    constexpr uint32_t OSSL0_Msk = OSSL0::mask;

    /// Output Selection Set for PWML output of the channel 1
    /// Position: 17, Width: 1
    using OSSL1 = BitField<17, 1>;
    constexpr uint32_t OSSL1_Pos = 17;
    constexpr uint32_t OSSL1_Msk = OSSL1::mask;

    /// Output Selection Set for PWML output of the channel 2
    /// Position: 18, Width: 1
    using OSSL2 = BitField<18, 1>;
    constexpr uint32_t OSSL2_Pos = 18;
    constexpr uint32_t OSSL2_Msk = OSSL2::mask;

    /// Output Selection Set for PWML output of the channel 3
    /// Position: 19, Width: 1
    using OSSL3 = BitField<19, 1>;
    constexpr uint32_t OSSL3_Pos = 19;
    constexpr uint32_t OSSL3_Msk = OSSL3::mask;

}  // namespace oss

/// OSC - PWM Output Selection Clear Register
namespace osc {
    /// Output Selection Clear for PWMH output of the channel 0
    /// Position: 0, Width: 1
    using OSCH0 = BitField<0, 1>;
    constexpr uint32_t OSCH0_Pos = 0;
    constexpr uint32_t OSCH0_Msk = OSCH0::mask;

    /// Output Selection Clear for PWMH output of the channel 1
    /// Position: 1, Width: 1
    using OSCH1 = BitField<1, 1>;
    constexpr uint32_t OSCH1_Pos = 1;
    constexpr uint32_t OSCH1_Msk = OSCH1::mask;

    /// Output Selection Clear for PWMH output of the channel 2
    /// Position: 2, Width: 1
    using OSCH2 = BitField<2, 1>;
    constexpr uint32_t OSCH2_Pos = 2;
    constexpr uint32_t OSCH2_Msk = OSCH2::mask;

    /// Output Selection Clear for PWMH output of the channel 3
    /// Position: 3, Width: 1
    using OSCH3 = BitField<3, 1>;
    constexpr uint32_t OSCH3_Pos = 3;
    constexpr uint32_t OSCH3_Msk = OSCH3::mask;

    /// Output Selection Clear for PWML output of the channel 0
    /// Position: 16, Width: 1
    using OSCL0 = BitField<16, 1>;
    constexpr uint32_t OSCL0_Pos = 16;
    constexpr uint32_t OSCL0_Msk = OSCL0::mask;

    /// Output Selection Clear for PWML output of the channel 1
    /// Position: 17, Width: 1
    using OSCL1 = BitField<17, 1>;
    constexpr uint32_t OSCL1_Pos = 17;
    constexpr uint32_t OSCL1_Msk = OSCL1::mask;

    /// Output Selection Clear for PWML output of the channel 2
    /// Position: 18, Width: 1
    using OSCL2 = BitField<18, 1>;
    constexpr uint32_t OSCL2_Pos = 18;
    constexpr uint32_t OSCL2_Msk = OSCL2::mask;

    /// Output Selection Clear for PWML output of the channel 3
    /// Position: 19, Width: 1
    using OSCL3 = BitField<19, 1>;
    constexpr uint32_t OSCL3_Pos = 19;
    constexpr uint32_t OSCL3_Msk = OSCL3::mask;

}  // namespace osc

/// OSSUPD - PWM Output Selection Set Update Register
namespace ossupd {
    /// Output Selection Set for PWMH output of the channel 0
    /// Position: 0, Width: 1
    using OSSUPH0 = BitField<0, 1>;
    constexpr uint32_t OSSUPH0_Pos = 0;
    constexpr uint32_t OSSUPH0_Msk = OSSUPH0::mask;

    /// Output Selection Set for PWMH output of the channel 1
    /// Position: 1, Width: 1
    using OSSUPH1 = BitField<1, 1>;
    constexpr uint32_t OSSUPH1_Pos = 1;
    constexpr uint32_t OSSUPH1_Msk = OSSUPH1::mask;

    /// Output Selection Set for PWMH output of the channel 2
    /// Position: 2, Width: 1
    using OSSUPH2 = BitField<2, 1>;
    constexpr uint32_t OSSUPH2_Pos = 2;
    constexpr uint32_t OSSUPH2_Msk = OSSUPH2::mask;

    /// Output Selection Set for PWMH output of the channel 3
    /// Position: 3, Width: 1
    using OSSUPH3 = BitField<3, 1>;
    constexpr uint32_t OSSUPH3_Pos = 3;
    constexpr uint32_t OSSUPH3_Msk = OSSUPH3::mask;

    /// Output Selection Set for PWML output of the channel 0
    /// Position: 16, Width: 1
    using OSSUPL0 = BitField<16, 1>;
    constexpr uint32_t OSSUPL0_Pos = 16;
    constexpr uint32_t OSSUPL0_Msk = OSSUPL0::mask;

    /// Output Selection Set for PWML output of the channel 1
    /// Position: 17, Width: 1
    using OSSUPL1 = BitField<17, 1>;
    constexpr uint32_t OSSUPL1_Pos = 17;
    constexpr uint32_t OSSUPL1_Msk = OSSUPL1::mask;

    /// Output Selection Set for PWML output of the channel 2
    /// Position: 18, Width: 1
    using OSSUPL2 = BitField<18, 1>;
    constexpr uint32_t OSSUPL2_Pos = 18;
    constexpr uint32_t OSSUPL2_Msk = OSSUPL2::mask;

    /// Output Selection Set for PWML output of the channel 3
    /// Position: 19, Width: 1
    using OSSUPL3 = BitField<19, 1>;
    constexpr uint32_t OSSUPL3_Pos = 19;
    constexpr uint32_t OSSUPL3_Msk = OSSUPL3::mask;

}  // namespace ossupd

/// OSCUPD - PWM Output Selection Clear Update Register
namespace oscupd {
    /// Output Selection Clear for PWMH output of the channel 0
    /// Position: 0, Width: 1
    using OSCUPH0 = BitField<0, 1>;
    constexpr uint32_t OSCUPH0_Pos = 0;
    constexpr uint32_t OSCUPH0_Msk = OSCUPH0::mask;

    /// Output Selection Clear for PWMH output of the channel 1
    /// Position: 1, Width: 1
    using OSCUPH1 = BitField<1, 1>;
    constexpr uint32_t OSCUPH1_Pos = 1;
    constexpr uint32_t OSCUPH1_Msk = OSCUPH1::mask;

    /// Output Selection Clear for PWMH output of the channel 2
    /// Position: 2, Width: 1
    using OSCUPH2 = BitField<2, 1>;
    constexpr uint32_t OSCUPH2_Pos = 2;
    constexpr uint32_t OSCUPH2_Msk = OSCUPH2::mask;

    /// Output Selection Clear for PWMH output of the channel 3
    /// Position: 3, Width: 1
    using OSCUPH3 = BitField<3, 1>;
    constexpr uint32_t OSCUPH3_Pos = 3;
    constexpr uint32_t OSCUPH3_Msk = OSCUPH3::mask;

    /// Output Selection Clear for PWML output of the channel 0
    /// Position: 16, Width: 1
    using OSCUPL0 = BitField<16, 1>;
    constexpr uint32_t OSCUPL0_Pos = 16;
    constexpr uint32_t OSCUPL0_Msk = OSCUPL0::mask;

    /// Output Selection Clear for PWML output of the channel 1
    /// Position: 17, Width: 1
    using OSCUPL1 = BitField<17, 1>;
    constexpr uint32_t OSCUPL1_Pos = 17;
    constexpr uint32_t OSCUPL1_Msk = OSCUPL1::mask;

    /// Output Selection Clear for PWML output of the channel 2
    /// Position: 18, Width: 1
    using OSCUPL2 = BitField<18, 1>;
    constexpr uint32_t OSCUPL2_Pos = 18;
    constexpr uint32_t OSCUPL2_Msk = OSCUPL2::mask;

    /// Output Selection Clear for PWML output of the channel 3
    /// Position: 19, Width: 1
    using OSCUPL3 = BitField<19, 1>;
    constexpr uint32_t OSCUPL3_Pos = 19;
    constexpr uint32_t OSCUPL3_Msk = OSCUPL3::mask;

}  // namespace oscupd

/// FMR - PWM Fault Mode Register
namespace fmr {
    /// Fault Polarity
    /// Position: 0, Width: 8
    using FPOL = BitField<0, 8>;
    constexpr uint32_t FPOL_Pos = 0;
    constexpr uint32_t FPOL_Msk = FPOL::mask;

    /// Fault Activation Mode
    /// Position: 8, Width: 8
    using FMOD = BitField<8, 8>;
    constexpr uint32_t FMOD_Pos = 8;
    constexpr uint32_t FMOD_Msk = FMOD::mask;

    /// Fault Filtering
    /// Position: 16, Width: 8
    using FFIL = BitField<16, 8>;
    constexpr uint32_t FFIL_Pos = 16;
    constexpr uint32_t FFIL_Msk = FFIL::mask;

}  // namespace fmr

/// FSR - PWM Fault Status Register
namespace fsr {
    /// Fault Input Value
    /// Position: 0, Width: 8
    using FIV = BitField<0, 8>;
    constexpr uint32_t FIV_Pos = 0;
    constexpr uint32_t FIV_Msk = FIV::mask;

    /// Fault Status
    /// Position: 8, Width: 8
    using FS = BitField<8, 8>;
    constexpr uint32_t FS_Pos = 8;
    constexpr uint32_t FS_Msk = FS::mask;

}  // namespace fsr

/// FCR - PWM Fault Clear Register
namespace fcr {
    /// Fault Clear
    /// Position: 0, Width: 8
    using FCLR = BitField<0, 8>;
    constexpr uint32_t FCLR_Pos = 0;
    constexpr uint32_t FCLR_Msk = FCLR::mask;

}  // namespace fcr

/// FPV1 - PWM Fault Protection Value Register 1
namespace fpv1 {
    /// Fault Protection Value for PWMH output on channel 0
    /// Position: 0, Width: 1
    using FPVH0 = BitField<0, 1>;
    constexpr uint32_t FPVH0_Pos = 0;
    constexpr uint32_t FPVH0_Msk = FPVH0::mask;

    /// Fault Protection Value for PWMH output on channel 1
    /// Position: 1, Width: 1
    using FPVH1 = BitField<1, 1>;
    constexpr uint32_t FPVH1_Pos = 1;
    constexpr uint32_t FPVH1_Msk = FPVH1::mask;

    /// Fault Protection Value for PWMH output on channel 2
    /// Position: 2, Width: 1
    using FPVH2 = BitField<2, 1>;
    constexpr uint32_t FPVH2_Pos = 2;
    constexpr uint32_t FPVH2_Msk = FPVH2::mask;

    /// Fault Protection Value for PWMH output on channel 3
    /// Position: 3, Width: 1
    using FPVH3 = BitField<3, 1>;
    constexpr uint32_t FPVH3_Pos = 3;
    constexpr uint32_t FPVH3_Msk = FPVH3::mask;

    /// Fault Protection Value for PWML output on channel 0
    /// Position: 16, Width: 1
    using FPVL0 = BitField<16, 1>;
    constexpr uint32_t FPVL0_Pos = 16;
    constexpr uint32_t FPVL0_Msk = FPVL0::mask;

    /// Fault Protection Value for PWML output on channel 1
    /// Position: 17, Width: 1
    using FPVL1 = BitField<17, 1>;
    constexpr uint32_t FPVL1_Pos = 17;
    constexpr uint32_t FPVL1_Msk = FPVL1::mask;

    /// Fault Protection Value for PWML output on channel 2
    /// Position: 18, Width: 1
    using FPVL2 = BitField<18, 1>;
    constexpr uint32_t FPVL2_Pos = 18;
    constexpr uint32_t FPVL2_Msk = FPVL2::mask;

    /// Fault Protection Value for PWML output on channel 3
    /// Position: 19, Width: 1
    using FPVL3 = BitField<19, 1>;
    constexpr uint32_t FPVL3_Pos = 19;
    constexpr uint32_t FPVL3_Msk = FPVL3::mask;

}  // namespace fpv1

/// FPE - PWM Fault Protection Enable Register
namespace fpe {
    /// Fault Protection Enable for channel 0
    /// Position: 0, Width: 8
    using FPE0 = BitField<0, 8>;
    constexpr uint32_t FPE0_Pos = 0;
    constexpr uint32_t FPE0_Msk = FPE0::mask;

    /// Fault Protection Enable for channel 1
    /// Position: 8, Width: 8
    using FPE1 = BitField<8, 8>;
    constexpr uint32_t FPE1_Pos = 8;
    constexpr uint32_t FPE1_Msk = FPE1::mask;

    /// Fault Protection Enable for channel 2
    /// Position: 16, Width: 8
    using FPE2 = BitField<16, 8>;
    constexpr uint32_t FPE2_Pos = 16;
    constexpr uint32_t FPE2_Msk = FPE2::mask;

    /// Fault Protection Enable for channel 3
    /// Position: 24, Width: 8
    using FPE3 = BitField<24, 8>;
    constexpr uint32_t FPE3_Pos = 24;
    constexpr uint32_t FPE3_Msk = FPE3::mask;

}  // namespace fpe

/// ELMR[2] - PWM Event Line 0 Mode Register 0
namespace elmr {
    /// Comparison 0 Selection
    /// Position: 0, Width: 1
    using CSEL0 = BitField<0, 1>;
    constexpr uint32_t CSEL0_Pos = 0;
    constexpr uint32_t CSEL0_Msk = CSEL0::mask;

    /// Comparison 1 Selection
    /// Position: 1, Width: 1
    using CSEL1 = BitField<1, 1>;
    constexpr uint32_t CSEL1_Pos = 1;
    constexpr uint32_t CSEL1_Msk = CSEL1::mask;

    /// Comparison 2 Selection
    /// Position: 2, Width: 1
    using CSEL2 = BitField<2, 1>;
    constexpr uint32_t CSEL2_Pos = 2;
    constexpr uint32_t CSEL2_Msk = CSEL2::mask;

    /// Comparison 3 Selection
    /// Position: 3, Width: 1
    using CSEL3 = BitField<3, 1>;
    constexpr uint32_t CSEL3_Pos = 3;
    constexpr uint32_t CSEL3_Msk = CSEL3::mask;

    /// Comparison 4 Selection
    /// Position: 4, Width: 1
    using CSEL4 = BitField<4, 1>;
    constexpr uint32_t CSEL4_Pos = 4;
    constexpr uint32_t CSEL4_Msk = CSEL4::mask;

    /// Comparison 5 Selection
    /// Position: 5, Width: 1
    using CSEL5 = BitField<5, 1>;
    constexpr uint32_t CSEL5_Pos = 5;
    constexpr uint32_t CSEL5_Msk = CSEL5::mask;

    /// Comparison 6 Selection
    /// Position: 6, Width: 1
    using CSEL6 = BitField<6, 1>;
    constexpr uint32_t CSEL6_Pos = 6;
    constexpr uint32_t CSEL6_Msk = CSEL6::mask;

    /// Comparison 7 Selection
    /// Position: 7, Width: 1
    using CSEL7 = BitField<7, 1>;
    constexpr uint32_t CSEL7_Pos = 7;
    constexpr uint32_t CSEL7_Msk = CSEL7::mask;

}  // namespace elmr

/// SSPR - PWM Spread Spectrum Register
namespace sspr {
    /// Spread Spectrum Limit Value
    /// Position: 0, Width: 24
    using SPRD = BitField<0, 24>;
    constexpr uint32_t SPRD_Pos = 0;
    constexpr uint32_t SPRD_Msk = SPRD::mask;

    /// Spread Spectrum Counter Mode
    /// Position: 24, Width: 1
    using SPRDM = BitField<24, 1>;
    constexpr uint32_t SPRDM_Pos = 24;
    constexpr uint32_t SPRDM_Msk = SPRDM::mask;

}  // namespace sspr

/// SSPUP - PWM Spread Spectrum Update Register
namespace sspup {
    /// Spread Spectrum Limit Value Update
    /// Position: 0, Width: 24
    using SPRDUP = BitField<0, 24>;
    constexpr uint32_t SPRDUP_Pos = 0;
    constexpr uint32_t SPRDUP_Msk = SPRDUP::mask;

}  // namespace sspup

/// SMMR - PWM Stepper Motor Mode Register
namespace smmr {
    /// Gray Count ENable
    /// Position: 0, Width: 1
    using GCEN0 = BitField<0, 1>;
    constexpr uint32_t GCEN0_Pos = 0;
    constexpr uint32_t GCEN0_Msk = GCEN0::mask;

    /// Gray Count ENable
    /// Position: 1, Width: 1
    using GCEN1 = BitField<1, 1>;
    constexpr uint32_t GCEN1_Pos = 1;
    constexpr uint32_t GCEN1_Msk = GCEN1::mask;

    /// DOWN Count
    /// Position: 16, Width: 1
    using DOWN0 = BitField<16, 1>;
    constexpr uint32_t DOWN0_Pos = 16;
    constexpr uint32_t DOWN0_Msk = DOWN0::mask;

    /// DOWN Count
    /// Position: 17, Width: 1
    using DOWN1 = BitField<17, 1>;
    constexpr uint32_t DOWN1_Pos = 17;
    constexpr uint32_t DOWN1_Msk = DOWN1::mask;

}  // namespace smmr

/// FPV2 - PWM Fault Protection Value 2 Register
namespace fpv2 {
    /// Fault Protection to Hi-Z for PWMH output on channel 0
    /// Position: 0, Width: 1
    using FPZH0 = BitField<0, 1>;
    constexpr uint32_t FPZH0_Pos = 0;
    constexpr uint32_t FPZH0_Msk = FPZH0::mask;

    /// Fault Protection to Hi-Z for PWMH output on channel 1
    /// Position: 1, Width: 1
    using FPZH1 = BitField<1, 1>;
    constexpr uint32_t FPZH1_Pos = 1;
    constexpr uint32_t FPZH1_Msk = FPZH1::mask;

    /// Fault Protection to Hi-Z for PWMH output on channel 2
    /// Position: 2, Width: 1
    using FPZH2 = BitField<2, 1>;
    constexpr uint32_t FPZH2_Pos = 2;
    constexpr uint32_t FPZH2_Msk = FPZH2::mask;

    /// Fault Protection to Hi-Z for PWMH output on channel 3
    /// Position: 3, Width: 1
    using FPZH3 = BitField<3, 1>;
    constexpr uint32_t FPZH3_Pos = 3;
    constexpr uint32_t FPZH3_Msk = FPZH3::mask;

    /// Fault Protection to Hi-Z for PWML output on channel 0
    /// Position: 16, Width: 1
    using FPZL0 = BitField<16, 1>;
    constexpr uint32_t FPZL0_Pos = 16;
    constexpr uint32_t FPZL0_Msk = FPZL0::mask;

    /// Fault Protection to Hi-Z for PWML output on channel 1
    /// Position: 17, Width: 1
    using FPZL1 = BitField<17, 1>;
    constexpr uint32_t FPZL1_Pos = 17;
    constexpr uint32_t FPZL1_Msk = FPZL1::mask;

    /// Fault Protection to Hi-Z for PWML output on channel 2
    /// Position: 18, Width: 1
    using FPZL2 = BitField<18, 1>;
    constexpr uint32_t FPZL2_Pos = 18;
    constexpr uint32_t FPZL2_Msk = FPZL2::mask;

    /// Fault Protection to Hi-Z for PWML output on channel 3
    /// Position: 19, Width: 1
    using FPZL3 = BitField<19, 1>;
    constexpr uint32_t FPZL3_Pos = 19;
    constexpr uint32_t FPZL3_Msk = FPZL3::mask;

}  // namespace fpv2

/// WPCR - PWM Write Protection Control Register
namespace wpcr {
    /// Write Protection Command
    /// Position: 0, Width: 2
    using WPCMD = BitField<0, 2>;
    constexpr uint32_t WPCMD_Pos = 0;
    constexpr uint32_t WPCMD_Msk = WPCMD::mask;
    /// Enumerated values for WPCMD
    namespace wpcmd {
        constexpr uint32_t DISABLE_SW_PROT = 0;
        constexpr uint32_t ENABLE_SW_PROT = 1;
        constexpr uint32_t ENABLE_HW_PROT = 2;
    }

    /// Write Protection Register Group 0
    /// Position: 2, Width: 1
    using WPRG0 = BitField<2, 1>;
    constexpr uint32_t WPRG0_Pos = 2;
    constexpr uint32_t WPRG0_Msk = WPRG0::mask;

    /// Write Protection Register Group 1
    /// Position: 3, Width: 1
    using WPRG1 = BitField<3, 1>;
    constexpr uint32_t WPRG1_Pos = 3;
    constexpr uint32_t WPRG1_Msk = WPRG1::mask;

    /// Write Protection Register Group 2
    /// Position: 4, Width: 1
    using WPRG2 = BitField<4, 1>;
    constexpr uint32_t WPRG2_Pos = 4;
    constexpr uint32_t WPRG2_Msk = WPRG2::mask;

    /// Write Protection Register Group 3
    /// Position: 5, Width: 1
    using WPRG3 = BitField<5, 1>;
    constexpr uint32_t WPRG3_Pos = 5;
    constexpr uint32_t WPRG3_Msk = WPRG3::mask;

    /// Write Protection Register Group 4
    /// Position: 6, Width: 1
    using WPRG4 = BitField<6, 1>;
    constexpr uint32_t WPRG4_Pos = 6;
    constexpr uint32_t WPRG4_Msk = WPRG4::mask;

    /// Write Protection Register Group 5
    /// Position: 7, Width: 1
    using WPRG5 = BitField<7, 1>;
    constexpr uint32_t WPRG5_Pos = 7;
    constexpr uint32_t WPRG5_Msk = WPRG5::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5265229;
    }

}  // namespace wpcr

/// WPSR - PWM Write Protection Status Register
namespace wpsr {
    /// Write Protect SW Status
    /// Position: 0, Width: 1
    using WPSWS0 = BitField<0, 1>;
    constexpr uint32_t WPSWS0_Pos = 0;
    constexpr uint32_t WPSWS0_Msk = WPSWS0::mask;

    /// Write Protect SW Status
    /// Position: 1, Width: 1
    using WPSWS1 = BitField<1, 1>;
    constexpr uint32_t WPSWS1_Pos = 1;
    constexpr uint32_t WPSWS1_Msk = WPSWS1::mask;

    /// Write Protect SW Status
    /// Position: 2, Width: 1
    using WPSWS2 = BitField<2, 1>;
    constexpr uint32_t WPSWS2_Pos = 2;
    constexpr uint32_t WPSWS2_Msk = WPSWS2::mask;

    /// Write Protect SW Status
    /// Position: 3, Width: 1
    using WPSWS3 = BitField<3, 1>;
    constexpr uint32_t WPSWS3_Pos = 3;
    constexpr uint32_t WPSWS3_Msk = WPSWS3::mask;

    /// Write Protect SW Status
    /// Position: 4, Width: 1
    using WPSWS4 = BitField<4, 1>;
    constexpr uint32_t WPSWS4_Pos = 4;
    constexpr uint32_t WPSWS4_Msk = WPSWS4::mask;

    /// Write Protect SW Status
    /// Position: 5, Width: 1
    using WPSWS5 = BitField<5, 1>;
    constexpr uint32_t WPSWS5_Pos = 5;
    constexpr uint32_t WPSWS5_Msk = WPSWS5::mask;

    /// Write Protect Violation Status
    /// Position: 7, Width: 1
    using WPVS = BitField<7, 1>;
    constexpr uint32_t WPVS_Pos = 7;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protect HW Status
    /// Position: 8, Width: 1
    using WPHWS0 = BitField<8, 1>;
    constexpr uint32_t WPHWS0_Pos = 8;
    constexpr uint32_t WPHWS0_Msk = WPHWS0::mask;

    /// Write Protect HW Status
    /// Position: 9, Width: 1
    using WPHWS1 = BitField<9, 1>;
    constexpr uint32_t WPHWS1_Pos = 9;
    constexpr uint32_t WPHWS1_Msk = WPHWS1::mask;

    /// Write Protect HW Status
    /// Position: 10, Width: 1
    using WPHWS2 = BitField<10, 1>;
    constexpr uint32_t WPHWS2_Pos = 10;
    constexpr uint32_t WPHWS2_Msk = WPHWS2::mask;

    /// Write Protect HW Status
    /// Position: 11, Width: 1
    using WPHWS3 = BitField<11, 1>;
    constexpr uint32_t WPHWS3_Pos = 11;
    constexpr uint32_t WPHWS3_Msk = WPHWS3::mask;

    /// Write Protect HW Status
    /// Position: 12, Width: 1
    using WPHWS4 = BitField<12, 1>;
    constexpr uint32_t WPHWS4_Pos = 12;
    constexpr uint32_t WPHWS4_Msk = WPHWS4::mask;

    /// Write Protect HW Status
    /// Position: 13, Width: 1
    using WPHWS5 = BitField<13, 1>;
    constexpr uint32_t WPHWS5_Pos = 13;
    constexpr uint32_t WPHWS5_Msk = WPHWS5::mask;

    /// Write Protect Violation Source
    /// Position: 16, Width: 16
    using WPVSRC = BitField<16, 16>;
    constexpr uint32_t WPVSRC_Pos = 16;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// CMUPD0 - PWM Channel Mode Update Register (ch_num = 0)
namespace cmupd0 {
    /// Channel Polarity Update
    /// Position: 9, Width: 1
    using CPOLUP = BitField<9, 1>;
    constexpr uint32_t CPOLUP_Pos = 9;
    constexpr uint32_t CPOLUP_Msk = CPOLUP::mask;

    /// Channel Polarity Inversion Update
    /// Position: 13, Width: 1
    using CPOLINVUP = BitField<13, 1>;
    constexpr uint32_t CPOLINVUP_Pos = 13;
    constexpr uint32_t CPOLINVUP_Msk = CPOLINVUP::mask;

}  // namespace cmupd0

/// CMUPD1 - PWM Channel Mode Update Register (ch_num = 1)
namespace cmupd1 {
    /// Channel Polarity Update
    /// Position: 9, Width: 1
    using CPOLUP = BitField<9, 1>;
    constexpr uint32_t CPOLUP_Pos = 9;
    constexpr uint32_t CPOLUP_Msk = CPOLUP::mask;

    /// Channel Polarity Inversion Update
    /// Position: 13, Width: 1
    using CPOLINVUP = BitField<13, 1>;
    constexpr uint32_t CPOLINVUP_Pos = 13;
    constexpr uint32_t CPOLINVUP_Msk = CPOLINVUP::mask;

}  // namespace cmupd1

/// ETRG1 - PWM External Trigger Register (trg_num = 1)
namespace etrg1 {
    /// Maximum Counter value
    /// Position: 0, Width: 24
    using MAXCNT = BitField<0, 24>;
    constexpr uint32_t MAXCNT_Pos = 0;
    constexpr uint32_t MAXCNT_Msk = MAXCNT::mask;

    /// External Trigger Mode
    /// Position: 24, Width: 2
    using TRGMODE = BitField<24, 2>;
    constexpr uint32_t TRGMODE_Pos = 24;
    constexpr uint32_t TRGMODE_Msk = TRGMODE::mask;
    /// Enumerated values for TRGMODE
    namespace trgmode {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t MODE1 = 1;
        constexpr uint32_t MODE2 = 2;
        constexpr uint32_t MODE3 = 3;
    }

    /// Edge Selection
    /// Position: 28, Width: 1
    using TRGEDGE = BitField<28, 1>;
    constexpr uint32_t TRGEDGE_Pos = 28;
    constexpr uint32_t TRGEDGE_Msk = TRGEDGE::mask;
    /// Enumerated values for TRGEDGE
    namespace trgedge {
        constexpr uint32_t FALLING_ZERO = 0;
        constexpr uint32_t RISING_ONE = 1;
    }

    /// Filtered input
    /// Position: 29, Width: 1
    using TRGFILT = BitField<29, 1>;
    constexpr uint32_t TRGFILT_Pos = 29;
    constexpr uint32_t TRGFILT_Msk = TRGFILT::mask;

    /// Trigger Source
    /// Position: 30, Width: 1
    using TRGSRC = BitField<30, 1>;
    constexpr uint32_t TRGSRC_Pos = 30;
    constexpr uint32_t TRGSRC_Msk = TRGSRC::mask;

    /// Recoverable Fault Enable
    /// Position: 31, Width: 1
    using RFEN = BitField<31, 1>;
    constexpr uint32_t RFEN_Pos = 31;
    constexpr uint32_t RFEN_Msk = RFEN::mask;

}  // namespace etrg1

/// LEBR1 - PWM Leading-Edge Blanking Register (trg_num = 1)
namespace lebr1 {
    /// Leading-Edge Blanking Delay for TRGINx
    /// Position: 0, Width: 7
    using LEBDELAY = BitField<0, 7>;
    constexpr uint32_t LEBDELAY_Pos = 0;
    constexpr uint32_t LEBDELAY_Msk = LEBDELAY::mask;

    /// PWML Falling Edge Enable
    /// Position: 16, Width: 1
    using PWMLFEN = BitField<16, 1>;
    constexpr uint32_t PWMLFEN_Pos = 16;
    constexpr uint32_t PWMLFEN_Msk = PWMLFEN::mask;

    /// PWML Rising Edge Enable
    /// Position: 17, Width: 1
    using PWMLREN = BitField<17, 1>;
    constexpr uint32_t PWMLREN_Pos = 17;
    constexpr uint32_t PWMLREN_Msk = PWMLREN::mask;

    /// PWMH Falling Edge Enable
    /// Position: 18, Width: 1
    using PWMHFEN = BitField<18, 1>;
    constexpr uint32_t PWMHFEN_Pos = 18;
    constexpr uint32_t PWMHFEN_Msk = PWMHFEN::mask;

    /// PWMH Rising Edge Enable
    /// Position: 19, Width: 1
    using PWMHREN = BitField<19, 1>;
    constexpr uint32_t PWMHREN_Pos = 19;
    constexpr uint32_t PWMHREN_Msk = PWMHREN::mask;

}  // namespace lebr1

/// CMUPD2 - PWM Channel Mode Update Register (ch_num = 2)
namespace cmupd2 {
    /// Channel Polarity Update
    /// Position: 9, Width: 1
    using CPOLUP = BitField<9, 1>;
    constexpr uint32_t CPOLUP_Pos = 9;
    constexpr uint32_t CPOLUP_Msk = CPOLUP::mask;

    /// Channel Polarity Inversion Update
    /// Position: 13, Width: 1
    using CPOLINVUP = BitField<13, 1>;
    constexpr uint32_t CPOLINVUP_Pos = 13;
    constexpr uint32_t CPOLINVUP_Msk = CPOLINVUP::mask;

}  // namespace cmupd2

/// ETRG2 - PWM External Trigger Register (trg_num = 2)
namespace etrg2 {
    /// Maximum Counter value
    /// Position: 0, Width: 24
    using MAXCNT = BitField<0, 24>;
    constexpr uint32_t MAXCNT_Pos = 0;
    constexpr uint32_t MAXCNT_Msk = MAXCNT::mask;

    /// External Trigger Mode
    /// Position: 24, Width: 2
    using TRGMODE = BitField<24, 2>;
    constexpr uint32_t TRGMODE_Pos = 24;
    constexpr uint32_t TRGMODE_Msk = TRGMODE::mask;
    /// Enumerated values for TRGMODE
    namespace trgmode {
        constexpr uint32_t OFF = 0;
        constexpr uint32_t MODE1 = 1;
        constexpr uint32_t MODE2 = 2;
        constexpr uint32_t MODE3 = 3;
    }

    /// Edge Selection
    /// Position: 28, Width: 1
    using TRGEDGE = BitField<28, 1>;
    constexpr uint32_t TRGEDGE_Pos = 28;
    constexpr uint32_t TRGEDGE_Msk = TRGEDGE::mask;
    /// Enumerated values for TRGEDGE
    namespace trgedge {
        constexpr uint32_t FALLING_ZERO = 0;
        constexpr uint32_t RISING_ONE = 1;
    }

    /// Filtered input
    /// Position: 29, Width: 1
    using TRGFILT = BitField<29, 1>;
    constexpr uint32_t TRGFILT_Pos = 29;
    constexpr uint32_t TRGFILT_Msk = TRGFILT::mask;

    /// Trigger Source
    /// Position: 30, Width: 1
    using TRGSRC = BitField<30, 1>;
    constexpr uint32_t TRGSRC_Pos = 30;
    constexpr uint32_t TRGSRC_Msk = TRGSRC::mask;

    /// Recoverable Fault Enable
    /// Position: 31, Width: 1
    using RFEN = BitField<31, 1>;
    constexpr uint32_t RFEN_Pos = 31;
    constexpr uint32_t RFEN_Msk = RFEN::mask;

}  // namespace etrg2

/// LEBR2 - PWM Leading-Edge Blanking Register (trg_num = 2)
namespace lebr2 {
    /// Leading-Edge Blanking Delay for TRGINx
    /// Position: 0, Width: 7
    using LEBDELAY = BitField<0, 7>;
    constexpr uint32_t LEBDELAY_Pos = 0;
    constexpr uint32_t LEBDELAY_Msk = LEBDELAY::mask;

    /// PWML Falling Edge Enable
    /// Position: 16, Width: 1
    using PWMLFEN = BitField<16, 1>;
    constexpr uint32_t PWMLFEN_Pos = 16;
    constexpr uint32_t PWMLFEN_Msk = PWMLFEN::mask;

    /// PWML Rising Edge Enable
    /// Position: 17, Width: 1
    using PWMLREN = BitField<17, 1>;
    constexpr uint32_t PWMLREN_Pos = 17;
    constexpr uint32_t PWMLREN_Msk = PWMLREN::mask;

    /// PWMH Falling Edge Enable
    /// Position: 18, Width: 1
    using PWMHFEN = BitField<18, 1>;
    constexpr uint32_t PWMHFEN_Pos = 18;
    constexpr uint32_t PWMHFEN_Msk = PWMHFEN::mask;

    /// PWMH Rising Edge Enable
    /// Position: 19, Width: 1
    using PWMHREN = BitField<19, 1>;
    constexpr uint32_t PWMHREN_Pos = 19;
    constexpr uint32_t PWMHREN_Msk = PWMHREN::mask;

}  // namespace lebr2

/// CMUPD3 - PWM Channel Mode Update Register (ch_num = 3)
namespace cmupd3 {
    /// Channel Polarity Update
    /// Position: 9, Width: 1
    using CPOLUP = BitField<9, 1>;
    constexpr uint32_t CPOLUP_Pos = 9;
    constexpr uint32_t CPOLUP_Msk = CPOLUP::mask;

    /// Channel Polarity Inversion Update
    /// Position: 13, Width: 1
    using CPOLINVUP = BitField<13, 1>;
    constexpr uint32_t CPOLINVUP_Pos = 13;
    constexpr uint32_t CPOLINVUP_Msk = CPOLINVUP::mask;

}  // namespace cmupd3

}  // namespace alloy::hal::atmel::same70::atsame70j20b::pwm0
