Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue Feb 10 01:48:02 2026
| Host              : DESKTOP-I6BJTM0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.550        0.000                      0                  213        0.056        0.000                      0                  213        4.725        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            7.550        0.000                      0                  213        0.056        0.000                      0                  213        4.725        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.790ns (38.064%)  route 1.285ns (61.936%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.702ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.369     4.228    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X20Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.692    11.908    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[3]/C
                         clock pessimism              0.149    12.057    
                         clock uncertainty           -0.160    11.897    
    SLICE_X20Y125        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.119    11.778    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.790ns (38.064%)  route 1.285ns (61.936%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 11.908 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.702ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.369     4.228    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X20Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.692    11.908    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/C
                         clock pessimism              0.149    12.057    
                         clock uncertainty           -0.160    11.897    
    SLICE_X20Y125        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.119    11.778    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.790ns (40.144%)  route 1.178ns (59.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.261     4.120    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[0]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.118    11.789    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.790ns (40.144%)  route 1.178ns (59.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.261     4.120    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[7]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.118    11.789    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.790ns (40.144%)  route 1.178ns (59.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.261     4.120    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[8]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.118    11.789    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.790ns (40.144%)  route 1.178ns (59.856%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.261     4.120    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[9]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.118    11.789    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.790ns (40.205%)  route 1.175ns (59.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.258     4.117    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119    11.788    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.790ns (40.205%)  route 1.175ns (59.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.258     4.117    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[2]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.119    11.788    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.790ns (40.205%)  route 1.175ns (59.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.258     4.117    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[5]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.119    11.788    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/por_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.790ns (40.205%)  route 1.175ns (59.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 11.919 - 10.000 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.885ns (routing 0.768ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.702ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.885     2.152    design_1_i/top_0/inst/clk_in
    SLICE_X17Y120        FDRE                                         r  design_1_i/top_0/inst/por_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     2.264 f  design_1_i/top_0/inst/por_cnt_reg[1]/Q
                         net (fo=2, routed)           0.138     2.403    design_1_i/top_0/inst/u_uart_tx/por_cnt_reg[1]
    SLICE_X17Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     2.631 r  design_1_i/top_0/inst/u_uart_tx/tx_i_3/O
                         net (fo=1, routed)           0.176     2.807    design_1_i/top_0/inst/u_uart_tx/tx_i_3_n_0
    SLICE_X16Y121        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     3.031 r  design_1_i/top_0/inst/u_uart_tx/tx_i_1/O
                         net (fo=74, routed)          0.602     3.633    design_1_i/top_0/inst/u_uart_tx/rst_int
    SLICE_X19Y125        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     3.859 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1/O
                         net (fo=10, routed)          0.258     4.117    design_1_i/top_0/inst/u_uart_tx/clk_ctr[9]_i_1_n_0
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703    11.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]/C
                         clock pessimism              0.148    12.067    
                         clock uncertainty           -0.160    11.907    
    SLICE_X18Y125        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.119    11.788    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.788    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/idx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.159ns (56.730%)  route 0.121ns (43.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.686ns (routing 0.702ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.768ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.686     1.902    design_1_i/top_0/inst/clk_in
    SLICE_X20Y126        FDRE                                         r  design_1_i/top_0/inst/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.014 r  design_1_i/top_0/inst/idx_reg[0]/Q
                         net (fo=10, routed)          0.110     2.124    design_1_i/top_0/inst/i[0]
    SLICE_X19Y125        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.047     2.171 r  design_1_i/top_0/inst/idx[2]_i_2/O
                         net (fo=1, routed)           0.011     2.182    design_1_i/top_0/inst/idx[2]_i_2_n_0
    SLICE_X19Y125        FDRE                                         r  design_1_i/top_0/inst/idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.906     2.173    design_1_i/top_0/inst/clk_in
    SLICE_X19Y125        FDRE                                         r  design_1_i/top_0/inst/idx_reg[2]/C
                         clock pessimism             -0.148     2.024    
    SLICE_X19Y125        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.126    design_1_i/top_0/inst/idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.144ns (50.655%)  route 0.140ns (49.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.686ns (routing 0.702ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.768ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.686     1.902    design_1_i/top_0/inst/clk_in
    SLICE_X20Y126        FDRE                                         r  design_1_i/top_0/inst/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.014 f  design_1_i/top_0/inst/idx_reg[0]/Q
                         net (fo=10, routed)          0.109     2.123    design_1_i/top_0/inst/i[0]
    SLICE_X19Y125        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.032     2.155 r  design_1_i/top_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.031     2.186    design_1_i/top_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X19Y125        FDSE                                         r  design_1_i/top_0/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.906     2.173    design_1_i/top_0/inst/clk_in
    SLICE_X19Y125        FDSE                                         r  design_1_i/top_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.148     2.024    
    SLICE_X19Y125        FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.101     2.125    design_1_i/top_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.159ns (61.419%)  route 0.100ns (38.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.686ns (routing 0.702ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.768ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.686     1.902    design_1_i/top_0/inst/clk_in
    SLICE_X20Y126        FDRE                                         r  design_1_i/top_0/inst/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.014 f  design_1_i/top_0/inst/idx_reg[0]/Q
                         net (fo=10, routed)          0.088     2.102    design_1_i/top_0/inst/i[0]
    SLICE_X19Y126        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.047     2.149 r  design_1_i/top_0/inst/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.012     2.161    design_1_i/top_0/inst/msg_byte_return[1]
    SLICE_X19Y126        FDRE                                         r  design_1_i/top_0/inst/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.875     2.142    design_1_i/top_0/inst/clk_in
    SLICE_X19Y126        FDRE                                         r  design_1_i/top_0/inst/tx_data_reg[1]/C
                         clock pessimism             -0.149     1.994    
    SLICE_X19Y126        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     2.096    design_1_i/top_0/inst/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.162ns (59.630%)  route 0.110ns (40.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.703ns (routing 0.702ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.768ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.703     1.919    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.031 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]/Q
                         net (fo=8, routed)           0.099     2.129    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[1]
    SLICE_X20Y125        LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.050     2.179 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[4]_i_1/O
                         net (fo=1, routed)           0.011     2.190    design_1_i/top_0/inst/u_uart_tx/p_0_in[4]
    SLICE_X20Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.890     2.157    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/C
                         clock pessimism             -0.148     2.009    
    SLICE_X20Y125        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.112    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.163ns (53.925%)  route 0.139ns (46.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.686ns (routing 0.702ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.768ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.686     1.902    design_1_i/top_0/inst/clk_in
    SLICE_X20Y126        FDRE                                         r  design_1_i/top_0/inst/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.014 r  design_1_i/top_0/inst/idx_reg[0]/Q
                         net (fo=10, routed)          0.110     2.124    design_1_i/top_0/inst/i[0]
    SLICE_X19Y125        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.051     2.175 r  design_1_i/top_0/inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.029     2.204    design_1_i/top_0/inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X19Y125        FDRE                                         r  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.906     2.173    design_1_i/top_0/inst/clk_in
    SLICE_X19Y125        FDRE                                         r  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.148     2.024    
    SLICE_X19Y125        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     2.125    design_1_i/top_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.192ns (66.464%)  route 0.097ns (33.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.686ns (routing 0.702ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.768ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.686     1.902    design_1_i/top_0/inst/clk_in
    SLICE_X20Y126        FDRE                                         r  design_1_i/top_0/inst/idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.014 r  design_1_i/top_0/inst/idx_reg[0]/Q
                         net (fo=10, routed)          0.086     2.100    design_1_i/top_0/inst/i[0]
    SLICE_X19Y126        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     2.180 r  design_1_i/top_0/inst/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.011     2.191    design_1_i/top_0/inst/msg_byte_return[2]
    SLICE_X19Y126        FDRE                                         r  design_1_i/top_0/inst/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.875     2.142    design_1_i/top_0/inst/clk_in
    SLICE_X19Y126        FDRE                                         r  design_1_i/top_0/inst/tx_data_reg[2]/C
                         clock pessimism             -0.149     1.994    
    SLICE_X19Y126        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.096    design_1_i/top_0/inst/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/u_uart_tx/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/bit_idx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.107ns (71.997%)  route 0.042ns (28.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.022ns (routing 0.418ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.454ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.022     1.173    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y124        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y124        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.256 r  design_1_i/top_0/inst/u_uart_tx/bit_idx_reg[1]/Q
                         net (fo=6, routed)           0.035     1.290    design_1_i/top_0/inst/u_uart_tx/bit_idx_reg_n_0_[1]
    SLICE_X20Y124        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.024     1.314 r  design_1_i/top_0/inst/u_uart_tx/bit_idx[2]_i_2/O
                         net (fo=1, routed)           0.007     1.321    design_1_i/top_0/inst/u_uart_tx/bit_idx[2]_i_2_n_0
    SLICE_X20Y124        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/bit_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.121     1.308    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y124        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/bit_idx_reg[2]/C
                         clock pessimism             -0.129     1.180    
    SLICE_X20Y124        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     1.225    design_1_i/top_0/inst/u_uart_tx/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.198ns (59.995%)  route 0.132ns (40.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.692ns (routing 0.702ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.768ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.692     1.908    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y125        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.021 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]/Q
                         net (fo=6, routed)           0.094     2.115    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[4]
    SLICE_X18Y125        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.085     2.200 r  design_1_i/top_0/inst/u_uart_tx/clk_ctr[6]_i_1/O
                         net (fo=1, routed)           0.038     2.238    design_1_i/top_0/inst/u_uart_tx/p_0_in[6]
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.918     2.185    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X18Y125        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]/C
                         clock pessimism             -0.148     2.036    
    SLICE_X18Y125        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     2.136    design_1_i/top_0/inst/u_uart_tx/clk_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/u_uart_tx/data_latch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.418ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.454ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.017     1.168    design_1_i/top_0/inst/clk_in
    SLICE_X19Y126        FDRE                                         r  design_1_i/top_0/inst/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.252 r  design_1_i/top_0/inst/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.082     1.334    design_1_i/top_0/inst/u_uart_tx/data_latch_reg[6]_0[3]
    SLICE_X19Y126        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/data_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.115     1.302    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X19Y126        FDRE                                         r  design_1_i/top_0/inst/u_uart_tx/data_latch_reg[3]/C
                         clock pessimism             -0.120     1.182    
    SLICE_X19Y126        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.045     1.227    design_1_i/top_0/inst/u_uart_tx/data_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.112ns (42.387%)  route 0.152ns (57.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      1.694ns (routing 0.702ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.768ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.694     1.910    design_1_i/top_0/inst/clk_in
    SLICE_X19Y125        FDRE                                         r  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.022 r  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.152     2.174    design_1_i/top_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X19Y125        FDRE                                         r  design_1_i/top_0/inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.912     2.179    design_1_i/top_0/inst/clk_in
    SLICE_X19Y125        FDRE                                         r  design_1_i/top_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.215     1.964    
    SLICE_X19Y125        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.065    design_1_i/top_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.550         10.000      9.450      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X19Y120  design_1_i/top_0/inst/gap_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.550         10.000      9.450      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y120  design_1_i/top_0/inst/gap_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y120  design_1_i/top_0/inst/gap_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y125  design_1_i/top_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y120  design_1_i/top_0/inst/gap_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X19Y120  design_1_i/top_0/inst/gap_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         5.000       4.725      SLICE_X20Y122  design_1_i/top_0/inst/gap_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/u_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.665ns  (logic 3.599ns (77.150%)  route 1.066ns (22.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.768ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.891     2.158    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y124        FDSE                                         r  design_1_i/top_0/inst/u_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y124        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.273 r  design_1_i/top_0/inst/u_uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.066     3.339    uart_tx_0_OBUF
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.484     6.823 r  uart_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.823    uart_tx_0
    H12                                                               r  uart_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/u_uart_tx/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.964ns (83.152%)  route 0.398ns (16.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.023ns (routing 0.418ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=83, routed)          1.023     1.174    design_1_i/top_0/inst/u_uart_tx/clk_in
    SLICE_X20Y124        FDSE                                         r  design_1_i/top_0/inst/u_uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y124        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.085     1.259 r  design_1_i/top_0/inst/u_uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.398     1.657    uart_tx_0_OBUF
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.879     3.536 r  uart_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.536    uart_tx_0
    H12                                                               r  uart_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





