# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/271/lab3/lab3 {U:/271/lab3/lab3/simple.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:17 on Oct 01,2019
# vlog -reportprogress 300 -sv -work work "+incdir+U:/271/lab3/lab3" U:/271/lab3/lab3/simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 20:20:19 on Oct 01,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vsim work.simple_testbench
# vsim work.simple_testbench 
# Start time: 20:20:28 on Oct 01,2019
# Loading sv_std.std
# Loading work.simple_testbench
# Loading work.simple
add wave -position end  sim:/simple_testbench/clk
add wave -position end  sim:/simple_testbench/reset
add wave -position end  sim:/simple_testbench/w
add wave -position end  sim:/simple_testbench/out
run -all
# ** Note: $stop    : U:/271/lab3/lab3/simple.sv(56)
#    Time: 1350 ps  Iteration: 1  Instance: /simple_testbench
# Break in Module simple_testbench at U:/271/lab3/lab3/simple.sv line 56
# End time: 20:21:22 on Oct 01,2019, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
