Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep 18 10:46:55 2024
| Host         : MININT-7LTFL4B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.531        0.000                      0                  257        0.067        0.000                      0                  257        2.100        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.531        0.000                      0                  257        0.067        0.000                      0                  257        2.100        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_p                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.309ns (16.804%)  route 1.530ns (83.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.504     6.143    u0_led_blink/led
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[10]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y347       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.309ns (16.804%)  route 1.530ns (83.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.504     6.143    u0_led_blink/led
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[11]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y347       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.309ns (16.804%)  route 1.530ns (83.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.504     6.143    u0_led_blink/led
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[12]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y347       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.309ns (16.804%)  route 1.530ns (83.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.504     6.143    u0_led_blink/led
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y347       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.309ns (17.027%)  route 1.506ns (82.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.480     6.119    u0_led_blink/led
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[17]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y349       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.309ns (17.027%)  route 1.506ns (82.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.480     6.119    u0_led_blink/led
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[18]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y349       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.309ns (17.027%)  route 1.506ns (82.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.480     6.119    u0_led_blink/led
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[19]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y349       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.309ns (17.027%)  route 1.506ns (82.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 8.749 - 5.000 ) 
    Source Clock Delay      (SCD):    4.304ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y352       FDRE (Prop_fdre_C_Q)         0.223     4.527 f  u0_led_blink/count_reg[30]/Q
                         net (fo=2, routed)           0.486     5.013    u0_led_blink/count[30]
    SLICE_X166Y351       LUT6 (Prop_lut6_I5_O)        0.043     5.056 r  u0_led_blink/count[31]_i_7/O
                         net (fo=1, routed)           0.540     5.596    u0_led_blink/count[31]_i_7_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I5_O)        0.043     5.639 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.480     6.119    u0_led_blink/led
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.344     8.749    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y349       FDRE                                         r  u0_led_blink/count_reg[20]/C
                         clock pessimism              0.264     9.013    
                         clock uncertainty           -0.035     8.978    
    SLICE_X167Y349       FDRE (Setup_fdre_C_R)       -0.304     8.674    u0_led_blink/count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.309ns (14.870%)  route 1.769ns (85.130%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.879 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.518     4.144    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y346       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y346       FDRE (Prop_fdre_C_Q)         0.223     4.367 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.919    u0_led_blink/count[5]
    SLICE_X166Y346       LUT6 (Prop_lut6_I1_O)        0.043     4.962 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.543     5.505    u0_led_blink/count[31]_i_3_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I1_O)        0.043     5.548 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.674     6.222    u0_led_blink/led
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.474     8.879    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[21]/C
                         clock pessimism              0.264     9.143    
                         clock uncertainty           -0.035     9.108    
    SLICE_X167Y350       FDRE (Setup_fdre_C_R)       -0.304     8.804    u0_led_blink/count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.309ns (14.870%)  route 1.769ns (85.130%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.879 - 5.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.518     4.144    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y346       FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y346       FDRE (Prop_fdre_C_Q)         0.223     4.367 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.552     4.919    u0_led_blink/count[5]
    SLICE_X166Y346       LUT6 (Prop_lut6_I1_O)        0.043     4.962 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.543     5.505    u0_led_blink/count[31]_i_3_n_0
    SLICE_X166Y347       LUT6 (Prop_lut6_I1_O)        0.043     5.548 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.674     6.222    u0_led_blink/led
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AU20                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.518     7.322    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.405 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.474     8.879    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[22]/C
                         clock pessimism              0.264     9.143    
                         clock uncertainty           -0.035     9.108    
    SLICE_X167Y350       FDRE (Setup_fdre_C_R)       -0.304     8.804    u0_led_blink/count_reg[22]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  2.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.333ns (76.217%)  route 0.104ns (23.782%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.305 r  u0_led_blink/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.305    u0_led_blink/p_1_in[21]
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[21]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y350       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.344ns (76.802%)  route 0.104ns (23.198%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.316 r  u0_led_blink/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.316    u0_led_blink/p_1_in[23]
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[23]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y350       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.352ns (77.209%)  route 0.104ns (22.791%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.324 r  u0_led_blink/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.324    u0_led_blink/p_1_in[22]
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[22]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y350       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.357ns (77.456%)  route 0.104ns (22.544%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.329 r  u0_led_blink/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.329    u0_led_blink/p_1_in[24]
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y350       FDRE                                         r  u0_led_blink/count_reg[24]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y350       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.358ns (77.505%)  route 0.104ns (22.495%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.289 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.289    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y351       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.330 r  u0_led_blink/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.330    u0_led_blink/p_1_in[25]
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[25]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y351       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.369ns (78.028%)  route 0.104ns (21.972%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.289 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.289    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y351       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.341 r  u0_led_blink/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.341    u0_led_blink/p_1_in[27]
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[27]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y351       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.377ns (78.393%)  route 0.104ns (21.607%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.289 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.289    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y351       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.349 r  u0_led_blink/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.349    u0_led_blink/p_1_in[26]
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[26]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y351       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.382ns (78.616%)  route 0.104ns (21.384%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.289 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.289    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y351       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.354 r  u0_led_blink/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.354    u0_led_blink/p_1_in[28]
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y351       FDRE                                         r  u0_led_blink/count_reg[28]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y351       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.383ns (78.660%)  route 0.104ns (21.340%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.289 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.289    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.314 r  u0_led_blink/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.314    u0_led_blink/count0_carry__5_n_0
    SLICE_X167Y352       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.355 r  u0_led_blink/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.355    u0_led_blink/p_1_in[29]
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[29]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y352       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.394ns (79.131%)  route 0.104ns (20.869%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.693     1.868    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y347       FDRE                                         r  u0_led_blink/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.100     1.968 r  u0_led_blink/count_reg[9]/Q
                         net (fo=2, routed)           0.103     2.071    u0_led_blink/count[9]
    SLICE_X167Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.213 r  u0_led_blink/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.213    u0_led_blink/count0_carry__1_n_0
    SLICE_X167Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.238 r  u0_led_blink/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.238    u0_led_blink/count0_carry__2_n_0
    SLICE_X167Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.263 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.264    u0_led_blink/count0_carry__3_n_0
    SLICE_X167Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.289 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.289    u0_led_blink/count0_carry__4_n_0
    SLICE_X167Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.314 r  u0_led_blink/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.314    u0_led_blink/count0_carry__5_n_0
    SLICE_X167Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.366 r  u0_led_blink/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.366    u0_led_blink/p_1_in[31]
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.515     0.515 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.782     1.297    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.327 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.020     2.347    u0_led_blink/sys_clk_BUFG
    SLICE_X167Y352       FDRE                                         r  u0_led_blink/count_reg[31]/C
                         clock pessimism             -0.180     2.167    
    SLICE_X167Y352       FDRE (Hold_fdre_C_D)         0.071     2.238    u0_led_blink/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y268   u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X49Y265   u1_uart_top/tx_index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X49Y265   u1_uart_top/tx_index_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y265   u1_uart_top/uart_wdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y265   u1_uart_top/uart_wdata_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y265   u1_uart_top/uart_wdata_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X48Y268   u1_uart_top/uart_wreq_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X44Y266   u1_uart_top/uart_tx_u/baud_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X44Y266   u1_uart_top/uart_tx_u/baud_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y268   u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y268   u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X49Y265   u1_uart_top/tx_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X49Y265   u1_uart_top/tx_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X49Y265   u1_uart_top/tx_index_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X49Y265   u1_uart_top/tx_index_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y265   u1_uart_top/uart_wdata_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y265   u1_uart_top/uart_wdata_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y265   u1_uart_top/uart_wdata_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X48Y265   u1_uart_top/uart_wdata_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X166Y345  u0_led_blink/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X166Y345  u0_led_blink/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y347  u0_led_blink/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y347  u0_led_blink/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y347  u0_led_blink/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y347  u0_led_blink/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y347  u0_led_blink/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y347  u0_led_blink/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y348  u0_led_blink/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X167Y348  u0_led_blink/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.877ns  (logic 2.360ns (60.858%)  route 1.518ns (39.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.328     3.954    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X48Y266        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y266        FDRE (Prop_fdre_C_Q)         0.204     4.158 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.518     5.676    lopt
    AN23                 OBUF (Prop_obuf_I_O)         2.156     7.831 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.831    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.369ns  (logic 2.220ns (65.903%)  route 1.149ns (34.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.901     0.901 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.632     2.533    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.626 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         1.678     4.304    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y351       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y351       FDRE (Prop_fdre_C_Q)         0.223     4.527 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           1.149     5.676    led_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.997     7.673 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.673    led
    T21                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.526ns  (logic 1.190ns (78.001%)  route 0.336ns (21.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.773     1.948    u0_led_blink/sys_clk_BUFG
    SLICE_X169Y351       FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y351       FDRE (Prop_fdre_C_Q)         0.100     2.048 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           0.336     2.384    led_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.090     3.474 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.474    led
    T21                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.295ns (68.387%)  route 0.599ns (31.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AU20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AU20                 IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.713     1.149    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.175 r  sys_clk_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.775    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X48Y266        FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y266        FDRE (Prop_fdre_C_Q)         0.091     1.866 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.599     2.465    lopt
    AN23                 OBUF (Prop_obuf_I_O)         1.204     3.669 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.669    uart_tx
    AN23                                                              r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





