<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>DPR16X2</title><link rel="Prev" href="DP8KE.htm" title="Previous" /><link rel="Next" href="dpr16x2b.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/d.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN0gDsvs9xa_002bXui_002feE5_002b6uxQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/dpr16x2.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1475693">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1475693">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="dcca.htm#1475693">D</a> &gt; DPR16X2</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1475693" class="Heading3"><span></span>DPR16X2</h4><h5 id="ww1368014" class="Heading4"><span></span>Distributed Dual Port RAM</h5><p id="ww1368015" class="Body"><span></span>Architectures Supported:</p><div id="ww1368016" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC/M</div><div class="ww_skin_page_overflow"><p id="ww1368020" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/dpr16x2.gif" width="100%" style="display: block; left: 0.0pt; max-height: 200px; max-width: 214px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1368685" class="Body"><span></span>INPUTS: DI0, DI1, WAD0, WAD1, WAD2, WAD3, WRE, WPE, WCK, RAD0, RAD1, RAD2, RAD3</p><p id="ww1368022" class="Body"><span></span>OUTPUTS: WDO0, WDO1, RDO0, RDO1</p><p id="ww1368024" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1368025" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027334" title="List of Primitive-Specific HDL Attributes">INITVAL</a></span>:	(<span style="font-style: italic">Verilog</span>) 64'hXXXXXXXX (16-bit hexadecimal value)<br />	(<span style="font-style: italic">VHDL</span>) 0xXXXXXXXX (16-bit hexadecimal value)<br />	Default: all zeros</p><p id="ww1368026" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "ENABLED" (default), "DISABLED"</p><h5 id="ww1368027" class="Heading4"><span></span>Description</h5><p id="ww1368028" class="BodyAfterHead"><span></span>The DPR16X2 symbol represents a 16-word by 2-bit distributed dual port RAM. You can refer to the following technical note on the Lattice web site for port definition, attribute definition and usage.</p><div id="ww1368029" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=19019" target="_blank">TN1094 - On-Chip Memory Usage Guide for LatticeSC Devices</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>