<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f4xx__hal__rcc_8h" xml:lang="en-US">
<title>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_rcc.h File Reference</title>
<indexterm><primary>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_rcc.h</primary></indexterm>
<para>

<para>Header file of RCC HAL module. </para>
 
</para>
<programlisting linenumbering="unnumbered">#include &quot;stm32f4xx_hal_def.h&quot;
#include &quot;stm32f4xx_hal_rcc_ex.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_r_c_c___p_l_l_init_type_def">RCC_PLLInitTypeDef</link></para>

<para>RCC PLL configuration structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link></para>

<para>RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link></para>

<para>RCC System, AHB and APB busses clock configuration structure definition 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link>   (<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> - <link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</link>   0x00</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</link>   0x13</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</link>   0x18</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</link>   0x1A</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</link>   0x17</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x70)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</link>   0x0F</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</link>   0x10</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</link>   (<link linkend="_group___r_c_c___bit_address___alias_region_1ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</link> + 0x74)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</link>   0x00</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link>   (<link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link> + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</link> * 32) + (<link linkend="_group___r_c_c___bit_address___alias_region_1ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</link> * 4))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</link>   ((uint32_t)0x40023802)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link>   ((uint32_t)(<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> + 0x0C + 0x01))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</link>   ((uint32_t)(<link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link> + 0x0C + 0x02))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</link>   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + <link linkend="_group___r_c_c___bit_address___alias_region_1gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga3508fa29d62b42d7d9117c419e076efc">DBP_TIMEOUT_VALUE</link>   ((uint32_t)100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___bit_address___alias_region_1ga0965572baea57cdfd3616bef14d41053">LSE_TIMEOUT_VALUE</link>   ((uint32_t)500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___oscillator___type_1ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___oscillator___type_1ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___oscillator___type_1gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___oscillator___type_1ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___oscillator___type_1ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___oscillator___type_1ga3da0bb3923503cb8e84e5bd75912fbb8">IS_RCC_OSCILLATORTYPE</link>(OSCILLATOR)   ((OSCILLATOR) &lt;= 15)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___config_1ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</link>   ((uint8_t)0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___config_1gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___config_1ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</link>   ((uint8_t)0x05)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_e___config_1ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</link>(HSE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___config_1ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</link>   ((uint8_t)0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___config_1gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___config_1gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</link>   ((uint8_t)0x05)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_e___config_1ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</link>(LSE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_i___config_1ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</link>   ((uint8_t)0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_i___config_1ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___h_s_i___config_1ga9d2bad5b4ad9ba8fb224ddbd949c27d6">IS_RCC_HSI</link>(HSI)   (((HSI) == <link linkend="_group___r_c_c___h_s_i___config_1ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</link>) || ((HSI) == <link linkend="_group___r_c_c___h_s_i___config_1ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_i___config_1gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</link>   ((uint8_t)0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_i___config_1ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___l_s_i___config_1gaaa7381dd9821c69346ce64453863b786">IS_RCC_LSI</link>(LSI)   (((LSI) == <link linkend="_group___r_c_c___l_s_i___config_1gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</link>) || ((LSI) == <link linkend="_group___r_c_c___l_s_i___config_1ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___config_1gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</link>   ((uint8_t)0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___config_1ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___config_1gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</link>   ((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___config_1ga373b85039eb8036373fe80948c153ee0">IS_RCC_PLL</link>(PLL)   (((PLL) == <link linkend="_group___r_c_c___p_l_l___config_1gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</link>) ||((PLL) == <link linkend="_group___r_c_c___p_l_l___config_1ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</link>) || ((PLL) == <link linkend="_group___r_c_c___p_l_l___config_1gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l_p___clock___divider_1ga16248cbd581f020b8a8d1cf0d9f0864d">RCC_PLLP_DIV2</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l_p___clock___divider_1ga91b2c03c1f205addc5f52a1e740f801a">RCC_PLLP_DIV4</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l_p___clock___divider_1ga5ad6be8ec0a6efaa1c81fbd29017a1fa">RCC_PLLP_DIV6</link>   ((uint32_t)0x00000006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l_p___clock___divider_1gaab7662734bfff248c5dad97ea5f6736e">RCC_PLLP_DIV8</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</link>(SOURCE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</link>(VALUE)   ((VALUE) &lt;= 63)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</link>(VALUE)   ((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</link>(VALUE)   (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</link>(VALUE)   ((4 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</link>(VALUE)   ((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___p_l_l___clock___source_1gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</link>(VALUE)   ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___type_1gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</link>(CLK)   ((1 &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source_1gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source_1ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source_1ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___system___clock___source_1ga0797bfc445903525324cbd06a6cebbd2">IS_RCC_SYSCLKSOURCE</link>(SOURCE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_h_b___clock___source_1ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</link>(HCLK)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___a_p_b1___a_p_b2___clock___source_1gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</link>(PCLK)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</link>   ((uint32_t)0x00020300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga242119dd2fc5e6ec6d7c2aa239dbcb9f">RCC_RTCCLKSOURCE_HSE_DIV3</link>   ((uint32_t)0x00030300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</link>   ((uint32_t)0x00040300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga229473454f04d994e1ed1751d6b19e48">RCC_RTCCLKSOURCE_HSE_DIV5</link>   ((uint32_t)0x00050300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gae541538e57fdf779b8f16202416c799a">RCC_RTCCLKSOURCE_HSE_DIV6</link>   ((uint32_t)0x00060300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga352febcf0ae6b14407f0e6aae66ffe11">RCC_RTCCLKSOURCE_HSE_DIV7</link>   ((uint32_t)0x00070300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</link>   ((uint32_t)0x00080300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gafabded7bf1f0108152a9c2301fdbe251">RCC_RTCCLKSOURCE_HSE_DIV9</link>   ((uint32_t)0x00090300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gab53e5fbbd7510563393fde77cfdde411">RCC_RTCCLKSOURCE_HSE_DIV10</link>   ((uint32_t)0x000A0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gae0ca4ffa1a26f99e377c56183ea68ec1">RCC_RTCCLKSOURCE_HSE_DIV11</link>   ((uint32_t)0x000B0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga06837111cb6294d55f681347514a233d">RCC_RTCCLKSOURCE_HSE_DIV12</link>   ((uint32_t)0x000C0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga2c447a815f2e116f88b604eeaa7aab0b">RCC_RTCCLKSOURCE_HSE_DIV13</link>   ((uint32_t)0x000D0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga5dceac607cd03d87002cdb78b3234941">RCC_RTCCLKSOURCE_HSE_DIV14</link>   ((uint32_t)0x000E0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga9594f8553a259c18fb354e903c01b041">RCC_RTCCLKSOURCE_HSE_DIV15</link>   ((uint32_t)0x000F0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</link>   ((uint32_t)0x00100300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga62707003a86f4c4747ae89af2e561e0c">RCC_RTCCLKSOURCE_HSE_DIV17</link>   ((uint32_t)0x00110300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga264428cbc7bc54bfcd794a4027ac1f5e">RCC_RTCCLKSOURCE_HSE_DIV18</link>   ((uint32_t)0x00120300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gaf2d8f6e3e5887bb5c853944fd35b677a">RCC_RTCCLKSOURCE_HSE_DIV19</link>   ((uint32_t)0x00130300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gab72789d4d0c5de2a7e771d538567b92e">RCC_RTCCLKSOURCE_HSE_DIV20</link>   ((uint32_t)0x00140300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga70a0ee7e610273af753eca611e959dfc">RCC_RTCCLKSOURCE_HSE_DIV21</link>   ((uint32_t)0x00150300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga02eac6a5a2eec79514d1637c747d69aa">RCC_RTCCLKSOURCE_HSE_DIV22</link>   ((uint32_t)0x00160300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gac707188b45213d39ad11e2440f77e235">RCC_RTCCLKSOURCE_HSE_DIV23</link>   ((uint32_t)0x00170300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gabc9c05156ca310200f3716af4209594a">RCC_RTCCLKSOURCE_HSE_DIV24</link>   ((uint32_t)0x00180300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gaef79b940c2bcfee57380e23c4e893767">RCC_RTCCLKSOURCE_HSE_DIV25</link>   ((uint32_t)0x00190300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gaa3d9b9568edda64d88361e76a3a50ed0">RCC_RTCCLKSOURCE_HSE_DIV26</link>   ((uint32_t)0x001A0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga65afd29f069e2e9b607212876d7860e5">RCC_RTCCLKSOURCE_HSE_DIV27</link>   ((uint32_t)0x001B0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga28e7a9291c903b820991c3a3e80c9ae1">RCC_RTCCLKSOURCE_HSE_DIV28</link>   ((uint32_t)0x001C0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1gac22536498ea83e12ecd83f04d5e98858">RCC_RTCCLKSOURCE_HSE_DIV29</link>   ((uint32_t)0x001D0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga5849760bab0f4057bd254cd022dc1a7a">RCC_RTCCLKSOURCE_HSE_DIV30</link>   ((uint32_t)0x001E0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___r_t_c___clock___source_1ga074ac97804136221e39f50eb4cf13e3a">RCC_RTCCLKSOURCE_HSE_DIV31</link>   ((uint32_t)0x001F0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___i2_s___clock___source_1ga77d2d5726213f7452c87251cfddc9d6a">RCC_I2SCLKSOURCE_PLLI2S</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___i2_s___clock___source_1gaf36ed164172cd329651775784798a3ba">RCC_I2SCLKSOURCE_EXT</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o___index_1ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o___index_1ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o___index_1gaac2d2f9b0c3e2f4fbe2131d779080964">IS_RCC_MCO</link>(MCOx)   (((MCOx) == <link linkend="_group___r_c_c___m_c_o___index_1ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</link>) || ((MCOx) == <link linkend="_group___r_c_c___m_c_o___index_1ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o1___clock___source_1gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o1___clock___source_1gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o1___clock___source_1ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o1___clock___source_1ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o1___clock___source_1ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</link>(SOURCE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o2___clock___source_1ga54de4030872bb1307c7d7c8a3bd33131">RCC_MCO2SOURCE_SYSCLK</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o2___clock___source_1ga02b34da36ca51681c7d5fb62d8f9b04b">RCC_MCO2SOURCE_PLLI2SCLK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o2___clock___source_1gade7c384e5e76c52d76b589297a8a6934">RCC_MCO2SOURCE_HSE</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o2___clock___source_1ga706e33338111d8ef82b00a54eba0215c">RCC_MCO2SOURCE_PLLCLK</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_o2___clock___source_1ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</link>(SOURCE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_ox___clock___prescaler_1ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_ox___clock___prescaler_1ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_ox___clock___prescaler_1gab9dac03733c3c5bd8877ef43bff3d5f4">RCC_MCODIV_3</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_ox___clock___prescaler_1ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</link> | <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_ox___clock___prescaler_1ga67292dd05ceb8189ec439d4ac4d58b88">RCC_MCODIV_5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___m_c_ox___clock___prescaler_1ga152403e1f22fd14bb9a5d86406fe593f">IS_RCC_MCODIV</link>(DIV)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</link>   ((uint8_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</link>   ((uint8_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</link>   ((uint8_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</link>   ((uint8_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</link>   ((uint8_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga6468ff3bad854272cf1120ffbf69b7ac">RCC_IT_PLLI2SRDY</link>   ((uint8_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___interrupt_1ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</link>   ((uint8_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</link>   ((uint8_t)0x21)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</link>   ((uint8_t)0x31)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</link>   ((uint8_t)0x39)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga31e67a9f19cf673acf196d19f443f3d5">RCC_FLAG_PLLI2SRDY</link>   ((uint8_t)0x3B)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</link>   ((uint8_t)0x41)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</link>   ((uint8_t)0x61)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga23d5211abcdf0e397442ca534ca04bb4">RCC_FLAG_BORRST</link>   ((uint8_t)0x79)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</link>   ((uint8_t)0x7A)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</link>   ((uint8_t)0x7B)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</link>   ((uint8_t)0x7C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</link>   ((uint8_t)0x7D)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</link>   ((uint8_t)0x7E)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</link>   ((uint8_t)0x7F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c___flag_1gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</link>(VALUE)   ((VALUE) &lt;= 0x1F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2040fdf331db98e0fd887b244b7ff172">__GPIOA_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>))</para>

<para>Enable or disable the AHB1 peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gacc636ff03a42ab4be78b6029ae80271d">__GPIOB_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad3fba7fc35bc89927c666427b251988d">__GPIOC_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga23fc5a09e6132a7dd82150d3c518d371">__GPIOD_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga021e9d913be2978b10bd6087ae71db93">__GPIOE_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabf6266ff53538648d34198b0513f6dc7">__GPIOH_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7aca7089a6e0c473d599e784cb2c70fd">__CRC_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf587a0b5b0ba5d9ac65f33e8d02eb775">__BKPSRAM_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga59a25ba1a773ba4bef255503ce98fddc">__CCMDATARAMEN_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4c46f3ca0f41eccb579a8695965e2ed3">__DMA1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaddae614e8937d27ae8a41e3f10854189">__DMA2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga55611ad5b74fd66d559094b381d7e775">__GPIOA_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5c708bc4e94a521cb6ea2f67d44e0aed">__GPIOB_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf1b0292ea15890abc49b49e32ce32e00">__GPIOC_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab36f7db61c220e2fc903575168703fc8">__GPIOD_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga901cc22049696eaf95c703dc8db1b49c">__GPIOE_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7c800e30edc73abbedd96880e4336d9c">__GPIOH_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9162a63a0ed92401200145efee605650">__CRC_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3ec158561c8e184846d8df13297b7da5">__BKPSRAM_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2cc8413fa0f7bc14c6b70fd7b3538507">__CCMDATARAMEN_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafd35ed9c991f90a67e79392509688c32">__DMA1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6a96a97e531cfa59beb60e5dfbee6cf5">__DMA2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga917142dd1dd771e58ddf74254a745741">__USB_OTG_FS_CLK_ENABLE</link>()</para>

<para>Enable or disable the AHB2 peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3715cdb08c7e3d8a9cb7153294e11166">__USB_OTG_FS_CLK_DISABLE</link>()</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga31d8f80bbc17c04ea94b482ab7a918eb">__RNG_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR |= (RCC_AHB2ENR_RNGEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gacefaf7fd14f09692a0b06fb8fa413850">__RNG_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8f5db5981b04f2ef00b4d660adc7ed8f">__TIM2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>))</para>

<para>Enable or disable the Low Speed APB (APB1) peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf89f11cded6e76fb011109fae7d051d1">__TIM3_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5334ce85f4c2078b09479d855150501b">__TIM4_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad2485d0197a56254fc9c80570784f5fe">__TIM5_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9cd8d0b078f967225fcececf0d4a32a8">__WWDG_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga04c0b620030538d3eec8e797d605a98c">__SPI2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga517165d0806ad5d4c47c911897a62304">__SPI3_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga19f09e53523f1659071354a17a72ba63">__USART2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga74632f4c0b984e497f4ab792acf25f88">__I2C1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2f226d206b5826e0b659789f50d134e2">__I2C2_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga157549d624748e618f08d3bbc354e627">__I2C3_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga714060f6efe9614a5222dc2d9a5dbc3b">__PWR_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga266c349c8d14f9c99143d0ff1c0b724a">__TIM2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7af4211a72c692cb40a07dff0433fddd">__TIM3_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga36bf3d742817031974ec68edf0c34ba0">__TIM4_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaec8181bad6fe26023e52a036620df36a">__TIM5_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae58a60dac1343c8e4999f800a0b12c4f">__WWDG_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga17055374452ff904ed238bb702f692f9">__SPI2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8954ef50526fc816a6d4bf82fac4128e">__SPI3_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa063500432ebe53a8e19fb7739590dfa">__USART2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga17a7ad9dc047323f759d2f9d5240e9c4">__I2C1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab61113a7a6ec00e33e673158edaf4a18">__I2C2_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga98f5c0a060e94adc150bec9471bb3f06">__I2C3_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9314358bee2d449f2aafe9725bcf06df">__PWR_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga71b75f0568fc4e1b0f65067a28cefd23">__TIM1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>))</para>

<para>Enable or disable the High Speed APB (APB2) peripheral clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga23de933fad121fa0034844e4c3093d1b">__USART1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1924df79b1e8acf83cf323cd2c30b454">__USART6_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga08ba0fbac7dc8f96894cefbca9af41e5">__ADC1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5be2534c083257e000470202ff3a4d2c">__SDIO_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1830cf3b75c0695b3c8a0bacd4e1deb1">__SPI1_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gacd37828a35231aa524d5417009afe784">__SPI4_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga414ead6b8bd49ec44c127fe51b21315f">__SYSCFG_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab61872a1928532f4ec081bc2ff2a5234">__TIM9_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga94c3e152e1b7f9cc0d772f37e9d3cf75">__TIM10_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0307a8011144e62790d931ea00ce37bc">__TIM11_CLK_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga71dc6a2953564bf3323da116cf12ee30">__TIM1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6ae202ba0653f8193f465540df04b2ae">__USART1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaafb6c131d54a581656ae829ecc3a5e8f">__USART6_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga173362326ecc82180b863393ee781097">__ADC1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabf2ea041d3587d4ac4d7945293c76313">__SDIO_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad1b7803922ad09acce9ce7fac33bb5ca">__SPI1_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7ade337a46de47a0951ce13c175a9c6e">__SPI4_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga565ff4c946631daa48068db67495084b">__SYSCFG_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa971dfd4cb4e0a104f42eac92eec8f7e">__TIM9_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3b74f93ec123508c676396a380260dc5">__TIM10_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0b79e1130e9235182ef5b807e9aebbf1">__TIM11_CLK_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2ENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9881ec43324175a6dcb0cbaaeb249dd1">__AHB1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR = 0xFFFFFFFF)</para>

<para>Force or release AHB1 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac53ac2da99c9699e97fca645af412d42">__GPIOA_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb2f08e019eafe4872660ec908836f49">__GPIOB_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6dfaacc1b9a54296ba1756085179acde">__GPIOC_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9891dc6475f68029cefc5421dd0bd28d">__GPIOD_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga92e86ad28a3e2c91fee6696f27a4c142">__GPIOE_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb8cb1d391e800bdcb08847549593345">__GPIOH_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga124fe851e88c56a7ab4f55139a07baa5">__CRC_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2ba211f55b3d1f98c3f2d1e2d505089d">__DMA1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab48a890bba9c8b89754529f3d0962db3">__DMA2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaabad8090ee495aaa42b53c773cce87a8">__AHB1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0b4dff3e72feea14def8e01978b2876e">__GPIOA_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga29fe5bce7dfa48a680176fccaa2f4194">__GPIOB_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5ad48b930be88563b75de1674d252128">__GPIOC_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5f5e0bc82fe9dd4dfe9f639c18265ffb">__GPIOD_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabc43b58cab01222ec85b31ce86016e0b">__GPIOE_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga05ddda526ef380c5cba3ad3e9de1e07e">__GPIOF_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafd5ceab6f78fb535adb1ab08eb6b13ef">__GPIOG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9798278634f760d2710f77de921f2189">__GPIOH_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7db372ca67f6947a3fe6a021b2f9eab9">__GPIOI_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gade11ef6b09339931584e89342e9a83bb">__CRC_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf00cb8e328b057553e7679cd5aaaf128">__DMA1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga37d149aee057faa095c2861551cd830b">__DMA2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0050cdbcec24077abb081f9e761aa16e">__AHB2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR = 0xFFFFFFFF)</para>

<para>Force or release AHB2 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab364df15f4207f8b2201b0756485b0b6">__OTGFS_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54203b21b72eeae7bae84ddf3b29a8a5">__AHB2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa1cea73f19055bb5d316b46db95deda8">__OTGFS_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga01490030465dd1bfdfaa67ad9ef68ff6">__RNG_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga76ffe57bd40938dee45d008d28fd5d49">__RNG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabb652fad9969cf07ca19cb44f5a6aaf2">__APB1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR = 0xFFFFFFFF)</para>

<para>Force or release APB1 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaad8de2fd2b4824f74d224d3ed250d22f">__TIM2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac330e8745bc605134beb3f8b0e710343">__TIM3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga09d7d6edf526af037c6d98a6aaf45d3e">__TIM4_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga217564823b49010e8db839aaa99a1ad2">__TIM5_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54aacffe47d41f02a7a60048c4378a5a">__WWDG_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga208b91334be948ed8dc4335ed7dad6b2">__SPI2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga43f0cf25dd31a3d43a166a54e6ff30f3">__SPI3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab3f35d5a4ee7fd39c7172d1ef3bd689b">__USART2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0a00c647822c285737f3d532d73a3a8c">__I2C1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga42f47a35a678fb4b04a0a13b8ea3d599">__I2C2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga49db97f3c20b64a261b87fbd398fbf5b">__I2C3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaee2b3546a86cce1119cfb239f073b5df">__PWR_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0f75418cb370d7be609dd272ba75b02f">__APB1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2dca8996024dd53f2b0efa4352e3f1f1">__TIM2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga697a415832a512df537f31f89347d883">__TIM3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaed1dc0c50c5146b8387ac2e7c8184dda">__TIM4_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga66d74a61010bd19adeb2717aa434081e">__TIM5_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gade639a993d2b3f3269360282889dbc62">__WWDG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga40b0d796003dfd0b72390c21301165c6">__SPI2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54925e6b45182faaf10441355e070ed1">__SPI3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5847a3269715b7252fa9a26d45fe67ac">__USART2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2b01ba44daa66c18af195a9c3d6ba371">__I2C1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga12942137b1164bf3f97533451df7d4ca">__I2C2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga10b3459b2f828e7a2adcc7480376bb1d">__I2C3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga90aca0e996a2a292addf21d7b8787ab5">__PWR_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabb26fc64aa793146dbacf2c4a21fca67">__APB2_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR = 0xFFFFFFFF)</para>

<para>Force or release APB2 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga55c8dd88c9c01fcf70a11cd760c92830">__TIM1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8f3ad2646ce15b193e3134bd05dab7d3">__USART1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga93f490edface2b55c75a2350e4eb44d6">__USART6_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4bef1c4fffdf4444f7804c96220cdc9f">__ADC_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga133527fc7dc44a938818a0472a0516ce">__SDIO_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga743eabfff95dc66a2bd94587b8e26727">__SPI1_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3dfa217f44fb5bbd9dea53e8f2f6bfb4">__SPI4_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3bd7c392e6c8fbb7081fcee100dea4b9">__SYSCFG_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga15d702f24f3386305b728fedabe1da78">__TIM9_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3702c18cef9b427a7d84ab57a08cc14e">__TIM10_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga49713fd0d5319ab707cbeebcb067a052">__TIM11_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab73e1addcdd82c6c97dd843a161473af">__APB2_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf56e90e00adb71207f89669364a1d636">__TIM1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga54146ad06ec6a6ad028a6a920eccab0a">__USART1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga78721de9d2f3a826c3e33f61582db68e">__USART6_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac971ed78d4f5667813134abf2c3aad1e">__ADC_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5591a761c71e149b242bd63ea3c6e11e">__SDIO_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga39667e27dac8ef868287948bb3eee69c">__SPI1_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf689fa3217c1a05bc8dafdb94ef2a54b">__SPI4_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga661c05d88401b811f261eb0bacfd16d5">__SYSCFG_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga257a2ef198be9965132b107151bf4e33">__TIM9_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga03cc93fd2202a73d918d8862e6e87e20">__TIM10_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6044bf8fb42af4b6acf9e493bd7e4d4e">__TIM11_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2RSTR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab59d50182719ef961f835a6c6ce264f9">__AHB3_FORCE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB3RSTR = 0xFFFFFFFF)</para>

<para>Force or release AHB3 peripheral reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5b1c71f85ca7613534f32ba88165911b">__AHB3_RELEASE_RESET</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB3RSTR = 0x00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa7226f2a8e6177a8460c6cff095b47cc">__GPIOA_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>))</para>

<para>Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaddac75812cf5ea634dd2de0cc80ad34b">__GPIOB_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa62c22199cb0521b7d7f961d28fe6f04">__GPIOC_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad6a88fbdf3d630c0d56a25c539866867">__GPIOD_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7066fe84b8654671253a4708f202eb08">__GPIOE_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga16afe20eafd431e50cab3f234792af21">__GPIOH_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9786479c06b3b804e5a9546adac5c748">__CRC_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1782b13d16e9b6847b777600c1c77c0a">__FLITF_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8cdec2efea63f36ec8e71e7ffc57aa13">__SRAM1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga40a9bb119be63079973af2d0ee49c54c">__BKPSRAM_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad959b0a4eb5b87d460791a6de8a78513">__DMA1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8b28751d68bc4ac8c19ff7adb045c5cf">__DMA2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaeea189ec5f1a9f0979625df1e49bda6c">__GPIOA_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga18823dc3f6df380f212fc23918ab0240">__GPIOB_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaed7435b49fb5c0ddb588789c054162ef">__GPIOC_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac71706b87112aa43c0364e15a9f5e202">__GPIOD_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0a424e44132bdbcc1b730a7d18743d21">__GPIOE_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa73a317183b0a920c843b61b5be79e9b">__GPIOH_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga70bd35a7b8044dbe33bd452b81915bb0">__CRC_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae8b30c33c17f97ed9e2cd3af0afe3f05">__FLITF_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab25e70788162dcb332746d5f5d4069c2">__SRAM1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6af87fcf2b6b47b20cc841e83fc6f679">__BKPSRAM_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad2c3c514f62e1bdba0a39a4f45af547a">__DMA1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5d4ff6ec2c3b08843399671a47f7f174">__DMA2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4dc17e29b5959769b8e6d17886a68d67">__OTGFS_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>))</para>

<para>Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab375d6bc75c84eb01343bd489d64e23e">__OTGFS_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab9e3d522bcdab6795d398420fe10db58">__RNG_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb97a270a28093bef336d154df7b5584">__RNG_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga548dab344e5f4f733f10f621d5021258">__TIM2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>))</para>

<para>Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7f85684d6cf2aef3f12d2e5e7c582242">__TIM3_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad10a7e0ff283f479ec97e92df3ac3246">__TIM4_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab046cfcec27d864839b82b3273f2c5f4">__TIM5_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa30175f1c20623be727bb9882fd7875c">__WWDG_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga27596c991eb89307897f15356573ae4d">__SPI2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadee1f49891390ad1a7bfe05437ed3921">__SPI3_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafc176ced9204a2e8fa7f3c60dbe2bd2d">__USART2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3e8c1f2f1710b3d9ac6c1ff47b8216f5">__I2C1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadd03bd6614d2e69221c7fb6208f57959">__I2C2_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad36192d065b8ee42ea1495bcfb13a18f">__I2C3_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga18304dbd75bc6ca98a3be9834ea3a193">__PWR_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac7d45f3a4232045971840c447f798db4">__TIM2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga653238770c676e8027096821356c76f1">__TIM3_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac56d691bb8f24caf34748e8fbe08246d">__TIM4_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4eed5759a6ca6c5b35cd3b2bb0e614dc">__TIM5_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab690663b0d7bb91887d7655496f76d68">__WWDG_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9d0cdfebe340524ec980e03b1ebef2b1">__SPI2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3e54973a1320c9c9ce4e4b74144eff86">__SPI3_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab13b1b90717b63339001bde799676d98">__USART2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaffef2534d1d74d7cf39c9466ebad7c33">__I2C1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf9fe7357c252303be97424e03775a16c">__I2C2_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac1ecee01b504868a5cf77a534776ebd8">__I2C3_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gabfa76560ea9d20285f94ca36111d5048">__PWR_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB1LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga76d17335ea9ac85aaff8dda26f182fe0">__TIM1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>))</para>

<para>Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7595f248296f06dc9d49d243c3b649f6">__USART1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga264f39462886db77a245e0f4b1b778c5">__USART6_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga80a6e9a53ed4cf8af2fd1129f49d99f2">__ADC1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab3e98834e7b122676fb29cf0f38bad56">__SDIO_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga22b1be31f1972d6d3089e8faa1372fa3">__SPI1_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae67f09b35ee272b465fa1c40c02a89e4">__SPI4_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9440005e90146348c9172c379963df62">__SYSCFG_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0d42f306cafde9841d9eb66e62c4ea80">__TIM9_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga704b70541b0dd37cbeed2a7871460baf">__TIM10_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gad75162b5c0b0c62ddc3c6e1509c9804f">__TIM11_CLK_SLEEP_ENABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR |= (<link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9a07c5151bef57bfa0478ff31c7437fe">__TIM1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga1df637fa137457830dcc1311040d8a36">__USART1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga919f39ed1442d29dd7c07f9557102c0d">__USART6_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2743a40f0b1712a06947c2f368435429">__ADC1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab6fd793faa7cb2f28b96405a16b46833">__SDIO_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga448614eb6e006bffe6a77dba07e7fbae">__SPI1_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae19bd55db06570fb4106952d5de3fe6c">__SPI4_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2c47a6b111062192d81460dc0dfa49c9">__SYSCFG_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gadb054752a802576d532d502bbbb5d6e1">__TIM9_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6408109c422cd730ae7efdc72d62101f">__TIM10_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga83664173583e23c386ae49f7fcba6939">__TIM11_CLK_SLEEP_DISABLE</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;APB2LPENR &amp;= ~(<link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>))</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the Internal High Speed oscillator (HSI). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</link>(__HSICalibrationValue__)</para>

<para>Macro to adjust the Internal High Speed oscillator (HSI) calibration value. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the Internal Low Speed oscillator (LSI). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</link>(__STATE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</link> = (__STATE__))</para>

<para>Macro to configure the External High Speed oscillator (HSE). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</link>(__STATE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</link> = (__STATE__))</para>

<para>Macro to configure the External Low Speed oscillator (LSE). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the the RTC clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</link>(__RTCCLKSource__)</para>

<para>Macros to configure the RTC clock (RTCCLK). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</link>(__RTCCLKSource__)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to force or release the Backup domain reset. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the main PLL. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</link>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</para>

<para>Macro to configure the main PLL clock source, multiplication and division factors. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga8b7e67b887e421a22722e527e734890f">__HAL_RCC_I2SCLK</link>(__SOURCE__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</link> = (__SOURCE__))</para>

<para>Macro to configure the I2S clock source (I2SCLK). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</link>)</para>

<para>Macros to enable or disable the PLLI2S. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</link>()   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</link> = <link linkend="_group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga5a2fa2687b621f6eda72457d09715298">__HAL_RCC_PLLI2S_CONFIG</link>(__PLLI2SN__,  __PLLI2SR__)   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</link>)) | ((__PLLI2SR__) &lt;&lt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</link>)))</para>

<para>Macro to configure the PLLI2S clock multiplication and division factors . </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</link>()   ((uint32_t)(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>))</para>

<para>Macro to get the clock source used as system clock. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</link>()   ((uint32_t)(<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLCFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>))</para>

<para>Macro to get the oscillator used as PLL clock source. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link> |= (__INTERRUPT__))</para>

<para>Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</link> &amp;= ~(__INTERRUPT__))</para>

<para>Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</link>(__INTERRUPT__)   (*(<link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint8_t *) <link linkend="_group___r_c_c___bit_address___alias_region_1gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</link> = (__INTERRUPT__))</para>

<para>Clear the RCC&apos;s interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</link>(__INTERRUPT__)   ((<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</para>

<para>Check the RCC&apos;s interrupt has occurred or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</link>()   (<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CSR |= <link linkend="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</link>)</para>

<para>Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</link>   ((uint8_t)0x1F)</para>

<para>Check RCC flag is set or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</link>(__FLAG__)   (((((((__FLAG__) &gt;&gt; 5) == 1)? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? <link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CSR :<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;CIR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; <link linkend="_group___r_c_c_1ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</link>)))!= 0)? 1 : 0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___r_c_c_1gaee325be46063d454148a63babc9f9cd4">__RCC_PLLSRC</link>()   ((<link linkend="_group___peripheral__declaration_1ga74944438a086975793d26ae48d5882d4">RCC</link>-&gt;PLLCFGR &amp; <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>) &gt;&gt; <link linkend="_group___exported__macro_1ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</link>(<link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>))</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para>void <link linkend="_group___r_c_c_1ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</link> (void)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___r_c_c_1ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</link> (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> *RCC_OscInitStruct)</para>
</listitem>
            <listitem><para><link linkend="_stm32f4xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <link linkend="_group___r_c_c_1gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</link> (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> *RCC_ClkInitStruct, uint32_t FLatency)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</link> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</link> (void)</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___r_c_c_1gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</link> (<link linkend="_struct_r_c_c___osc_init_type_def">RCC_OscInitTypeDef</link> *RCC_OscInitStruct)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</link> (<link linkend="_struct_r_c_c___clk_init_type_def">RCC_ClkInitTypeDef</link> *RCC_ClkInitStruct, uint32_t *pFLatency)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</link> (void)</para>
</listitem>
            <listitem><para>void <link linkend="_group___r_c_c_1gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</link> (void)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of RCC HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team </para>
</formalpara>
<formalpara><title>Version</title>

<para>V1.1.0RC2 </para>
</formalpara>
<formalpara><title>Date</title>

<para>14-May-2014</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; COPYRIGHT(c) 2014 STMicroelectronics</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:<orderedlist>
<listitem>
<para>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</para>
</listitem><listitem>
<para>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</para>
</listitem><listitem>
<para>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</para>
</listitem></orderedlist>
</para>

<para>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </para>
<para>
Definition in file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
</section>
