<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>ChibiOS/RT: LPC13xx HAL Support</title>
<link href="custom.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table style="text-align: center; width: 100%;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td style="width: 80px;"><img alt="ChibiOS/RT Logo" src="logo_small.png"></td>
      <td><big><big>ChibiOS/RT</big></big><br><br>Architecture - Reference Manual - Guides</td>
      <td style="width: 80px;"></td>
    </tr>
  </tbody>
</table>
<hr size="1">
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<h1>LPC13xx HAL Support<br/>
<small>
[<a class="el" href="group___l_p_c13xx.html">LPC13xx Support</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p>HAL support.  
<a href="#_details">More...</a></p>

<p><div class="dynheader">
Collaboration diagram for LPC13xx HAL Support:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___l_p_c13xx___h_a_l.png" border="0" alt="" usemap="#group______l__p__c13xx______h__a__l"/>
<map name="group______l__p__c13xx______h__a__l" id="group______l__p__c13xx______h__a__l">
<area shape="rect" id="node1" href="group___l_p_c13xx.html" title="LPC13xx specific support." alt="" coords="5,5,112,32"/></map>
</td></tr></table></center>
</div>
</p>
<hr/><a name="_details"></a><h2>Description</h2>
<p>HAL support. </p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga04124548670aa00dd6c9ba87e267330f">FLASHCFG</a>&nbsp;&nbsp;&nbsp;(*((volatile <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> *)0x4003C010))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register missing in NXP header file.  <a href="#ga04124548670aa00dd6c9ba87e267330f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gaa4688daf0f1e6dda714351a6e5a394c2">PLATFORM_NAME</a>&nbsp;&nbsp;&nbsp;&quot;LPC13xx&quot;</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Platform name.  <a href="#gaa4688daf0f1e6dda714351a6e5a394c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gae9c4cd9115c1f86a3c7f729756468cc7">IRCOSCCLK</a>&nbsp;&nbsp;&nbsp;12000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga91f90d1e0533b935544f1658dd307a02">WDGOSCCLK</a>&nbsp;&nbsp;&nbsp;1600000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga226f69af8cfd491d5789e8c44b559938">SYSPLLCLKSEL_IRCOSC</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gaa1f2768ea4b414f49e0dfd0b44746d12">SYSPLLCLKSEL_SYSOSC</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga9d352e0307396256a171122fc58e6151">SYSMAINCLKSEL_IRCOSC</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gaf4bc724cd6474ec490c353c7059a519c">SYSMAINCLKSEL_PLLIN</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga2d4e8322f142cef5db8262ca8e0ed691">SYSMAINCLKSEL_WDGOSC</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga3d512d674c8a53b29e3310ec8e0a91f1">SYSMAINCLKSEL_PLLOUT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga0772ec9e95d8a6da3a768bcb92d0e3a0">LPC13xx_PLLCLK_SOURCE</a>&nbsp;&nbsp;&nbsp;SYSPLLCLKSEL_SYSOSC</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System PLL clock source.  <a href="#ga0772ec9e95d8a6da3a768bcb92d0e3a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga608460bdb91c761b7d97a7739cca4172">LPC13xx_SYSPLL_MUL</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System PLL multiplier.  <a href="#ga608460bdb91c761b7d97a7739cca4172"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga0e1ef8433fb88f9cb4a782ebf3020d6a">LPC13xx_SYSPLL_DIV</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System PLL divider.  <a href="#ga0e1ef8433fb88f9cb4a782ebf3020d6a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga402511448896382ce0e0fd3b2bd3e687">LPC13xx_MAINCLK_SOURCE</a>&nbsp;&nbsp;&nbsp;SYSMAINCLKSEL_PLLOUT</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">System main clock source.  <a href="#ga402511448896382ce0e0fd3b2bd3e687"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gaa06ffac0eb7b8a76d738001b0765f9fb">LPC13xx_SYSABHCLK_DIV</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AHB clock divider.  <a href="#gaa06ffac0eb7b8a76d738001b0765f9fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga6cc74cf50ef1e1a6fda3d2bed6a969e6">LPC13xx_UART_PCLK_DIV</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART clock divider.  <a href="#ga6cc74cf50ef1e1a6fda3d2bed6a969e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga15f2bd9d6c444701e8783e26c3850d48">LPC13xx_SYSOSCCTRL</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Calculated SYSOSCCTRL setting.  <a href="#ga15f2bd9d6c444701e8783e26c3850d48"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga7e916414c796ba2c3b8ead8c366e266a">LPC13xx_SYSPLLCLKIN</a>&nbsp;&nbsp;&nbsp;SYSOSCCLK</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL input clock frequency.  <a href="#ga7e916414c796ba2c3b8ead8c366e266a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga9ba169a87f69ae7ceaa82b8c37191b5a">LPC13xx_SYSPLLCTRL_MSEL</a>&nbsp;&nbsp;&nbsp;(LPC13xx_SYSPLL_MUL - 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MSEL mask in SYSPLLCTRL register.  <a href="#ga9ba169a87f69ae7ceaa82b8c37191b5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga2a89e6510a553edbf39c2dbcf1992c25">LPC13xx_SYSPLLCTRL_PSEL</a>&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PSEL mask in SYSPLLCTRL register.  <a href="#ga2a89e6510a553edbf39c2dbcf1992c25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga6c8224748e98049ac9ecb3905c2a91bb">LPC13xx_SYSPLLCCO</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CCP frequency.  <a href="#ga6c8224748e98049ac9ecb3905c2a91bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga29f065430e576c82effc70e74513932b">LPC13xx_SYSPLLCLKOUT</a>&nbsp;&nbsp;&nbsp;(LPC13xx_SYSPLLCCO / LPC13xx_SYSPLL_DIV)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PLL output clock frequency.  <a href="#ga29f065430e576c82effc70e74513932b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga05a507334b0e59b7a34bbd53d565acbf">LPC13xx_SYSCLK</a>&nbsp;&nbsp;&nbsp;(LPC13xx_MAINCLK / LPC13xx_SYSABHCLK_DIV)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AHB clock.  <a href="#ga05a507334b0e59b7a34bbd53d565acbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gae024528c3e362544f29e7f29ab2b5740">LPC13xx_FLASHCFG_FLASHTIM</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flash wait states.  <a href="#gae024528c3e362544f29e7f29ab2b5740"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gaa9f2b35aa48e89a9507330aaba8d46d7">LPC13xx_UART_PCLK</a>&nbsp;&nbsp;&nbsp;(LPC13xx_MAINCLK / LPC13xx_UART_PCLK_DIV)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART clock.  <a href="#gaa9f2b35aa48e89a9507330aaba8d46d7"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="#ga07d5821e5a06754e2ce920c97890d06f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gac0d4aa7461d0ea9e55ea77f5480eb4a5">LPC13xx_clock_init</a> (void)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LPC13xx clocks and PLL initialization.  <a href="#gac0d4aa7461d0ea9e55ea77f5480eb4a5"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_p_a_l_config.html">PALConfig</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c13xx___h_a_l.html#gac32ea30ca5bb872528c2eda9a037d443">pal_default_config</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PAL setup.  <a href="#gac32ea30ca5bb872528c2eda9a037d443"></a><br/></td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga04124548670aa00dd6c9ba87e267330f"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.c::FLASHCFG" ref="ga04124548670aa00dd6c9ba87e267330f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASHCFG&nbsp;&nbsp;&nbsp;(*((volatile <a class="el" href="group___s_t_m8___c_o_r_e.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> *)0x4003C010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register missing in NXP header file. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8c_source.html#l00041">41</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8c_source.html">platforms/LPC13xx/hal_lld.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4688daf0f1e6dda714351a6e5a394c2"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::PLATFORM_NAME" ref="gaa4688daf0f1e6dda714351a6e5a394c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLATFORM_NAME&nbsp;&nbsp;&nbsp;&quot;LPC13xx&quot;</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Platform name. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00048">48</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae9c4cd9115c1f86a3c7f729756468cc7"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::IRCOSCCLK" ref="gae9c4cd9115c1f86a3c7f729756468cc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRCOSCCLK&nbsp;&nbsp;&nbsp;12000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>High speed internal clock. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00050">50</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91f90d1e0533b935544f1658dd307a02"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::WDGOSCCLK" ref="ga91f90d1e0533b935544f1658dd307a02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDGOSCCLK&nbsp;&nbsp;&nbsp;1600000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watchdog internal clock. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00051">51</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga226f69af8cfd491d5789e8c44b559938"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::SYSPLLCLKSEL_IRCOSC" ref="ga226f69af8cfd491d5789e8c44b559938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSPLLCLKSEL_IRCOSC&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal RC oscillator clock source. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00053">53</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1f2768ea4b414f49e0dfd0b44746d12"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::SYSPLLCLKSEL_SYSOSC" ref="gaa1f2768ea4b414f49e0dfd0b44746d12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSPLLCLKSEL_SYSOSC&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>System oscillator clock source. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00055">55</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d352e0307396256a171122fc58e6151"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::SYSMAINCLKSEL_IRCOSC" ref="ga9d352e0307396256a171122fc58e6151" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMAINCLKSEL_IRCOSC&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock source is IRC. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00058">58</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4bc724cd6474ec490c353c7059a519c"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::SYSMAINCLKSEL_PLLIN" ref="gaf4bc724cd6474ec490c353c7059a519c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMAINCLKSEL_PLLIN&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock source is PLLIN. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00059">59</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d4e8322f142cef5db8262ca8e0ed691"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::SYSMAINCLKSEL_WDGOSC" ref="ga2d4e8322f142cef5db8262ca8e0ed691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMAINCLKSEL_WDGOSC&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock source is WDGOSC. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00060">60</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d512d674c8a53b29e3310ec8e0a91f1"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::SYSMAINCLKSEL_PLLOUT" ref="ga3d512d674c8a53b29e3310ec8e0a91f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMAINCLKSEL_PLLOUT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clock source is PLLOUT. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00061">61</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0772ec9e95d8a6da3a768bcb92d0e3a0"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_PLLCLK_SOURCE" ref="ga0772ec9e95d8a6da3a768bcb92d0e3a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_PLLCLK_SOURCE&nbsp;&nbsp;&nbsp;SYSPLLCLKSEL_SYSOSC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System PLL clock source. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00071">71</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga608460bdb91c761b7d97a7739cca4172"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSPLL_MUL" ref="ga608460bdb91c761b7d97a7739cca4172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSPLL_MUL&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System PLL multiplier. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The value must be in the 1..32 range and the final frequency must not exceed the CCO ratings. </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00080">80</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e1ef8433fb88f9cb4a782ebf3020d6a"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSPLL_DIV" ref="ga0e1ef8433fb88f9cb4a782ebf3020d6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSPLL_DIV&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System PLL divider. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The value must be chosen between (2, 4, 8, 16). </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00088">88</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga402511448896382ce0e0fd3b2bd3e687"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_MAINCLK_SOURCE" ref="ga402511448896382ce0e0fd3b2bd3e687" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_MAINCLK_SOURCE&nbsp;&nbsp;&nbsp;SYSMAINCLKSEL_PLLOUT</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>System main clock source. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00095">95</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa06ffac0eb7b8a76d738001b0765f9fb"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSABHCLK_DIV" ref="gaa06ffac0eb7b8a76d738001b0765f9fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSABHCLK_DIV&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AHB clock divider. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The value must be chosen between (1...255). </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00103">103</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cc74cf50ef1e1a6fda3d2bed6a969e6"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_UART_PCLK_DIV" ref="ga6cc74cf50ef1e1a6fda3d2bed6a969e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_UART_PCLK_DIV&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART clock divider. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>The value must be chosen between (1...255). </dd></dl>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00111">111</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15f2bd9d6c444701e8783e26c3850d48"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSOSCCTRL" ref="ga15f2bd9d6c444701e8783e26c3850d48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSOSCCTRL&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Calculated SYSOSCCTRL setting. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00122">122</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e916414c796ba2c3b8ead8c366e266a"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSPLLCLKIN" ref="ga7e916414c796ba2c3b8ead8c366e266a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSPLLCLKIN&nbsp;&nbsp;&nbsp;SYSOSCCLK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL input clock frequency. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00131">131</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ba169a87f69ae7ceaa82b8c37191b5a"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSPLLCTRL_MSEL" ref="ga9ba169a87f69ae7ceaa82b8c37191b5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSPLLCTRL_MSEL&nbsp;&nbsp;&nbsp;(LPC13xx_SYSPLL_MUL - 1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MSEL mask in SYSPLLCTRL register. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00143">143</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a89e6510a553edbf39c2dbcf1992c25"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSPLLCTRL_PSEL" ref="ga2a89e6510a553edbf39c2dbcf1992c25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSPLLCTRL_PSEL&nbsp;&nbsp;&nbsp;(0 &lt;&lt; 5)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PSEL mask in SYSPLLCTRL register. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00152">152</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c8224748e98049ac9ecb3905c2a91bb"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSPLLCCO" ref="ga6c8224748e98049ac9ecb3905c2a91bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSPLLCCO</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="group___l_p_c13xx___h_a_l.html#ga7e916414c796ba2c3b8ead8c366e266a" title="PLL input clock frequency.">LPC13xx_SYSPLLCLKIN</a> * <a class="code" href="group___l_p_c13xx___h_a_l.html#ga608460bdb91c761b7d97a7739cca4172" title="System PLL multiplier.">LPC13xx_SYSPLL_MUL</a> *    \
                              LPC13xx_SYSPLL_DIV)
</pre></div>
<p>CCP frequency. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00166">166</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29f065430e576c82effc70e74513932b"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSPLLCLKOUT" ref="ga29f065430e576c82effc70e74513932b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSPLLCLKOUT&nbsp;&nbsp;&nbsp;(LPC13xx_SYSPLLCCO / LPC13xx_SYSPLL_DIV)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00176">176</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05a507334b0e59b7a34bbd53d565acbf"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_SYSCLK" ref="ga05a507334b0e59b7a34bbd53d565acbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_SYSCLK&nbsp;&nbsp;&nbsp;(LPC13xx_MAINCLK / LPC13xx_SYSABHCLK_DIV)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AHB clock. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00193">193</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae024528c3e362544f29e7f29ab2b5740"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_FLASHCFG_FLASHTIM" ref="gae024528c3e362544f29e7f29ab2b5740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_FLASHCFG_FLASHTIM&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flash wait states. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00202">202</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9f2b35aa48e89a9507330aaba8d46d7"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.h::LPC13xx_UART_PCLK" ref="gaa9f2b35aa48e89a9507330aaba8d46d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC13xx_UART_PCLK&nbsp;&nbsp;&nbsp;(LPC13xx_MAINCLK / LPC13xx_UART_PCLK_DIV)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART clock. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html#l00212">212</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8h_source.html">platforms/LPC13xx/hal_lld.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga07d5821e5a06754e2ce920c97890d06f"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.c::hal_lld_init" ref="ga07d5821e5a06754e2ce920c97890d06f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_lld_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low level HAL driver initialization. </p>

</div>
</div>
<a class="anchor" id="gac0d4aa7461d0ea9e55ea77f5480eb4a5"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.c::LPC13xx_clock_init" ref="gac0d4aa7461d0ea9e55ea77f5480eb4a5" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LPC13xx_clock_init </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>LPC13xx clocks and PLL initialization. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>All the involved constants come from the file <code>board.h</code>. </dd></dl>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="gac32ea30ca5bb872528c2eda9a037d443"></a><!-- doxytag: member="platforms/LPC13xx/hal_lld.c::pal_default_config" ref="gac32ea30ca5bb872528c2eda9a037d443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_p_a_l_config.html">PALConfig</a> <a class="el" href="group___s_t_m8___p_a_l.html#gae1c1d6a489f3c1f3ef63ba89d3a8cd15">pal_default_config</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
 {VAL_GPIO0DATA, VAL_GPIO0DIR},
 {VAL_GPIO1DATA, VAL_GPIO1DIR},
 {VAL_GPIO2DATA, VAL_GPIO2DIR},
 {VAL_GPIO3DATA, VAL_GPIO3DIR},
}
</pre></div>
<p>PAL setup. </p>
<p>Digital I/O ports static configuration as defined in <code>board.h</code>. </p>

<p>Definition at line <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8c_source.html#l00055">55</a> of file <a class="el" href="platforms_2_l_p_c13xx_2hal__lld_8c_source.html">platforms/LPC13xx/hal_lld.c</a>.</p>

</div>
</div>
</div>
<hr size="1"><address style="text-align: right;"><small>
Generated on Sun Oct 24 2010 09:40:48 for ChibiOS/RT by&nbsp;<a href="http://www.doxygen.org/index.html"><img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.7.1</small></address>
</body>
</html>
