xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on Dec 08, 2025 at 01:25:11 PST
xrun
	8bit_rig.sv
	register_test.sv
	-access +rwc
	-gui
Recompiling... reason: file './register_test.sv' is newer than expected.
	expected: Mon Dec  8 00:17:40 2025
	actual:   Mon Dec  8 00:29:10 2025
file: register_test.sv
	module worklib.register_test:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		register_test
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.register_test:sv <0x608e73c5>
			streams:  17, words: 11934
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Registers:                10      10
		Scalar wires:              3       -
		Vectored wires:            3       -
		Always blocks:             3       3
		Initial blocks:            6       6
		Pseudo assignments:        5       5
		Covergroup Instances:      0       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.register_test:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /usr/local/apps/cadence/xcelium/IUS2203/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm register_test.NUM_RANDOM_TESTS register_test.clk register_test.data register_test.enable register_test.expected register_test.out register_test.reset_cooldown register_test.rst_
Created probe 1
xcelium> run
Starting SIMPLE RANDOM TEST ...
xmsim: *W,OLDURR: The default algorithm for $urandom_range and randcase is used. It can have distribution problems..
ALL SIMPLE RANDOM TESTS PASSED!
Simulation stopped via $stop(1) at time 100015 NS + 0
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	22.03-s003: Exiting on Dec 08, 2025 at 01:43:44 PST  (total: 00:18:33)
