

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Fri Oct 28 23:18:04 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _PORTA	set	3968
    49   000000                     _TRISA	set	3986
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   007FBC                     __pcinit:
    55                           	callstack 0
    56   007FBC                     start_initialization:
    57                           	callstack 0
    58   007FBC                     __initialization:
    59                           	callstack 0
    60   007FBC                     end_of_initialization:
    61                           	callstack 0
    62   007FBC                     __end_of__initialization:
    63                           	callstack 0
    64   007FBC  0100               	movlb	0
    65   007FBE  EFE1  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68   000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70   000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73   000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 74 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107   007FC2                     __ptext0:
   108                           	callstack 0
   109   007FC2                     _main:
   110                           	callstack 31
   111   007FC2                     
   112                           ;main.c: 75:    TRISA = 0;
   113   007FC2  0E00               	movlw	0
   114   007FC4  6E92               	movwf	146,c	;volatile
   115   007FC6                     l692:
   116                           
   117                           ;main.c: 77:       PORTA = 0xFFFF;
   118   007FC6  6880               	setf	128,c	;volatile
   119   007FC8                     
   120                           ;main.c: 78:       _delay((unsigned long)((500)*(8000000/4000.0)));
   121   007FC8  0E06               	movlw	6
   122   007FCA  6E02               	movwf	(??_main+1)^0,c
   123   007FCC  0E13               	movlw	19
   124   007FCE  6E01               	movwf	??_main^0,c
   125   007FD0  0EAE               	movlw	174
   126   007FD2                     u17:
   127   007FD2  2EE8               	decfsz	wreg,f,c
   128   007FD4  D7FE               	bra	u17
   129   007FD6  2E01               	decfsz	??_main^0,f,c
   130   007FD8  D7FC               	bra	u17
   131   007FDA  2E02               	decfsz	(??_main+1)^0,f,c
   132   007FDC  D7FA               	bra	u17
   133   007FDE                     
   134                           ;main.c: 79:       PORTA = 0;
   135   007FDE  0E00               	movlw	0
   136   007FE0  6E80               	movwf	128,c	;volatile
   137                           
   138                           ;main.c: 80:       _delay((unsigned long)((500)*(8000000/4000.0)));
   139   007FE2  0E06               	movlw	6
   140   007FE4  6E02               	movwf	(??_main+1)^0,c
   141   007FE6  0E13               	movlw	19
   142   007FE8  6E01               	movwf	??_main^0,c
   143   007FEA  0EAE               	movlw	174
   144   007FEC                     u27:
   145   007FEC  2EE8               	decfsz	wreg,f,c
   146   007FEE  D7FE               	bra	u27
   147   007FF0  2E01               	decfsz	??_main^0,f,c
   148   007FF2  D7FC               	bra	u27
   149   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   150   007FF6  D7FA               	bra	u27
   151   007FF8  EFE3  F03F         	goto	l692
   152   007FFC  EF00  F000         	goto	start
   153   008000                     __end_of_main:
   154                           	callstack 0
   155   000000                     
   156                           	psect	rparam
   157   000000                     
   158                           	psect	idloc
   159                           
   160                           ;Config register IDLOC0 @ 0x200000
   161                           ;	unspecified, using default values
   162   200000                     	org	2097152
   163   200000  FF                 	db	255
   164                           
   165                           ;Config register IDLOC1 @ 0x200001
   166                           ;	unspecified, using default values
   167   200001                     	org	2097153
   168   200001  FF                 	db	255
   169                           
   170                           ;Config register IDLOC2 @ 0x200002
   171                           ;	unspecified, using default values
   172   200002                     	org	2097154
   173   200002  FF                 	db	255
   174                           
   175                           ;Config register IDLOC3 @ 0x200003
   176                           ;	unspecified, using default values
   177   200003                     	org	2097155
   178   200003  FF                 	db	255
   179                           
   180                           ;Config register IDLOC4 @ 0x200004
   181                           ;	unspecified, using default values
   182   200004                     	org	2097156
   183   200004  FF                 	db	255
   184                           
   185                           ;Config register IDLOC5 @ 0x200005
   186                           ;	unspecified, using default values
   187   200005                     	org	2097157
   188   200005  FF                 	db	255
   189                           
   190                           ;Config register IDLOC6 @ 0x200006
   191                           ;	unspecified, using default values
   192   200006                     	org	2097158
   193   200006  FF                 	db	255
   194                           
   195                           ;Config register IDLOC7 @ 0x200007
   196                           ;	unspecified, using default values
   197   200007                     	org	2097159
   198   200007  FF                 	db	255
   199                           
   200                           	psect	config
   201                           
   202                           ;Config register CONFIG1L @ 0x300000
   203                           ;	PLL Prescaler Selection bits
   204                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   205                           ;	System Clock Postscaler Selection bits
   206                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   207                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   208                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   209   300000                     	org	3145728
   210   300000  00                 	db	0
   211                           
   212                           ;Config register CONFIG1H @ 0x300001
   213                           ;	Oscillator Selection bits
   214                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   215                           ;	Fail-Safe Clock Monitor Enable bit
   216                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   217                           ;	Internal/External Oscillator Switchover bit
   218                           ;	IESO = OFF, Oscillator Switchover mode disabled
   219   300001                     	org	3145729
   220   300001  0B                 	db	11
   221                           
   222                           ;Config register CONFIG2L @ 0x300002
   223                           ;	Power-up Timer Enable bit
   224                           ;	PWRT = OFF, PWRT disabled
   225                           ;	Brown-out Reset Enable bits
   226                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   227                           ;	Brown-out Reset Voltage bits
   228                           ;	BORV = 3, Minimum setting 2.05V
   229                           ;	USB Voltage Regulator Enable bit
   230                           ;	VREGEN = OFF, USB voltage regulator disabled
   231   300002                     	org	3145730
   232   300002  1F                 	db	31
   233                           
   234                           ;Config register CONFIG2H @ 0x300003
   235                           ;	Watchdog Timer Enable bit
   236                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   237                           ;	Watchdog Timer Postscale Select bits
   238                           ;	WDTPS = 32768, 1:32768
   239   300003                     	org	3145731
   240   300003  1E                 	db	30
   241                           
   242                           ; Padding undefined space
   243   300004                     	org	3145732
   244   300004  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3H @ 0x300005
   247                           ;	CCP2 MUX bit
   248                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   249                           ;	PORTB A/D Enable bit
   250                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   251                           ;	Low-Power Timer 1 Oscillator Enable bit
   252                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   253                           ;	MCLR Pin Enable bit
   254                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   255   300005                     	org	3145733
   256   300005  03                 	db	3
   257                           
   258                           ;Config register CONFIG4L @ 0x300006
   259                           ;	Stack Full/Underflow Reset Enable bit
   260                           ;	STVREN = ON, Stack full/underflow will cause Reset
   261                           ;	Single-Supply ICSP Enable bit
   262                           ;	LVP = ON, Single-Supply ICSP enabled
   263                           ;	Extended Instruction Set Enable bit
   264                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   265                           ;	Background Debugger Enable bit
   266                           ;	DEBUG = 0x1, unprogrammed default
   267   300006                     	org	3145734
   268   300006  85                 	db	133
   269                           
   270                           ; Padding undefined space
   271   300007                     	org	3145735
   272   300007  FF                 	db	255
   273                           
   274                           ;Config register CONFIG5L @ 0x300008
   275                           ;	Code Protection bit
   276                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   277                           ;	Code Protection bit
   278                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   279                           ;	Code Protection bit
   280                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   283   300008                     	org	3145736
   284   300008  0F                 	db	15
   285                           
   286                           ;Config register CONFIG5H @ 0x300009
   287                           ;	Boot Block Code Protection bit
   288                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   289                           ;	Data EEPROM Code Protection bit
   290                           ;	CPD = OFF, Data EEPROM is not code-protected
   291   300009                     	org	3145737
   292   300009  C0                 	db	192
   293                           
   294                           ;Config register CONFIG6L @ 0x30000A
   295                           ;	Write Protection bit
   296                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   297                           ;	Write Protection bit
   298                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   299                           ;	Write Protection bit
   300                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   301                           ;	Write Protection bit
   302                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   303   30000A                     	org	3145738
   304   30000A  0F                 	db	15
   305                           
   306                           ;Config register CONFIG6H @ 0x30000B
   307                           ;	Configuration Register Write Protection bit
   308                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   309                           ;	Boot Block Write Protection bit
   310                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   311                           ;	Data EEPROM Write Protection bit
   312                           ;	WRTD = OFF, Data EEPROM is not write-protected
   313   30000B                     	org	3145739
   314   30000B  E0                 	db	224
   315                           
   316                           ;Config register CONFIG7L @ 0x30000C
   317                           ;	Table Read Protection bit
   318                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   319                           ;	Table Read Protection bit
   320                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   321                           ;	Table Read Protection bit
   322                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   325   30000C                     	org	3145740
   326   30000C  0F                 	db	15
   327                           
   328                           ;Config register CONFIG7H @ 0x30000D
   329                           ;	Boot Block Table Read Protection bit
   330                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   331   30000D                     	org	3145741
   332   30000D  40                 	db	64
   333                           tosu	equ	0xFFF
   334                           tosh	equ	0xFFE
   335                           tosl	equ	0xFFD
   336                           stkptr	equ	0xFFC
   337                           pclatu	equ	0xFFB
   338                           pclath	equ	0xFFA
   339                           pcl	equ	0xFF9
   340                           tblptru	equ	0xFF8
   341                           tblptrh	equ	0xFF7
   342                           tblptrl	equ	0xFF6
   343                           tablat	equ	0xFF5
   344                           prodh	equ	0xFF4
   345                           prodl	equ	0xFF3
   346                           indf0	equ	0xFEF
   347                           postinc0	equ	0xFEE
   348                           postdec0	equ	0xFED
   349                           preinc0	equ	0xFEC
   350                           plusw0	equ	0xFEB
   351                           fsr0h	equ	0xFEA
   352                           fsr0l	equ	0xFE9
   353                           wreg	equ	0xFE8
   354                           indf1	equ	0xFE7
   355                           postinc1	equ	0xFE6
   356                           postdec1	equ	0xFE5
   357                           preinc1	equ	0xFE4
   358                           plusw1	equ	0xFE3
   359                           fsr1h	equ	0xFE2
   360                           fsr1l	equ	0xFE1
   361                           bsr	equ	0xFE0
   362                           indf2	equ	0xFDF
   363                           postinc2	equ	0xFDE
   364                           postdec2	equ	0xFDD
   365                           preinc2	equ	0xFDC
   366                           plusw2	equ	0xFDB
   367                           fsr2h	equ	0xFDA
   368                           fsr2l	equ	0xFD9
   369                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          6D      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRll         20      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Fri Oct 28 23:18:04 2022

                     u17 7FD2                       u27 7FEC                      l690 7FC2  
                    l692 7FC6                      l694 7FC8                      l696 7FDE  
                    wreg 000FE8                     _main 7FC2                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _PORTA 000F80  
                  _TRISA 000F92          __initialization 7FBC             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FBC            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FBC                  __ramtop 0800                  __ptext0 7FC2  
   end_of_initialization 7FBC      start_initialization 7FBC                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000  
