CACHE_POLICY,VAR_0
CP_CPC_IC_BASE_CNTL,VAR_1
EINVAL,VAR_2
GC,VAR_3
REG_SET_FIELD,FUNC_0
VMID,VAR_4
WREG32_SOC15,FUNC_1
amdgpu_ucode_print_gfx_hdr,FUNC_2
gfx_v9_0_cp_compute_enable,FUNC_3
le32_to_cpu,FUNC_4
le32_to_cpup,FUNC_5
mmCP_CPC_IC_BASE_CNTL,VAR_5
mmCP_CPC_IC_BASE_HI,VAR_6
mmCP_CPC_IC_BASE_LO,VAR_7
mmCP_MEC_ME1_UCODE_ADDR,VAR_8
mmCP_MEC_ME1_UCODE_DATA,VAR_9
upper_32_bits,FUNC_6
gfx_v9_0_cp_compute_load_microcode,FUNC_7
adev,VAR_10
mec_hdr,VAR_11
fw_data,VAR_12
i,VAR_13
tmp,VAR_14
