[INF:CM0023] Creating log file ../../build/regression/IndexAssign/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "t".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@t".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@t".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/IndexAssign/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/IndexAssign/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/IndexAssign/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@t)
|vpiElaborated:1
|vpiName:work@t
|uhdmallModules:
\_module: work@t (work@t) dut.sv:1:1: , endln:5:10, parent:work@t
  |vpiFullName:work@t
  |vpiParameter:
  \_parameter: (work@t.I), line:2:27, endln:2:28, parent:work@t
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:26, parent:work@t.I
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:32, parent:work@t
    |vpiRhs:
    \_constant: , line:2:31, endln:2:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:26, parent:work@t.I
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@t.I), line:2:27, endln:2:28, parent:work@t
  |vpiDefName:work@t
  |vpiNet:
  \_logic_net: (work@t.sig), line:3:17, endln:3:20, parent:work@t
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:22, parent:work@t
    |vpiRhs:
    \_constant: , line:4:21, endln:4:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@t.sig), line:4:10, endln:4:18, parent:work@t.sig
      |vpiParent:
      \_ref_obj: (work@t.sig)
        |vpiName:sig
        |vpiFullName:work@t.sig
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiIndex:
      \_operation: , line:4:14, endln:4:17, parent:work@t.sig
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@t.sig.I), line:4:14, endln:4:15
          |vpiName:I
          |vpiFullName:work@t.sig.I
        |vpiOperand:
        \_constant: , line:4:16, endln:4:17
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
|uhdmtopModules:
\_module: work@t (work@t) dut.sv:1:1: , endln:5:10
  |vpiName:work@t
  |vpiVariables:
  \_logic_var: (work@t.sig), line:3:17, endln:3:20, parent:work@t
    |vpiTypespec:
    \_logic_typespec: , line:3:3, endln:3:8
      |vpiRange:
      \_range: , line:3:10, endln:3:15
        |vpiLeftRange:
        \_constant: , line:3:10, endln:3:11
          |vpiDecompile:5
          |vpiSize:64
          |INT:5
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:3:10, endln:3:15
      |vpiLeftRange:
      \_constant: , line:3:10, endln:3:11
        |vpiDecompile:5
        |vpiSize:64
        |INT:5
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:3:14, endln:3:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@t.I), line:2:27, endln:2:28, parent:work@t
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:26, parent:work@t.I
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:32, parent:work@t
    |vpiRhs:
    \_constant: , line:2:31, endln:2:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:26, parent:work@t.I
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@t.I), line:2:27, endln:2:28, parent:work@t
  |vpiDefName:work@t
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:22, parent:work@t
    |vpiRhs:
    \_constant: , line:4:21, endln:4:22
    |vpiLhs:
    \_bit_select: (work@t.sig), line:4:10, endln:4:18, parent:work@t.sig
      |vpiParent:
      \_ref_obj: (work@t.sig), parent:work@t.sig
        |vpiName:sig
        |vpiFullName:work@t.sig
        |vpiActual:
        \_logic_var: (work@t.sig), line:3:17, endln:3:20, parent:work@t
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiIndex:
      \_operation: , line:4:14, endln:4:17, parent:work@t.sig
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@t.sig.I), line:4:14, endln:4:15
          |vpiName:I
          |vpiFullName:work@t.sig.I
          |vpiActual:
          \_constant: , line:2:31, endln:2:32
        |vpiOperand:
        \_constant: , line:4:16, endln:4:17
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/IndexAssign/dut.sv | ${SURELOG_DIR}/build/regression/IndexAssign/roundtrip/dut_000.sv | 1 | 5 | 

