
RFIDBTAPP.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000481e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a0  00800060  0000481e  000048b2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000085  00800100  00800100  00004952  2**0
                  ALLOC
  3 .stab         0000492c  00000000  00000000  00004954  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002cb6  00000000  00000000  00009280  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000bf36  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000c076  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000c1e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000de2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000ed1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000fac8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000fc28  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000feb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00010683  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 b8 13 	jmp	0x2770	; 0x2770 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 e5 13 	jmp	0x27ca	; 0x27ca <__vector_3>
      10:	0c 94 51 0d 	jmp	0x1aa2	; 0x1aa2 <__vector_4>
      14:	0c 94 1e 0d 	jmp	0x1a3c	; 0x1a3c <__vector_5>
      18:	0c 94 1d 0e 	jmp	0x1c3a	; 0x1c3a <__vector_6>
      1c:	0c 94 b7 0d 	jmp	0x1b6e	; 0x1b6e <__vector_7>
      20:	0c 94 ea 0d 	jmp	0x1bd4	; 0x1bd4 <__vector_8>
      24:	0c 94 84 0d 	jmp	0x1b08	; 0x1b08 <__vector_9>
      28:	0c 94 eb 0c 	jmp	0x19d6	; 0x19d6 <__vector_10>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 54 06 	jmp	0xca8	; 0xca8 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 87 06 	jmp	0xd0e	; 0xd0e <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e1       	ldi	r30, 0x1E	; 30
      68:	f8 e4       	ldi	r31, 0x48	; 72
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 30       	cpi	r26, 0x00	; 0
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a0 e0       	ldi	r26, 0x00	; 0
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 38       	cpi	r26, 0x85	; 133
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d5 1f 	call	0x3faa	; 0x3faa <main>
      8a:	0c 94 0d 24 	jmp	0x481a	; 0x481a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 11 21 	jmp	0x4222	; 0x4222 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ad e7       	ldi	r26, 0x7D	; 125
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 2d 21 	jmp	0x425a	; 0x425a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 1d 21 	jmp	0x423a	; 0x423a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 39 21 	jmp	0x4272	; 0x4272 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 1d 21 	jmp	0x423a	; 0x423a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 39 21 	jmp	0x4272	; 0x4272 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 11 21 	jmp	0x4222	; 0x4222 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8d e7       	ldi	r24, 0x7D	; 125
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 2d 21 	jmp	0x425a	; 0x425a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 1d 21 	jmp	0x423a	; 0x423a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 39 21 	jmp	0x4272	; 0x4272 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 1d 21 	jmp	0x423a	; 0x423a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 39 21 	jmp	0x4272	; 0x4272 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 1d 21 	jmp	0x423a	; 0x423a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 39 21 	jmp	0x4272	; 0x4272 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 21 21 	jmp	0x4242	; 0x4242 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 3d 21 	jmp	0x427a	; 0x427a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_Init>:
const uint16 BaudRateArray[TOTAL_SPEED_MODE][TOTAL_CPU_F][TOTAL_BAUD_RATE]=
{{{25,12,6,3,2,1},{103, 51, 25, 16, 12,  8},{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34}},
		{{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34},{832,416,207,138,103, 68}}};

void UART_Init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <UART_Init+0x6>
     b4c:	0f 92       	push	r0
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
	volatile uint8  UCSRC_var=0;
     b52:	1b 82       	std	Y+3, r1	; 0x03
	uint16 UBRR_var=0; 
     b54:	1a 82       	std	Y+2, r1	; 0x02
     b56:	19 82       	std	Y+1, r1	; 0x01
	/***************************** transmission speed***************************/
#if (SPEED_MODE==NORMAL_SPEED)
	CLEAR_BIT(UCSRA,U2X);
     b58:	ab e2       	ldi	r26, 0x2B	; 43
     b5a:	b0 e0       	ldi	r27, 0x00	; 0
     b5c:	eb e2       	ldi	r30, 0x2B	; 43
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	80 81       	ld	r24, Z
     b62:	8d 7f       	andi	r24, 0xFD	; 253
     b64:	8c 93       	st	X, r24
#elif (SPEED_MODE==DOUBLE_SPEED)
	SET_BIT(UCSRA,U2X);
#endif

	//******************set URSEL to write data to UCSRC register***************/
	SET_BIT(UCSRC_var,7);
     b66:	8b 81       	ldd	r24, Y+3	; 0x03
     b68:	80 68       	ori	r24, 0x80	; 128
     b6a:	8b 83       	std	Y+3, r24	; 0x03

	//********************************synch***********************************/
#if (SYNCH_MODE==SYNCH)
	SET_BIT(UCSRC_var,UMSEL)
#elif (SYNCH_MODE==ASYNCH)
	CLEAR_BIT(UCSRC_var,UMSEL);
     b6c:	8b 81       	ldd	r24, Y+3	; 0x03
     b6e:	8f 7b       	andi	r24, 0xBF	; 191
     b70:	8b 83       	std	Y+3, r24	; 0x03
#endif
	//*****************************parity mode*******************************/

#if (PARITY_MODE==NO_PARITY)
	CLEAR_BIT(UCSRC_var,UPM0);
     b72:	8b 81       	ldd	r24, Y+3	; 0x03
     b74:	8f 7e       	andi	r24, 0xEF	; 239
     b76:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRC_var,UPM1);
     b78:	8b 81       	ldd	r24, Y+3	; 0x03
     b7a:	8f 7d       	andi	r24, 0xDF	; 223
     b7c:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_DATA_BITS==_7_DATA_BITS)
	CLEAR_BIT(UCSRC_var,UCSZ0);
	SET_BIT(UCSRC_var,UCSZ1);
	CLEAR_BIT(UCSRB,UCSZ2);
#elif (N_DATA_BITS==_8_DATA_BITS)
	SET_BIT(UCSRC_var,UCSZ0);
     b7e:	8b 81       	ldd	r24, Y+3	; 0x03
     b80:	82 60       	ori	r24, 0x02	; 2
     b82:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,UCSZ1);
     b84:	8b 81       	ldd	r24, Y+3	; 0x03
     b86:	84 60       	ori	r24, 0x04	; 4
     b88:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRB,UCSZ2);
     b8a:	aa e2       	ldi	r26, 0x2A	; 42
     b8c:	b0 e0       	ldi	r27, 0x00	; 0
     b8e:	ea e2       	ldi	r30, 0x2A	; 42
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	80 81       	ld	r24, Z
     b94:	8b 7f       	andi	r24, 0xFB	; 251
     b96:	8c 93       	st	X, r24
	SET_BIT(UCSRC_var,UCSZ1);
	SET_BIT(UCSRB,UCSZ2);
#endif
	//************************Stop bits*******************************/
#if (N_STOP_BITS==ONE_STOP_BIT)
	CLEAR_BIT(UCSRC_var,USBS);
     b98:	8b 81       	ldd	r24, Y+3	; 0x03
     b9a:	87 7f       	andi	r24, 0xF7	; 247
     b9c:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_STOP_BITS==TWO_STOP_BIT)
	SET_BIT(UCSRC_var,USBS);
#endif
	//*****************set UCSRC value   *******************************/
	UCSRC=UCSRC_var;
     b9e:	e0 e4       	ldi	r30, 0x40	; 64
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	8b 81       	ldd	r24, Y+3	; 0x03
     ba4:	80 83       	st	Z, r24

	//************************Baud rate *******************************/

	UBRR_var=BaudRateArray[SPEED_MODE][CPU_F][BUAD_RATE];
     ba6:	80 91 c7 00 	lds	r24, 0x00C7
     baa:	90 91 c8 00 	lds	r25, 0x00C8
     bae:	9a 83       	std	Y+2, r25	; 0x02
     bb0:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = (uint8)(UBRR_var>>8);
     bb2:	e0 e4       	ldi	r30, 0x40	; 64
     bb4:	f0 e0       	ldi	r31, 0x00	; 0
     bb6:	89 81       	ldd	r24, Y+1	; 0x01
     bb8:	9a 81       	ldd	r25, Y+2	; 0x02
     bba:	89 2f       	mov	r24, r25
     bbc:	99 27       	eor	r25, r25
     bbe:	80 83       	st	Z, r24
	UBRRL = (uint8)UBRR_var;
     bc0:	e9 e2       	ldi	r30, 0x29	; 41
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	89 81       	ldd	r24, Y+1	; 0x01
     bc6:	80 83       	st	Z, r24

	//************************Enable  *******************************/
	//enable UART  receiver.
	SET_BIT(UCSRB,RXEN);
     bc8:	aa e2       	ldi	r26, 0x2A	; 42
     bca:	b0 e0       	ldi	r27, 0x00	; 0
     bcc:	ea e2       	ldi	r30, 0x2A	; 42
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	80 81       	ld	r24, Z
     bd2:	80 61       	ori	r24, 0x10	; 16
     bd4:	8c 93       	st	X, r24
	//enable UART  transmitter .
	SET_BIT(UCSRB,TXEN);
     bd6:	aa e2       	ldi	r26, 0x2A	; 42
     bd8:	b0 e0       	ldi	r27, 0x00	; 0
     bda:	ea e2       	ldi	r30, 0x2A	; 42
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	88 60       	ori	r24, 0x08	; 8
     be2:	8c 93       	st	X, r24
}
     be4:	0f 90       	pop	r0
     be6:	0f 90       	pop	r0
     be8:	0f 90       	pop	r0
     bea:	cf 91       	pop	r28
     bec:	df 91       	pop	r29
     bee:	08 95       	ret

00000bf0 <UART_RX_InterruptEnable>:

/*****************************************Interrupt functions*********************************************/


void UART_RX_InterruptEnable(void)
{
     bf0:	df 93       	push	r29
     bf2:	cf 93       	push	r28
     bf4:	cd b7       	in	r28, 0x3d	; 61
     bf6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,RXCIE);
     bf8:	aa e2       	ldi	r26, 0x2A	; 42
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	ea e2       	ldi	r30, 0x2A	; 42
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	80 81       	ld	r24, Z
     c02:	80 68       	ori	r24, 0x80	; 128
     c04:	8c 93       	st	X, r24
}
     c06:	cf 91       	pop	r28
     c08:	df 91       	pop	r29
     c0a:	08 95       	ret

00000c0c <UART_RX_InterruptDisable>:

void UART_RX_InterruptDisable(void)
{
     c0c:	df 93       	push	r29
     c0e:	cf 93       	push	r28
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,RXCIE);
     c14:	aa e2       	ldi	r26, 0x2A	; 42
     c16:	b0 e0       	ldi	r27, 0x00	; 0
     c18:	ea e2       	ldi	r30, 0x2A	; 42
     c1a:	f0 e0       	ldi	r31, 0x00	; 0
     c1c:	80 81       	ld	r24, Z
     c1e:	8f 77       	andi	r24, 0x7F	; 127
     c20:	8c 93       	st	X, r24
}
     c22:	cf 91       	pop	r28
     c24:	df 91       	pop	r29
     c26:	08 95       	ret

00000c28 <UART_TX_InterruptEnable>:

void UART_TX_InterruptEnable(void)
{
     c28:	df 93       	push	r29
     c2a:	cf 93       	push	r28
     c2c:	cd b7       	in	r28, 0x3d	; 61
     c2e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,TXCIE);
     c30:	aa e2       	ldi	r26, 0x2A	; 42
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	ea e2       	ldi	r30, 0x2A	; 42
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	80 81       	ld	r24, Z
     c3a:	80 64       	ori	r24, 0x40	; 64
     c3c:	8c 93       	st	X, r24
}
     c3e:	cf 91       	pop	r28
     c40:	df 91       	pop	r29
     c42:	08 95       	ret

00000c44 <UART_TX_InterruptDisable>:

void UART_TX_InterruptDisable(void)
{
     c44:	df 93       	push	r29
     c46:	cf 93       	push	r28
     c48:	cd b7       	in	r28, 0x3d	; 61
     c4a:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,TXCIE);
     c4c:	aa e2       	ldi	r26, 0x2A	; 42
     c4e:	b0 e0       	ldi	r27, 0x00	; 0
     c50:	ea e2       	ldi	r30, 0x2A	; 42
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
     c56:	8f 7b       	andi	r24, 0xBF	; 191
     c58:	8c 93       	st	X, r24
}
     c5a:	cf 91       	pop	r28
     c5c:	df 91       	pop	r29
     c5e:	08 95       	ret

00000c60 <UART_RX_SetCallBack>:
/*****************************************Set Call Back Functions*********************************************/	
void UART_RX_SetCallBack(void (*LocalFptr)(void))
{
     c60:	df 93       	push	r29
     c62:	cf 93       	push	r28
     c64:	00 d0       	rcall	.+0      	; 0xc66 <UART_RX_SetCallBack+0x6>
     c66:	cd b7       	in	r28, 0x3d	; 61
     c68:	de b7       	in	r29, 0x3e	; 62
     c6a:	9a 83       	std	Y+2, r25	; 0x02
     c6c:	89 83       	std	Y+1, r24	; 0x01
	UART_RX_Fptr = LocalFptr;
     c6e:	89 81       	ldd	r24, Y+1	; 0x01
     c70:	9a 81       	ldd	r25, Y+2	; 0x02
     c72:	90 93 01 01 	sts	0x0101, r25
     c76:	80 93 00 01 	sts	0x0100, r24
}
     c7a:	0f 90       	pop	r0
     c7c:	0f 90       	pop	r0
     c7e:	cf 91       	pop	r28
     c80:	df 91       	pop	r29
     c82:	08 95       	ret

00000c84 <UART_TX_SetCallBack>:

void UART_TX_SetCallBack(void (*LocalFptr)(void))
{
     c84:	df 93       	push	r29
     c86:	cf 93       	push	r28
     c88:	00 d0       	rcall	.+0      	; 0xc8a <UART_TX_SetCallBack+0x6>
     c8a:	cd b7       	in	r28, 0x3d	; 61
     c8c:	de b7       	in	r29, 0x3e	; 62
     c8e:	9a 83       	std	Y+2, r25	; 0x02
     c90:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_Fptr = LocalFptr;
     c92:	89 81       	ldd	r24, Y+1	; 0x01
     c94:	9a 81       	ldd	r25, Y+2	; 0x02
     c96:	90 93 03 01 	sts	0x0103, r25
     c9a:	80 93 02 01 	sts	0x0102, r24
}
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	cf 91       	pop	r28
     ca4:	df 91       	pop	r29
     ca6:	08 95       	ret

00000ca8 <__vector_13>:
/***********************************************ISR ************************************************************/
ISR(USART_RXC_vect)
{
     ca8:	1f 92       	push	r1
     caa:	0f 92       	push	r0
     cac:	0f b6       	in	r0, 0x3f	; 63
     cae:	0f 92       	push	r0
     cb0:	11 24       	eor	r1, r1
     cb2:	2f 93       	push	r18
     cb4:	3f 93       	push	r19
     cb6:	4f 93       	push	r20
     cb8:	5f 93       	push	r21
     cba:	6f 93       	push	r22
     cbc:	7f 93       	push	r23
     cbe:	8f 93       	push	r24
     cc0:	9f 93       	push	r25
     cc2:	af 93       	push	r26
     cc4:	bf 93       	push	r27
     cc6:	ef 93       	push	r30
     cc8:	ff 93       	push	r31
     cca:	df 93       	push	r29
     ccc:	cf 93       	push	r28
     cce:	cd b7       	in	r28, 0x3d	; 61
     cd0:	de b7       	in	r29, 0x3e	; 62
	if (UART_RX_Fptr!=NULLPTR)
     cd2:	80 91 00 01 	lds	r24, 0x0100
     cd6:	90 91 01 01 	lds	r25, 0x0101
     cda:	00 97       	sbiw	r24, 0x00	; 0
     cdc:	29 f0       	breq	.+10     	; 0xce8 <__vector_13+0x40>
	{
		UART_RX_Fptr();
     cde:	e0 91 00 01 	lds	r30, 0x0100
     ce2:	f0 91 01 01 	lds	r31, 0x0101
     ce6:	09 95       	icall
	}
}
     ce8:	cf 91       	pop	r28
     cea:	df 91       	pop	r29
     cec:	ff 91       	pop	r31
     cee:	ef 91       	pop	r30
     cf0:	bf 91       	pop	r27
     cf2:	af 91       	pop	r26
     cf4:	9f 91       	pop	r25
     cf6:	8f 91       	pop	r24
     cf8:	7f 91       	pop	r23
     cfa:	6f 91       	pop	r22
     cfc:	5f 91       	pop	r21
     cfe:	4f 91       	pop	r20
     d00:	3f 91       	pop	r19
     d02:	2f 91       	pop	r18
     d04:	0f 90       	pop	r0
     d06:	0f be       	out	0x3f, r0	; 63
     d08:	0f 90       	pop	r0
     d0a:	1f 90       	pop	r1
     d0c:	18 95       	reti

00000d0e <__vector_15>:

ISR(USART_TXC_vect)
{
     d0e:	1f 92       	push	r1
     d10:	0f 92       	push	r0
     d12:	0f b6       	in	r0, 0x3f	; 63
     d14:	0f 92       	push	r0
     d16:	11 24       	eor	r1, r1
     d18:	2f 93       	push	r18
     d1a:	3f 93       	push	r19
     d1c:	4f 93       	push	r20
     d1e:	5f 93       	push	r21
     d20:	6f 93       	push	r22
     d22:	7f 93       	push	r23
     d24:	8f 93       	push	r24
     d26:	9f 93       	push	r25
     d28:	af 93       	push	r26
     d2a:	bf 93       	push	r27
     d2c:	ef 93       	push	r30
     d2e:	ff 93       	push	r31
     d30:	df 93       	push	r29
     d32:	cf 93       	push	r28
     d34:	cd b7       	in	r28, 0x3d	; 61
     d36:	de b7       	in	r29, 0x3e	; 62
	if (UART_TX_Fptr!=NULLPTR)
     d38:	80 91 02 01 	lds	r24, 0x0102
     d3c:	90 91 03 01 	lds	r25, 0x0103
     d40:	00 97       	sbiw	r24, 0x00	; 0
     d42:	29 f0       	breq	.+10     	; 0xd4e <__vector_15+0x40>
	{
		UART_TX_Fptr();
     d44:	e0 91 02 01 	lds	r30, 0x0102
     d48:	f0 91 03 01 	lds	r31, 0x0103
     d4c:	09 95       	icall
	}
}
     d4e:	cf 91       	pop	r28
     d50:	df 91       	pop	r29
     d52:	ff 91       	pop	r31
     d54:	ef 91       	pop	r30
     d56:	bf 91       	pop	r27
     d58:	af 91       	pop	r26
     d5a:	9f 91       	pop	r25
     d5c:	8f 91       	pop	r24
     d5e:	7f 91       	pop	r23
     d60:	6f 91       	pop	r22
     d62:	5f 91       	pop	r21
     d64:	4f 91       	pop	r20
     d66:	3f 91       	pop	r19
     d68:	2f 91       	pop	r18
     d6a:	0f 90       	pop	r0
     d6c:	0f be       	out	0x3f, r0	; 63
     d6e:	0f 90       	pop	r0
     d70:	1f 90       	pop	r1
     d72:	18 95       	reti

00000d74 <UART_SendByteNoBlock>:


/****************************************Send and receive functions with no ckecking********************************/

void UART_SendByteNoBlock(uint8 data)
{
     d74:	df 93       	push	r29
     d76:	cf 93       	push	r28
     d78:	0f 92       	push	r0
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
     d7e:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
     d80:	ec e2       	ldi	r30, 0x2C	; 44
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	89 81       	ldd	r24, Y+1	; 0x01
     d86:	80 83       	st	Z, r24
}
     d88:	0f 90       	pop	r0
     d8a:	cf 91       	pop	r28
     d8c:	df 91       	pop	r29
     d8e:	08 95       	ret

00000d90 <UART_ReceiveByteNoBlock>:

uint8 UART_ReceiveByteNoBlock(void)
{
     d90:	df 93       	push	r29
     d92:	cf 93       	push	r28
     d94:	cd b7       	in	r28, 0x3d	; 61
     d96:	de b7       	in	r29, 0x3e	; 62
	return UDR;
     d98:	ec e2       	ldi	r30, 0x2C	; 44
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
}
     d9e:	cf 91       	pop	r28
     da0:	df 91       	pop	r29
     da2:	08 95       	ret

00000da4 <UART_SendByte>:
/****************************************Send and receive functions with polling     ********************************/
void UART_SendByte(uint8 data)
{
     da4:	df 93       	push	r29
     da6:	cf 93       	push	r28
     da8:	0f 92       	push	r0
     daa:	cd b7       	in	r28, 0x3d	; 61
     dac:	de b7       	in	r29, 0x3e	; 62
     dae:	89 83       	std	Y+1, r24	; 0x01
	/*UDRE flag is set when the buffer is empty and ready
	for transmitting a new byte so wait until this flag is set to one 
	and it will cleared by hardware when u write  new data to puffer.*/
	while(!(GET_BIT(UCSRA,UDRE)));  
     db0:	eb e2       	ldi	r30, 0x2B	; 43
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	82 95       	swap	r24
     db8:	86 95       	lsr	r24
     dba:	87 70       	andi	r24, 0x07	; 7
     dbc:	88 2f       	mov	r24, r24
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	81 70       	andi	r24, 0x01	; 1
     dc2:	90 70       	andi	r25, 0x00	; 0
     dc4:	00 97       	sbiw	r24, 0x00	; 0
     dc6:	a1 f3       	breq	.-24     	; 0xdb0 <UART_SendByte+0xc>
	UDR = data;
     dc8:	ec e2       	ldi	r30, 0x2C	; 44
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	89 81       	ldd	r24, Y+1	; 0x01
     dce:	80 83       	st	Z, r24
}
     dd0:	0f 90       	pop	r0
     dd2:	cf 91       	pop	r28
     dd4:	df 91       	pop	r29
     dd6:	08 95       	ret

00000dd8 <UART_ReceiveByte>:

uint8 UART_ReceiveByte(void)
{
     dd8:	df 93       	push	r29
     dda:	cf 93       	push	r28
     ddc:	cd b7       	in	r28, 0x3d	; 61
     dde:	de b7       	in	r29, 0x3e	; 62
	/*RXC flag is set when the UART receive data so  wait until this flag is set to one
	and it will cleared by hardware when u read the data*/
	while(!(GET_BIT(UCSRA,RXC)));  
     de0:	eb e2       	ldi	r30, 0x2B	; 43
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	88 23       	and	r24, r24
     de8:	dc f7       	brge	.-10     	; 0xde0 <UART_ReceiveByte+0x8>
	return UDR;
     dea:	ec e2       	ldi	r30, 0x2C	; 44
     dec:	f0 e0       	ldi	r31, 0x00	; 0
     dee:	80 81       	ld	r24, Z
}
     df0:	cf 91       	pop	r28
     df2:	df 91       	pop	r29
     df4:	08 95       	ret

00000df6 <UART_Receive_NoBlock>:


uint8 UART_Receive_NoBlock(uint8*pdata)
{
     df6:	df 93       	push	r29
     df8:	cf 93       	push	r28
     dfa:	00 d0       	rcall	.+0      	; 0xdfc <UART_Receive_NoBlock+0x6>
     dfc:	0f 92       	push	r0
     dfe:	cd b7       	in	r28, 0x3d	; 61
     e00:	de b7       	in	r29, 0x3e	; 62
     e02:	9b 83       	std	Y+3, r25	; 0x03
     e04:	8a 83       	std	Y+2, r24	; 0x02
	uint8 status=0;
     e06:	19 82       	std	Y+1, r1	; 0x01
	if(GET_BIT(UCSRA,RXC))
     e08:	eb e2       	ldi	r30, 0x2B	; 43
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	88 23       	and	r24, r24
     e10:	4c f4       	brge	.+18     	; 0xe24 <UART_Receive_NoBlock+0x2e>
	{
		*pdata=UDR;
     e12:	ec e2       	ldi	r30, 0x2C	; 44
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	ea 81       	ldd	r30, Y+2	; 0x02
     e1a:	fb 81       	ldd	r31, Y+3	; 0x03
     e1c:	80 83       	st	Z, r24
		status=1;
     e1e:	81 e0       	ldi	r24, 0x01	; 1
     e20:	89 83       	std	Y+1, r24	; 0x01
     e22:	01 c0       	rjmp	.+2      	; 0xe26 <UART_Receive_NoBlock+0x30>
	}
	else
	{
	status=0;
     e24:	19 82       	std	Y+1, r1	; 0x01
	}
	return status;
     e26:	89 81       	ldd	r24, Y+1	; 0x01
}
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	cf 91       	pop	r28
     e30:	df 91       	pop	r29
     e32:	08 95       	ret

00000e34 <TIMER0_Init>:
	TIMER0_CTC_MODE,
	TIMER0_FASTPWM_MODE
 * @param oc_mode
 */
void TIMER0_Init( TIMER0_Mode_t mode,TIMER0_Prescalar scaler ,TIMER0_OC0Mode_tt oc_mode)
{
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	cd b7       	in	r28, 0x3d	; 61
     e3a:	de b7       	in	r29, 0x3e	; 62
     e3c:	27 97       	sbiw	r28, 0x07	; 7
     e3e:	0f b6       	in	r0, 0x3f	; 63
     e40:	f8 94       	cli
     e42:	de bf       	out	0x3e, r29	; 62
     e44:	0f be       	out	0x3f, r0	; 63
     e46:	cd bf       	out	0x3d, r28	; 61
     e48:	89 83       	std	Y+1, r24	; 0x01
     e4a:	6a 83       	std	Y+2, r22	; 0x02
     e4c:	4b 83       	std	Y+3, r20	; 0x03
	 0 0 Normal 0xFF Immediate MAX
	 0 1 PWM, Phase Correct 0xFF TOP BOTTOM
	 1 0 CTC OCR0 Immediate MAX
	 1 1 Fast PWM 0xFF BOTTOM MAX
	 */
	switch (mode)
     e4e:	89 81       	ldd	r24, Y+1	; 0x01
     e50:	28 2f       	mov	r18, r24
     e52:	30 e0       	ldi	r19, 0x00	; 0
     e54:	3f 83       	std	Y+7, r19	; 0x07
     e56:	2e 83       	std	Y+6, r18	; 0x06
     e58:	8e 81       	ldd	r24, Y+6	; 0x06
     e5a:	9f 81       	ldd	r25, Y+7	; 0x07
     e5c:	81 30       	cpi	r24, 0x01	; 1
     e5e:	91 05       	cpc	r25, r1
     e60:	21 f1       	breq	.+72     	; 0xeaa <TIMER0_Init+0x76>
     e62:	2e 81       	ldd	r18, Y+6	; 0x06
     e64:	3f 81       	ldd	r19, Y+7	; 0x07
     e66:	22 30       	cpi	r18, 0x02	; 2
     e68:	31 05       	cpc	r19, r1
     e6a:	2c f4       	brge	.+10     	; 0xe76 <TIMER0_Init+0x42>
     e6c:	8e 81       	ldd	r24, Y+6	; 0x06
     e6e:	9f 81       	ldd	r25, Y+7	; 0x07
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	61 f0       	breq	.+24     	; 0xe8c <TIMER0_Init+0x58>
     e74:	46 c0       	rjmp	.+140    	; 0xf02 <TIMER0_Init+0xce>
     e76:	2e 81       	ldd	r18, Y+6	; 0x06
     e78:	3f 81       	ldd	r19, Y+7	; 0x07
     e7a:	22 30       	cpi	r18, 0x02	; 2
     e7c:	31 05       	cpc	r19, r1
     e7e:	21 f1       	breq	.+72     	; 0xec8 <TIMER0_Init+0x94>
     e80:	8e 81       	ldd	r24, Y+6	; 0x06
     e82:	9f 81       	ldd	r25, Y+7	; 0x07
     e84:	83 30       	cpi	r24, 0x03	; 3
     e86:	91 05       	cpc	r25, r1
     e88:	71 f1       	breq	.+92     	; 0xee6 <TIMER0_Init+0xb2>
     e8a:	3b c0       	rjmp	.+118    	; 0xf02 <TIMER0_Init+0xce>
	{
	case TIMER0_NORMAL_MODE:
		CLEAR_BIT(TCCR0,WGM00);
     e8c:	a3 e5       	ldi	r26, 0x53	; 83
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e3 e5       	ldi	r30, 0x53	; 83
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	8f 7b       	andi	r24, 0xBF	; 191
     e98:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,WGM01);
     e9a:	a3 e5       	ldi	r26, 0x53	; 83
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	e3 e5       	ldi	r30, 0x53	; 83
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	87 7f       	andi	r24, 0xF7	; 247
     ea6:	8c 93       	st	X, r24
     ea8:	2c c0       	rjmp	.+88     	; 0xf02 <TIMER0_Init+0xce>
		break;
	case TIMER0_PHASECORRECT_MODE:
		SET_BIT(TCCR0,WGM00);
     eaa:	a3 e5       	ldi	r26, 0x53	; 83
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e3 e5       	ldi	r30, 0x53	; 83
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	80 64       	ori	r24, 0x40	; 64
     eb6:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,WGM01);
     eb8:	a3 e5       	ldi	r26, 0x53	; 83
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e3 e5       	ldi	r30, 0x53	; 83
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	87 7f       	andi	r24, 0xF7	; 247
     ec4:	8c 93       	st	X, r24
     ec6:	1d c0       	rjmp	.+58     	; 0xf02 <TIMER0_Init+0xce>
		break;
	case TIMER0_CTC_MODE:
		CLEAR_BIT(TCCR0,WGM00);
     ec8:	a3 e5       	ldi	r26, 0x53	; 83
     eca:	b0 e0       	ldi	r27, 0x00	; 0
     ecc:	e3 e5       	ldi	r30, 0x53	; 83
     ece:	f0 e0       	ldi	r31, 0x00	; 0
     ed0:	80 81       	ld	r24, Z
     ed2:	8f 7b       	andi	r24, 0xBF	; 191
     ed4:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
     ed6:	a3 e5       	ldi	r26, 0x53	; 83
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e3 e5       	ldi	r30, 0x53	; 83
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	88 60       	ori	r24, 0x08	; 8
     ee2:	8c 93       	st	X, r24
     ee4:	0e c0       	rjmp	.+28     	; 0xf02 <TIMER0_Init+0xce>
		break;
	case TIMER0_FASTPWM_MODE:
		SET_BIT(TCCR0,WGM00);
     ee6:	a3 e5       	ldi	r26, 0x53	; 83
     ee8:	b0 e0       	ldi	r27, 0x00	; 0
     eea:	e3 e5       	ldi	r30, 0x53	; 83
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	80 64       	ori	r24, 0x40	; 64
     ef2:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
     ef4:	a3 e5       	ldi	r26, 0x53	; 83
     ef6:	b0 e0       	ldi	r27, 0x00	; 0
     ef8:	e3 e5       	ldi	r30, 0x53	; 83
     efa:	f0 e0       	ldi	r31, 0x00	; 0
     efc:	80 81       	ld	r24, Z
     efe:	88 60       	ori	r24, 0x08	; 8
     f00:	8c 93       	st	X, r24

		break;
	}


	TIMER0_CONTROL_PRES_ADJ(scaler);
     f02:	a3 e5       	ldi	r26, 0x53	; 83
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	e3 e5       	ldi	r30, 0x53	; 83
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	98 2f       	mov	r25, r24
     f0e:	98 7f       	andi	r25, 0xF8	; 248
     f10:	8a 81       	ldd	r24, Y+2	; 0x02
     f12:	89 2b       	or	r24, r25
     f14:	8c 93       	st	X, r24
	scaler0_global=scaler;
     f16:	8a 81       	ldd	r24, Y+2	; 0x02
     f18:	80 93 06 01 	sts	0x0106, r24
	switch (oc_mode)
     f1c:	8b 81       	ldd	r24, Y+3	; 0x03
     f1e:	28 2f       	mov	r18, r24
     f20:	30 e0       	ldi	r19, 0x00	; 0
     f22:	3d 83       	std	Y+5, r19	; 0x05
     f24:	2c 83       	std	Y+4, r18	; 0x04
     f26:	8c 81       	ldd	r24, Y+4	; 0x04
     f28:	9d 81       	ldd	r25, Y+5	; 0x05
     f2a:	81 30       	cpi	r24, 0x01	; 1
     f2c:	91 05       	cpc	r25, r1
     f2e:	21 f1       	breq	.+72     	; 0xf78 <TIMER0_Init+0x144>
     f30:	2c 81       	ldd	r18, Y+4	; 0x04
     f32:	3d 81       	ldd	r19, Y+5	; 0x05
     f34:	22 30       	cpi	r18, 0x02	; 2
     f36:	31 05       	cpc	r19, r1
     f38:	2c f4       	brge	.+10     	; 0xf44 <TIMER0_Init+0x110>
     f3a:	8c 81       	ldd	r24, Y+4	; 0x04
     f3c:	9d 81       	ldd	r25, Y+5	; 0x05
     f3e:	00 97       	sbiw	r24, 0x00	; 0
     f40:	61 f0       	breq	.+24     	; 0xf5a <TIMER0_Init+0x126>
     f42:	46 c0       	rjmp	.+140    	; 0xfd0 <TIMER0_Init+0x19c>
     f44:	2c 81       	ldd	r18, Y+4	; 0x04
     f46:	3d 81       	ldd	r19, Y+5	; 0x05
     f48:	22 30       	cpi	r18, 0x02	; 2
     f4a:	31 05       	cpc	r19, r1
     f4c:	21 f1       	breq	.+72     	; 0xf96 <TIMER0_Init+0x162>
     f4e:	8c 81       	ldd	r24, Y+4	; 0x04
     f50:	9d 81       	ldd	r25, Y+5	; 0x05
     f52:	83 30       	cpi	r24, 0x03	; 3
     f54:	91 05       	cpc	r25, r1
     f56:	71 f1       	breq	.+92     	; 0xfb4 <TIMER0_Init+0x180>
     f58:	3b c0       	rjmp	.+118    	; 0xfd0 <TIMER0_Init+0x19c>
	{
	case OCO_DISCONNECTED:
		CLEAR_BIT(TCCR0,COM00);
     f5a:	a3 e5       	ldi	r26, 0x53	; 83
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	e3 e5       	ldi	r30, 0x53	; 83
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	8f 7e       	andi	r24, 0xEF	; 239
     f66:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
     f68:	a3 e5       	ldi	r26, 0x53	; 83
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	e3 e5       	ldi	r30, 0x53	; 83
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	8f 7d       	andi	r24, 0xDF	; 223
     f74:	8c 93       	st	X, r24
     f76:	2c c0       	rjmp	.+88     	; 0xfd0 <TIMER0_Init+0x19c>
		break;
	case OCO_TOGGLE:
		SET_BIT(TCCR0,COM00);
     f78:	a3 e5       	ldi	r26, 0x53	; 83
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	e3 e5       	ldi	r30, 0x53	; 83
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	80 61       	ori	r24, 0x10	; 16
     f84:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
     f86:	a3 e5       	ldi	r26, 0x53	; 83
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	e3 e5       	ldi	r30, 0x53	; 83
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	8f 7d       	andi	r24, 0xDF	; 223
     f92:	8c 93       	st	X, r24
     f94:	1d c0       	rjmp	.+58     	; 0xfd0 <TIMER0_Init+0x19c>
		break;
	case OCO_NON_INVERTING:
		CLEAR_BIT(TCCR0,COM00);
     f96:	a3 e5       	ldi	r26, 0x53	; 83
     f98:	b0 e0       	ldi	r27, 0x00	; 0
     f9a:	e3 e5       	ldi	r30, 0x53	; 83
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	8f 7e       	andi	r24, 0xEF	; 239
     fa2:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
     fa4:	a3 e5       	ldi	r26, 0x53	; 83
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	e3 e5       	ldi	r30, 0x53	; 83
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	80 81       	ld	r24, Z
     fae:	80 62       	ori	r24, 0x20	; 32
     fb0:	8c 93       	st	X, r24
     fb2:	0e c0       	rjmp	.+28     	; 0xfd0 <TIMER0_Init+0x19c>
		break;
	case OCO_INVERTING:
		SET_BIT(TCCR0,COM00);
     fb4:	a3 e5       	ldi	r26, 0x53	; 83
     fb6:	b0 e0       	ldi	r27, 0x00	; 0
     fb8:	e3 e5       	ldi	r30, 0x53	; 83
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	80 81       	ld	r24, Z
     fbe:	80 61       	ori	r24, 0x10	; 16
     fc0:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
     fc2:	a3 e5       	ldi	r26, 0x53	; 83
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	e3 e5       	ldi	r30, 0x53	; 83
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	80 62       	ori	r24, 0x20	; 32
     fce:	8c 93       	st	X, r24
		break;
	}


}
     fd0:	27 96       	adiw	r28, 0x07	; 7
     fd2:	0f b6       	in	r0, 0x3f	; 63
     fd4:	f8 94       	cli
     fd6:	de bf       	out	0x3e, r29	; 62
     fd8:	0f be       	out	0x3f, r0	; 63
     fda:	cd bf       	out	0x3d, r28	; 61
     fdc:	cf 91       	pop	r28
     fde:	df 91       	pop	r29
     fe0:	08 95       	ret

00000fe2 <TIMER2_Init>:

void TIMER2_Init( TIMER2_Mode_t mode,TIMER2_Prescalar scaler ,TIMER2_OC0Mode_tt oc_mode)
{
     fe2:	df 93       	push	r29
     fe4:	cf 93       	push	r28
     fe6:	cd b7       	in	r28, 0x3d	; 61
     fe8:	de b7       	in	r29, 0x3e	; 62
     fea:	27 97       	sbiw	r28, 0x07	; 7
     fec:	0f b6       	in	r0, 0x3f	; 63
     fee:	f8 94       	cli
     ff0:	de bf       	out	0x3e, r29	; 62
     ff2:	0f be       	out	0x3f, r0	; 63
     ff4:	cd bf       	out	0x3d, r28	; 61
     ff6:	89 83       	std	Y+1, r24	; 0x01
     ff8:	6a 83       	std	Y+2, r22	; 0x02
     ffa:	4b 83       	std	Y+3, r20	; 0x03
	 0 0 Normal 0xFF Immediate MAX
	 0 1 PWM, Phase Correct 0xFF TOP BOTTOM
	 1 0 CTC OCR0 Immediate MAX
	 1 1 Fast PWM 0xFF BOTTOM MAX
	 */
	switch (mode)
     ffc:	89 81       	ldd	r24, Y+1	; 0x01
     ffe:	28 2f       	mov	r18, r24
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	3f 83       	std	Y+7, r19	; 0x07
    1004:	2e 83       	std	Y+6, r18	; 0x06
    1006:	8e 81       	ldd	r24, Y+6	; 0x06
    1008:	9f 81       	ldd	r25, Y+7	; 0x07
    100a:	81 30       	cpi	r24, 0x01	; 1
    100c:	91 05       	cpc	r25, r1
    100e:	21 f1       	breq	.+72     	; 0x1058 <TIMER2_Init+0x76>
    1010:	2e 81       	ldd	r18, Y+6	; 0x06
    1012:	3f 81       	ldd	r19, Y+7	; 0x07
    1014:	22 30       	cpi	r18, 0x02	; 2
    1016:	31 05       	cpc	r19, r1
    1018:	2c f4       	brge	.+10     	; 0x1024 <TIMER2_Init+0x42>
    101a:	8e 81       	ldd	r24, Y+6	; 0x06
    101c:	9f 81       	ldd	r25, Y+7	; 0x07
    101e:	00 97       	sbiw	r24, 0x00	; 0
    1020:	61 f0       	breq	.+24     	; 0x103a <TIMER2_Init+0x58>
    1022:	46 c0       	rjmp	.+140    	; 0x10b0 <TIMER2_Init+0xce>
    1024:	2e 81       	ldd	r18, Y+6	; 0x06
    1026:	3f 81       	ldd	r19, Y+7	; 0x07
    1028:	22 30       	cpi	r18, 0x02	; 2
    102a:	31 05       	cpc	r19, r1
    102c:	21 f1       	breq	.+72     	; 0x1076 <TIMER2_Init+0x94>
    102e:	8e 81       	ldd	r24, Y+6	; 0x06
    1030:	9f 81       	ldd	r25, Y+7	; 0x07
    1032:	83 30       	cpi	r24, 0x03	; 3
    1034:	91 05       	cpc	r25, r1
    1036:	71 f1       	breq	.+92     	; 0x1094 <TIMER2_Init+0xb2>
    1038:	3b c0       	rjmp	.+118    	; 0x10b0 <TIMER2_Init+0xce>
	{
	case TIMER2_NORMAL_MODE:
		CLEAR_BIT(TCCR2,WGM20);
    103a:	a5 e4       	ldi	r26, 0x45	; 69
    103c:	b0 e0       	ldi	r27, 0x00	; 0
    103e:	e5 e4       	ldi	r30, 0x45	; 69
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	8f 7b       	andi	r24, 0xBF	; 191
    1046:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,WGM21);
    1048:	a5 e4       	ldi	r26, 0x45	; 69
    104a:	b0 e0       	ldi	r27, 0x00	; 0
    104c:	e5 e4       	ldi	r30, 0x45	; 69
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	87 7f       	andi	r24, 0xF7	; 247
    1054:	8c 93       	st	X, r24
    1056:	2c c0       	rjmp	.+88     	; 0x10b0 <TIMER2_Init+0xce>
		break;
	case TIMER2_PHASECORRECT_MODE:
		SET_BIT(TCCR2,WGM20);
    1058:	a5 e4       	ldi	r26, 0x45	; 69
    105a:	b0 e0       	ldi	r27, 0x00	; 0
    105c:	e5 e4       	ldi	r30, 0x45	; 69
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	80 64       	ori	r24, 0x40	; 64
    1064:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,WGM21);
    1066:	a5 e4       	ldi	r26, 0x45	; 69
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	e5 e4       	ldi	r30, 0x45	; 69
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	87 7f       	andi	r24, 0xF7	; 247
    1072:	8c 93       	st	X, r24
    1074:	1d c0       	rjmp	.+58     	; 0x10b0 <TIMER2_Init+0xce>
		break;
	case TIMER2_CTC_MODE:
		CLEAR_BIT(TCCR2,WGM20);
    1076:	a5 e4       	ldi	r26, 0x45	; 69
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	e5 e4       	ldi	r30, 0x45	; 69
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	80 81       	ld	r24, Z
    1080:	8f 7b       	andi	r24, 0xBF	; 191
    1082:	8c 93       	st	X, r24
		SET_BIT(TCCR2,WGM21);
    1084:	a5 e4       	ldi	r26, 0x45	; 69
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	e5 e4       	ldi	r30, 0x45	; 69
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	88 60       	ori	r24, 0x08	; 8
    1090:	8c 93       	st	X, r24
    1092:	0e c0       	rjmp	.+28     	; 0x10b0 <TIMER2_Init+0xce>
		break;
	case TIMER2_FASTPWM_MODE:
		SET_BIT(TCCR2,WGM20);
    1094:	a5 e4       	ldi	r26, 0x45	; 69
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e5 e4       	ldi	r30, 0x45	; 69
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	80 64       	ori	r24, 0x40	; 64
    10a0:	8c 93       	st	X, r24
		SET_BIT(TCCR2,WGM21);
    10a2:	a5 e4       	ldi	r26, 0x45	; 69
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	e5 e4       	ldi	r30, 0x45	; 69
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	88 60       	ori	r24, 0x08	; 8
    10ae:	8c 93       	st	X, r24

		break;
	}


	TIMER2_CONTROL_PRES_ADJ(scaler);
    10b0:	a5 e4       	ldi	r26, 0x45	; 69
    10b2:	b0 e0       	ldi	r27, 0x00	; 0
    10b4:	e5 e4       	ldi	r30, 0x45	; 69
    10b6:	f0 e0       	ldi	r31, 0x00	; 0
    10b8:	80 81       	ld	r24, Z
    10ba:	98 2f       	mov	r25, r24
    10bc:	98 7f       	andi	r25, 0xF8	; 248
    10be:	8a 81       	ldd	r24, Y+2	; 0x02
    10c0:	89 2b       	or	r24, r25
    10c2:	8c 93       	st	X, r24
	scaler2_global=scaler;
    10c4:	8a 81       	ldd	r24, Y+2	; 0x02
    10c6:	80 93 08 01 	sts	0x0108, r24
	switch (oc_mode)
    10ca:	8b 81       	ldd	r24, Y+3	; 0x03
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	3d 83       	std	Y+5, r19	; 0x05
    10d2:	2c 83       	std	Y+4, r18	; 0x04
    10d4:	8c 81       	ldd	r24, Y+4	; 0x04
    10d6:	9d 81       	ldd	r25, Y+5	; 0x05
    10d8:	81 30       	cpi	r24, 0x01	; 1
    10da:	91 05       	cpc	r25, r1
    10dc:	21 f1       	breq	.+72     	; 0x1126 <TIMER2_Init+0x144>
    10de:	2c 81       	ldd	r18, Y+4	; 0x04
    10e0:	3d 81       	ldd	r19, Y+5	; 0x05
    10e2:	22 30       	cpi	r18, 0x02	; 2
    10e4:	31 05       	cpc	r19, r1
    10e6:	2c f4       	brge	.+10     	; 0x10f2 <TIMER2_Init+0x110>
    10e8:	8c 81       	ldd	r24, Y+4	; 0x04
    10ea:	9d 81       	ldd	r25, Y+5	; 0x05
    10ec:	00 97       	sbiw	r24, 0x00	; 0
    10ee:	61 f0       	breq	.+24     	; 0x1108 <TIMER2_Init+0x126>
    10f0:	46 c0       	rjmp	.+140    	; 0x117e <TIMER2_Init+0x19c>
    10f2:	2c 81       	ldd	r18, Y+4	; 0x04
    10f4:	3d 81       	ldd	r19, Y+5	; 0x05
    10f6:	22 30       	cpi	r18, 0x02	; 2
    10f8:	31 05       	cpc	r19, r1
    10fa:	21 f1       	breq	.+72     	; 0x1144 <TIMER2_Init+0x162>
    10fc:	8c 81       	ldd	r24, Y+4	; 0x04
    10fe:	9d 81       	ldd	r25, Y+5	; 0x05
    1100:	83 30       	cpi	r24, 0x03	; 3
    1102:	91 05       	cpc	r25, r1
    1104:	71 f1       	breq	.+92     	; 0x1162 <TIMER2_Init+0x180>
    1106:	3b c0       	rjmp	.+118    	; 0x117e <TIMER2_Init+0x19c>
	{
	case OC2_DISCONNECTED:
		CLEAR_BIT(TCCR2,COM20);
    1108:	a5 e4       	ldi	r26, 0x45	; 69
    110a:	b0 e0       	ldi	r27, 0x00	; 0
    110c:	e5 e4       	ldi	r30, 0x45	; 69
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	80 81       	ld	r24, Z
    1112:	8f 7e       	andi	r24, 0xEF	; 239
    1114:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,COM21);
    1116:	a5 e4       	ldi	r26, 0x45	; 69
    1118:	b0 e0       	ldi	r27, 0x00	; 0
    111a:	e5 e4       	ldi	r30, 0x45	; 69
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	8f 7d       	andi	r24, 0xDF	; 223
    1122:	8c 93       	st	X, r24
    1124:	2c c0       	rjmp	.+88     	; 0x117e <TIMER2_Init+0x19c>
		break;
	case OC2_TOGGLE:
		SET_BIT(TCCR2,COM20);
    1126:	a5 e4       	ldi	r26, 0x45	; 69
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	e5 e4       	ldi	r30, 0x45	; 69
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	80 61       	ori	r24, 0x10	; 16
    1132:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,COM21);
    1134:	a5 e4       	ldi	r26, 0x45	; 69
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e5 e4       	ldi	r30, 0x45	; 69
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	8f 7d       	andi	r24, 0xDF	; 223
    1140:	8c 93       	st	X, r24
    1142:	1d c0       	rjmp	.+58     	; 0x117e <TIMER2_Init+0x19c>
		break;
	case OC2_NON_INVERTING:
		CLEAR_BIT(TCCR2,COM20);
    1144:	a5 e4       	ldi	r26, 0x45	; 69
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	e5 e4       	ldi	r30, 0x45	; 69
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	8f 7e       	andi	r24, 0xEF	; 239
    1150:	8c 93       	st	X, r24
		SET_BIT(TCCR2,COM21);
    1152:	a5 e4       	ldi	r26, 0x45	; 69
    1154:	b0 e0       	ldi	r27, 0x00	; 0
    1156:	e5 e4       	ldi	r30, 0x45	; 69
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	80 62       	ori	r24, 0x20	; 32
    115e:	8c 93       	st	X, r24
    1160:	0e c0       	rjmp	.+28     	; 0x117e <TIMER2_Init+0x19c>
		break;
	case OC2_INVERTING:
		SET_BIT(TCCR2,COM20);
    1162:	a5 e4       	ldi	r26, 0x45	; 69
    1164:	b0 e0       	ldi	r27, 0x00	; 0
    1166:	e5 e4       	ldi	r30, 0x45	; 69
    1168:	f0 e0       	ldi	r31, 0x00	; 0
    116a:	80 81       	ld	r24, Z
    116c:	80 61       	ori	r24, 0x10	; 16
    116e:	8c 93       	st	X, r24
		SET_BIT(TCCR2,COM21);
    1170:	a5 e4       	ldi	r26, 0x45	; 69
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	e5 e4       	ldi	r30, 0x45	; 69
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	80 62       	ori	r24, 0x20	; 32
    117c:	8c 93       	st	X, r24
		break;
	}


}
    117e:	27 96       	adiw	r28, 0x07	; 7
    1180:	0f b6       	in	r0, 0x3f	; 63
    1182:	f8 94       	cli
    1184:	de bf       	out	0x3e, r29	; 62
    1186:	0f be       	out	0x3f, r0	; 63
    1188:	cd bf       	out	0x3d, r28	; 61
    118a:	cf 91       	pop	r28
    118c:	df 91       	pop	r29
    118e:	08 95       	ret

00001190 <TIMER0_OV_InterruptEnable>:

void TIMER0_OV_InterruptEnable(void)
{
    1190:	df 93       	push	r29
    1192:	cf 93       	push	r28
    1194:	cd b7       	in	r28, 0x3d	; 61
    1196:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    1198:	a9 e5       	ldi	r26, 0x59	; 89
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e9 e5       	ldi	r30, 0x59	; 89
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	81 60       	ori	r24, 0x01	; 1
    11a4:	8c 93       	st	X, r24
}
    11a6:	cf 91       	pop	r28
    11a8:	df 91       	pop	r29
    11aa:	08 95       	ret

000011ac <TIMER0_OV_InterruptDisable>:
void TIMER0_OV_InterruptDisable(void)
{
    11ac:	df 93       	push	r29
    11ae:	cf 93       	push	r28
    11b0:	cd b7       	in	r28, 0x3d	; 61
    11b2:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE0);
    11b4:	a9 e5       	ldi	r26, 0x59	; 89
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	e9 e5       	ldi	r30, 0x59	; 89
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	8e 7f       	andi	r24, 0xFE	; 254
    11c0:	8c 93       	st	X, r24
}
    11c2:	cf 91       	pop	r28
    11c4:	df 91       	pop	r29
    11c6:	08 95       	ret

000011c8 <TIMER0_OC_InterruptEnable>:
void TIMER0_OC_InterruptEnable(void)
{
    11c8:	df 93       	push	r29
    11ca:	cf 93       	push	r28
    11cc:	cd b7       	in	r28, 0x3d	; 61
    11ce:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE0);
    11d0:	a9 e5       	ldi	r26, 0x59	; 89
    11d2:	b0 e0       	ldi	r27, 0x00	; 0
    11d4:	e9 e5       	ldi	r30, 0x59	; 89
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	80 81       	ld	r24, Z
    11da:	82 60       	ori	r24, 0x02	; 2
    11dc:	8c 93       	st	X, r24
}
    11de:	cf 91       	pop	r28
    11e0:	df 91       	pop	r29
    11e2:	08 95       	ret

000011e4 <TIMER0_OC_InterruptDisable>:
void TIMER0_OC_InterruptDisable(void)
{
    11e4:	df 93       	push	r29
    11e6:	cf 93       	push	r28
    11e8:	cd b7       	in	r28, 0x3d	; 61
    11ea:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE0);
    11ec:	a9 e5       	ldi	r26, 0x59	; 89
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	e9 e5       	ldi	r30, 0x59	; 89
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	8d 7f       	andi	r24, 0xFD	; 253
    11f8:	8c 93       	st	X, r24
}
    11fa:	cf 91       	pop	r28
    11fc:	df 91       	pop	r29
    11fe:	08 95       	ret

00001200 <TIMER0_OVF_SetCallBack>:
void TIMER0_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1200:	df 93       	push	r29
    1202:	cf 93       	push	r28
    1204:	00 d0       	rcall	.+0      	; 0x1206 <TIMER0_OVF_SetCallBack+0x6>
    1206:	cd b7       	in	r28, 0x3d	; 61
    1208:	de b7       	in	r29, 0x3e	; 62
    120a:	9a 83       	std	Y+2, r25	; 0x02
    120c:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_OVF_Fptr=LocalFptr;
    120e:	89 81       	ldd	r24, Y+1	; 0x01
    1210:	9a 81       	ldd	r25, Y+2	; 0x02
    1212:	90 93 0a 01 	sts	0x010A, r25
    1216:	80 93 09 01 	sts	0x0109, r24
}
    121a:	0f 90       	pop	r0
    121c:	0f 90       	pop	r0
    121e:	cf 91       	pop	r28
    1220:	df 91       	pop	r29
    1222:	08 95       	ret

00001224 <TIMER0_CMP_SetCallBack>:
void TIMER0_CMP_SetCallBack(void(*LocalFptr)(void))
{
    1224:	df 93       	push	r29
    1226:	cf 93       	push	r28
    1228:	00 d0       	rcall	.+0      	; 0x122a <TIMER0_CMP_SetCallBack+0x6>
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    122e:	9a 83       	std	Y+2, r25	; 0x02
    1230:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CMP_Fptr=LocalFptr;
    1232:	89 81       	ldd	r24, Y+1	; 0x01
    1234:	9a 81       	ldd	r25, Y+2	; 0x02
    1236:	90 93 0c 01 	sts	0x010C, r25
    123a:	80 93 0b 01 	sts	0x010B, r24
}
    123e:	0f 90       	pop	r0
    1240:	0f 90       	pop	r0
    1242:	cf 91       	pop	r28
    1244:	df 91       	pop	r29
    1246:	08 95       	ret

00001248 <TIMER0_reload>:
void TIMER0_reload(uint8 TIMER0_val)
{
    1248:	df 93       	push	r29
    124a:	cf 93       	push	r28
    124c:	0f 92       	push	r0
    124e:	cd b7       	in	r28, 0x3d	; 61
    1250:	de b7       	in	r29, 0x3e	; 62
    1252:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=TIMER0_val;
    1254:	e2 e5       	ldi	r30, 0x52	; 82
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	89 81       	ldd	r24, Y+1	; 0x01
    125a:	80 83       	st	Z, r24
}
    125c:	0f 90       	pop	r0
    125e:	cf 91       	pop	r28
    1260:	df 91       	pop	r29
    1262:	08 95       	ret

00001264 <TIMER0_Compare_reload>:
void TIMER0_Compare_reload(uint8 TIMER0_comp_val)
{
    1264:	df 93       	push	r29
    1266:	cf 93       	push	r28
    1268:	0f 92       	push	r0
    126a:	cd b7       	in	r28, 0x3d	; 61
    126c:	de b7       	in	r29, 0x3e	; 62
    126e:	89 83       	std	Y+1, r24	; 0x01
	OCR0=TIMER0_comp_val;
    1270:	ec e5       	ldi	r30, 0x5C	; 92
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	89 81       	ldd	r24, Y+1	; 0x01
    1276:	80 83       	st	Z, r24
}
    1278:	0f 90       	pop	r0
    127a:	cf 91       	pop	r28
    127c:	df 91       	pop	r29
    127e:	08 95       	ret

00001280 <Get_Current_Timer>:
uint8 Get_Current_Timer()
{
    1280:	df 93       	push	r29
    1282:	cf 93       	push	r28
    1284:	cd b7       	in	r28, 0x3d	; 61
    1286:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    1288:	e2 e5       	ldi	r30, 0x52	; 82
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	80 81       	ld	r24, Z
}
    128e:	cf 91       	pop	r28
    1290:	df 91       	pop	r29
    1292:	08 95       	ret

00001294 <TIMER0_Stop>:
void TIMER0_Stop()
{
    1294:	df 93       	push	r29
    1296:	cf 93       	push	r28
    1298:	cd b7       	in	r28, 0x3d	; 61
    129a:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR0,TIM_STOP);
    129c:	a3 e5       	ldi	r26, 0x53	; 83
    129e:	b0 e0       	ldi	r27, 0x00	; 0
    12a0:	e3 e5       	ldi	r30, 0x53	; 83
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	88 7f       	andi	r24, 0xF8	; 248
    12a8:	8c 93       	st	X, r24
}
    12aa:	cf 91       	pop	r28
    12ac:	df 91       	pop	r29
    12ae:	08 95       	ret

000012b0 <TIMER0_restart>:
void TIMER0_restart(){
    12b0:	df 93       	push	r29
    12b2:	cf 93       	push	r28
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62

	TCCR0|=scaler0_global;
    12b8:	a3 e5       	ldi	r26, 0x53	; 83
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	e3 e5       	ldi	r30, 0x53	; 83
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	90 81       	ld	r25, Z
    12c2:	80 91 06 01 	lds	r24, 0x0106
    12c6:	89 2b       	or	r24, r25
    12c8:	8c 93       	st	X, r24
}
    12ca:	cf 91       	pop	r28
    12cc:	df 91       	pop	r29
    12ce:	08 95       	ret

000012d0 <TIMER2_OC_InterruptEnable>:
//void TIMER2_OV_InterruptDisable(void)
//{
//	CLEAR_BIT(TIMSK,TOIE2);
//}
void TIMER2_OC_InterruptEnable(void)
{
    12d0:	df 93       	push	r29
    12d2:	cf 93       	push	r28
    12d4:	cd b7       	in	r28, 0x3d	; 61
    12d6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE2);
    12d8:	a9 e5       	ldi	r26, 0x59	; 89
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	e9 e5       	ldi	r30, 0x59	; 89
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	80 81       	ld	r24, Z
    12e2:	80 68       	ori	r24, 0x80	; 128
    12e4:	8c 93       	st	X, r24
}
    12e6:	cf 91       	pop	r28
    12e8:	df 91       	pop	r29
    12ea:	08 95       	ret

000012ec <TIMER2_OC_InterruptDisable>:
void TIMER2_OC_InterruptDisable(void)
{
    12ec:	df 93       	push	r29
    12ee:	cf 93       	push	r28
    12f0:	cd b7       	in	r28, 0x3d	; 61
    12f2:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE2);
    12f4:	a9 e5       	ldi	r26, 0x59	; 89
    12f6:	b0 e0       	ldi	r27, 0x00	; 0
    12f8:	e9 e5       	ldi	r30, 0x59	; 89
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	8f 77       	andi	r24, 0x7F	; 127
    1300:	8c 93       	st	X, r24
}
    1302:	cf 91       	pop	r28
    1304:	df 91       	pop	r29
    1306:	08 95       	ret

00001308 <TIMER2_OVF_SetCallBack>:
void TIMER2_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1308:	df 93       	push	r29
    130a:	cf 93       	push	r28
    130c:	00 d0       	rcall	.+0      	; 0x130e <TIMER2_OVF_SetCallBack+0x6>
    130e:	cd b7       	in	r28, 0x3d	; 61
    1310:	de b7       	in	r29, 0x3e	; 62
    1312:	9a 83       	std	Y+2, r25	; 0x02
    1314:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_OVF_Fptr=LocalFptr;
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	9a 81       	ldd	r25, Y+2	; 0x02
    131a:	90 93 0e 01 	sts	0x010E, r25
    131e:	80 93 0d 01 	sts	0x010D, r24
}
    1322:	0f 90       	pop	r0
    1324:	0f 90       	pop	r0
    1326:	cf 91       	pop	r28
    1328:	df 91       	pop	r29
    132a:	08 95       	ret

0000132c <TIMER2_CMP_SetCallBack>:
void TIMER2_CMP_SetCallBack(void(*LocalFptr)(void))
{
    132c:	df 93       	push	r29
    132e:	cf 93       	push	r28
    1330:	00 d0       	rcall	.+0      	; 0x1332 <TIMER2_CMP_SetCallBack+0x6>
    1332:	cd b7       	in	r28, 0x3d	; 61
    1334:	de b7       	in	r29, 0x3e	; 62
    1336:	9a 83       	std	Y+2, r25	; 0x02
    1338:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_CMP_Fptr=LocalFptr;
    133a:	89 81       	ldd	r24, Y+1	; 0x01
    133c:	9a 81       	ldd	r25, Y+2	; 0x02
    133e:	90 93 10 01 	sts	0x0110, r25
    1342:	80 93 0f 01 	sts	0x010F, r24
}
    1346:	0f 90       	pop	r0
    1348:	0f 90       	pop	r0
    134a:	cf 91       	pop	r28
    134c:	df 91       	pop	r29
    134e:	08 95       	ret

00001350 <TIMER2_reload>:
void TIMER2_reload(uint8 TIMER2_val)
{
    1350:	df 93       	push	r29
    1352:	cf 93       	push	r28
    1354:	0f 92       	push	r0
    1356:	cd b7       	in	r28, 0x3d	; 61
    1358:	de b7       	in	r29, 0x3e	; 62
    135a:	89 83       	std	Y+1, r24	; 0x01
	TCNT2=TIMER2_val;
    135c:	e4 e4       	ldi	r30, 0x44	; 68
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	89 81       	ldd	r24, Y+1	; 0x01
    1362:	80 83       	st	Z, r24
}
    1364:	0f 90       	pop	r0
    1366:	cf 91       	pop	r28
    1368:	df 91       	pop	r29
    136a:	08 95       	ret

0000136c <TIMER2_Compare_reload>:
void TIMER2_Compare_reload(uint8 TIMER2_comp_val)
{
    136c:	df 93       	push	r29
    136e:	cf 93       	push	r28
    1370:	0f 92       	push	r0
    1372:	cd b7       	in	r28, 0x3d	; 61
    1374:	de b7       	in	r29, 0x3e	; 62
    1376:	89 83       	std	Y+1, r24	; 0x01
	OCR2=TIMER2_comp_val;
    1378:	e3 e4       	ldi	r30, 0x43	; 67
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	89 81       	ldd	r24, Y+1	; 0x01
    137e:	80 83       	st	Z, r24
}
    1380:	0f 90       	pop	r0
    1382:	cf 91       	pop	r28
    1384:	df 91       	pop	r29
    1386:	08 95       	ret

00001388 <Get_Current_Timer2>:
uint8 Get_Current_Timer2()
{
    1388:	df 93       	push	r29
    138a:	cf 93       	push	r28
    138c:	cd b7       	in	r28, 0x3d	; 61
    138e:	de b7       	in	r29, 0x3e	; 62
	return TCNT2;
    1390:	e4 e4       	ldi	r30, 0x44	; 68
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
}
    1396:	cf 91       	pop	r28
    1398:	df 91       	pop	r29
    139a:	08 95       	ret

0000139c <TIMER2_Stop>:
void TIMER2_Stop()
{
    139c:	df 93       	push	r29
    139e:	cf 93       	push	r28
    13a0:	cd b7       	in	r28, 0x3d	; 61
    13a2:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR2,TIM_STOP);
    13a4:	a5 e4       	ldi	r26, 0x45	; 69
    13a6:	b0 e0       	ldi	r27, 0x00	; 0
    13a8:	e5 e4       	ldi	r30, 0x45	; 69
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 81       	ld	r24, Z
    13ae:	88 7f       	andi	r24, 0xF8	; 248
    13b0:	8c 93       	st	X, r24
}
    13b2:	cf 91       	pop	r28
    13b4:	df 91       	pop	r29
    13b6:	08 95       	ret

000013b8 <TIMER2_restart>:
void TIMER2_restart(){
    13b8:	df 93       	push	r29
    13ba:	cf 93       	push	r28
    13bc:	cd b7       	in	r28, 0x3d	; 61
    13be:	de b7       	in	r29, 0x3e	; 62

	TCCR2|=scaler2_global;
    13c0:	a5 e4       	ldi	r26, 0x45	; 69
    13c2:	b0 e0       	ldi	r27, 0x00	; 0
    13c4:	e5 e4       	ldi	r30, 0x45	; 69
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	90 81       	ld	r25, Z
    13ca:	80 91 08 01 	lds	r24, 0x0108
    13ce:	89 2b       	or	r24, r25
    13d0:	8c 93       	st	X, r24
}
    13d2:	cf 91       	pop	r28
    13d4:	df 91       	pop	r29
    13d6:	08 95       	ret

000013d8 <Timer2_SetInterruptTime_us>:
void Timer2_SetInterruptTime_us (uint8 time,void(*LocalFptr)(void))
{
    13d8:	df 93       	push	r29
    13da:	cf 93       	push	r28
    13dc:	00 d0       	rcall	.+0      	; 0x13de <Timer2_SetInterruptTime_us+0x6>
    13de:	0f 92       	push	r0
    13e0:	cd b7       	in	r28, 0x3d	; 61
    13e2:	de b7       	in	r29, 0x3e	; 62
    13e4:	89 83       	std	Y+1, r24	; 0x01
    13e6:	7b 83       	std	Y+3, r23	; 0x03
    13e8:	6a 83       	std	Y+2, r22	; 0x02
	TCNT2=0;
    13ea:	e4 e4       	ldi	r30, 0x44	; 68
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	10 82       	st	Z, r1
	TIMER2_Init(TIMER2_CTC_MODE,TIMER2_SCALER_8,OC2_DISCONNECTED);
    13f0:	82 e0       	ldi	r24, 0x02	; 2
    13f2:	62 e0       	ldi	r22, 0x02	; 2
    13f4:	40 e0       	ldi	r20, 0x00	; 0
    13f6:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <TIMER2_Init>
	OCR2=((time));//(P/F)*(OCR-1)
    13fa:	e3 e4       	ldi	r30, 0x43	; 67
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	89 81       	ldd	r24, Y+1	; 0x01
    1400:	80 83       	st	Z, r24
	TIMER2_CMP_SetCallBack(LocalFptr);
    1402:	8a 81       	ldd	r24, Y+2	; 0x02
    1404:	9b 81       	ldd	r25, Y+3	; 0x03
    1406:	0e 94 96 09 	call	0x132c	; 0x132c <TIMER2_CMP_SetCallBack>
	TIMER2_OC_InterruptEnable();
    140a:	0e 94 68 09 	call	0x12d0	; 0x12d0 <TIMER2_OC_InterruptEnable>
}
    140e:	0f 90       	pop	r0
    1410:	0f 90       	pop	r0
    1412:	0f 90       	pop	r0
    1414:	cf 91       	pop	r28
    1416:	df 91       	pop	r29
    1418:	08 95       	ret

0000141a <Timer1_Init>:
/*************************************************TIMER 1 **************************************************/


void Timer1_Init( Timer1Mode_t mode,Timer1Scaler_t scaler,OC1A_Mode_t oc1a_mode,OC1B_Mode_t oc1b_mode)

{
    141a:	df 93       	push	r29
    141c:	cf 93       	push	r28
    141e:	cd b7       	in	r28, 0x3d	; 61
    1420:	de b7       	in	r29, 0x3e	; 62
    1422:	2a 97       	sbiw	r28, 0x0a	; 10
    1424:	0f b6       	in	r0, 0x3f	; 63
    1426:	f8 94       	cli
    1428:	de bf       	out	0x3e, r29	; 62
    142a:	0f be       	out	0x3f, r0	; 63
    142c:	cd bf       	out	0x3d, r28	; 61
    142e:	89 83       	std	Y+1, r24	; 0x01
    1430:	6a 83       	std	Y+2, r22	; 0x02
    1432:	4b 83       	std	Y+3, r20	; 0x03
    1434:	2c 83       	std	Y+4, r18	; 0x04
	Timer/Counter1
	Control Register A 
	TCCR1A
			COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10 
	 */
	switch (mode)
    1436:	89 81       	ldd	r24, Y+1	; 0x01
    1438:	28 2f       	mov	r18, r24
    143a:	30 e0       	ldi	r19, 0x00	; 0
    143c:	3a 87       	std	Y+10, r19	; 0x0a
    143e:	29 87       	std	Y+9, r18	; 0x09
    1440:	89 85       	ldd	r24, Y+9	; 0x09
    1442:	9a 85       	ldd	r25, Y+10	; 0x0a
    1444:	82 30       	cpi	r24, 0x02	; 2
    1446:	91 05       	cpc	r25, r1
    1448:	09 f4       	brne	.+2      	; 0x144c <Timer1_Init+0x32>
    144a:	56 c0       	rjmp	.+172    	; 0x14f8 <Timer1_Init+0xde>
    144c:	29 85       	ldd	r18, Y+9	; 0x09
    144e:	3a 85       	ldd	r19, Y+10	; 0x0a
    1450:	23 30       	cpi	r18, 0x03	; 3
    1452:	31 05       	cpc	r19, r1
    1454:	54 f4       	brge	.+20     	; 0x146a <Timer1_Init+0x50>
    1456:	89 85       	ldd	r24, Y+9	; 0x09
    1458:	9a 85       	ldd	r25, Y+10	; 0x0a
    145a:	00 97       	sbiw	r24, 0x00	; 0
    145c:	99 f0       	breq	.+38     	; 0x1484 <Timer1_Init+0x6a>
    145e:	29 85       	ldd	r18, Y+9	; 0x09
    1460:	3a 85       	ldd	r19, Y+10	; 0x0a
    1462:	21 30       	cpi	r18, 0x01	; 1
    1464:	31 05       	cpc	r19, r1
    1466:	59 f1       	breq	.+86     	; 0x14be <Timer1_Init+0xa4>
    1468:	9d c0       	rjmp	.+314    	; 0x15a4 <Timer1_Init+0x18a>
    146a:	89 85       	ldd	r24, Y+9	; 0x09
    146c:	9a 85       	ldd	r25, Y+10	; 0x0a
    146e:	83 30       	cpi	r24, 0x03	; 3
    1470:	91 05       	cpc	r25, r1
    1472:	09 f4       	brne	.+2      	; 0x1476 <Timer1_Init+0x5c>
    1474:	5e c0       	rjmp	.+188    	; 0x1532 <Timer1_Init+0x118>
    1476:	29 85       	ldd	r18, Y+9	; 0x09
    1478:	3a 85       	ldd	r19, Y+10	; 0x0a
    147a:	24 30       	cpi	r18, 0x04	; 4
    147c:	31 05       	cpc	r19, r1
    147e:	09 f4       	brne	.+2      	; 0x1482 <Timer1_Init+0x68>
    1480:	75 c0       	rjmp	.+234    	; 0x156c <Timer1_Init+0x152>
    1482:	90 c0       	rjmp	.+288    	; 0x15a4 <Timer1_Init+0x18a>
	{
	case TIMER1_NORMAL_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    1484:	af e4       	ldi	r26, 0x4F	; 79
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	ef e4       	ldi	r30, 0x4F	; 79
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	8e 7f       	andi	r24, 0xFE	; 254
    1490:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    1492:	af e4       	ldi	r26, 0x4F	; 79
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	ef e4       	ldi	r30, 0x4F	; 79
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	8d 7f       	andi	r24, 0xFD	; 253
    149e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM12);
    14a0:	ae e4       	ldi	r26, 0x4E	; 78
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	ee e4       	ldi	r30, 0x4E	; 78
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	87 7f       	andi	r24, 0xF7	; 247
    14ac:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    14ae:	ae e4       	ldi	r26, 0x4E	; 78
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	ee e4       	ldi	r30, 0x4E	; 78
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	8f 7e       	andi	r24, 0xEF	; 239
    14ba:	8c 93       	st	X, r24
    14bc:	73 c0       	rjmp	.+230    	; 0x15a4 <Timer1_Init+0x18a>
		break;
	case TIMER1_CTC_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    14be:	af e4       	ldi	r26, 0x4F	; 79
    14c0:	b0 e0       	ldi	r27, 0x00	; 0
    14c2:	ef e4       	ldi	r30, 0x4F	; 79
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	80 81       	ld	r24, Z
    14c8:	8e 7f       	andi	r24, 0xFE	; 254
    14ca:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    14cc:	af e4       	ldi	r26, 0x4F	; 79
    14ce:	b0 e0       	ldi	r27, 0x00	; 0
    14d0:	ef e4       	ldi	r30, 0x4F	; 79
    14d2:	f0 e0       	ldi	r31, 0x00	; 0
    14d4:	80 81       	ld	r24, Z
    14d6:	8d 7f       	andi	r24, 0xFD	; 253
    14d8:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    14da:	ae e4       	ldi	r26, 0x4E	; 78
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	ee e4       	ldi	r30, 0x4E	; 78
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	88 60       	ori	r24, 0x08	; 8
    14e6:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    14e8:	ae e4       	ldi	r26, 0x4E	; 78
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	ee e4       	ldi	r30, 0x4E	; 78
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	80 61       	ori	r24, 0x10	; 16
    14f4:	8c 93       	st	X, r24
    14f6:	56 c0       	rjmp	.+172    	; 0x15a4 <Timer1_Init+0x18a>
		break;

	case TIMER1_CTC_OCRA_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    14f8:	af e4       	ldi	r26, 0x4F	; 79
    14fa:	b0 e0       	ldi	r27, 0x00	; 0
    14fc:	ef e4       	ldi	r30, 0x4F	; 79
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
    1502:	8e 7f       	andi	r24, 0xFE	; 254
    1504:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    1506:	af e4       	ldi	r26, 0x4F	; 79
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	ef e4       	ldi	r30, 0x4F	; 79
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	80 81       	ld	r24, Z
    1510:	8d 7f       	andi	r24, 0xFD	; 253
    1512:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    1514:	ae e4       	ldi	r26, 0x4E	; 78
    1516:	b0 e0       	ldi	r27, 0x00	; 0
    1518:	ee e4       	ldi	r30, 0x4E	; 78
    151a:	f0 e0       	ldi	r31, 0x00	; 0
    151c:	80 81       	ld	r24, Z
    151e:	88 60       	ori	r24, 0x08	; 8
    1520:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    1522:	ae e4       	ldi	r26, 0x4E	; 78
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	ee e4       	ldi	r30, 0x4E	; 78
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	80 81       	ld	r24, Z
    152c:	8f 7e       	andi	r24, 0xEF	; 239
    152e:	8c 93       	st	X, r24
    1530:	39 c0       	rjmp	.+114    	; 0x15a4 <Timer1_Init+0x18a>
		break;

	case TIMER1_FASTPWM_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    1532:	af e4       	ldi	r26, 0x4F	; 79
    1534:	b0 e0       	ldi	r27, 0x00	; 0
    1536:	ef e4       	ldi	r30, 0x4F	; 79
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	80 81       	ld	r24, Z
    153c:	8e 7f       	andi	r24, 0xFE	; 254
    153e:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    1540:	af e4       	ldi	r26, 0x4F	; 79
    1542:	b0 e0       	ldi	r27, 0x00	; 0
    1544:	ef e4       	ldi	r30, 0x4F	; 79
    1546:	f0 e0       	ldi	r31, 0x00	; 0
    1548:	80 81       	ld	r24, Z
    154a:	82 60       	ori	r24, 0x02	; 2
    154c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    154e:	ae e4       	ldi	r26, 0x4E	; 78
    1550:	b0 e0       	ldi	r27, 0x00	; 0
    1552:	ee e4       	ldi	r30, 0x4E	; 78
    1554:	f0 e0       	ldi	r31, 0x00	; 0
    1556:	80 81       	ld	r24, Z
    1558:	88 60       	ori	r24, 0x08	; 8
    155a:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    155c:	ae e4       	ldi	r26, 0x4E	; 78
    155e:	b0 e0       	ldi	r27, 0x00	; 0
    1560:	ee e4       	ldi	r30, 0x4E	; 78
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	80 61       	ori	r24, 0x10	; 16
    1568:	8c 93       	st	X, r24
    156a:	1c c0       	rjmp	.+56     	; 0x15a4 <Timer1_Init+0x18a>
		break;

	case TIMER1_FASTPWM_OCRA_TOP_MODE:
		SET_BIT(TCCR1A,WGM10);
    156c:	af e4       	ldi	r26, 0x4F	; 79
    156e:	b0 e0       	ldi	r27, 0x00	; 0
    1570:	ef e4       	ldi	r30, 0x4F	; 79
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	81 60       	ori	r24, 0x01	; 1
    1578:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    157a:	af e4       	ldi	r26, 0x4F	; 79
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	ef e4       	ldi	r30, 0x4F	; 79
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	82 60       	ori	r24, 0x02	; 2
    1586:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    1588:	ae e4       	ldi	r26, 0x4E	; 78
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	ee e4       	ldi	r30, 0x4E	; 78
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	88 60       	ori	r24, 0x08	; 8
    1594:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    1596:	ae e4       	ldi	r26, 0x4E	; 78
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	ee e4       	ldi	r30, 0x4E	; 78
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	80 61       	ori	r24, 0x10	; 16
    15a2:	8c 93       	st	X, r24
		break;
	}
	switch (oc1a_mode)
    15a4:	8b 81       	ldd	r24, Y+3	; 0x03
    15a6:	28 2f       	mov	r18, r24
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	38 87       	std	Y+8, r19	; 0x08
    15ac:	2f 83       	std	Y+7, r18	; 0x07
    15ae:	8f 81       	ldd	r24, Y+7	; 0x07
    15b0:	98 85       	ldd	r25, Y+8	; 0x08
    15b2:	81 30       	cpi	r24, 0x01	; 1
    15b4:	91 05       	cpc	r25, r1
    15b6:	21 f1       	breq	.+72     	; 0x1600 <Timer1_Init+0x1e6>
    15b8:	2f 81       	ldd	r18, Y+7	; 0x07
    15ba:	38 85       	ldd	r19, Y+8	; 0x08
    15bc:	22 30       	cpi	r18, 0x02	; 2
    15be:	31 05       	cpc	r19, r1
    15c0:	2c f4       	brge	.+10     	; 0x15cc <Timer1_Init+0x1b2>
    15c2:	8f 81       	ldd	r24, Y+7	; 0x07
    15c4:	98 85       	ldd	r25, Y+8	; 0x08
    15c6:	00 97       	sbiw	r24, 0x00	; 0
    15c8:	61 f0       	breq	.+24     	; 0x15e2 <Timer1_Init+0x1c8>
    15ca:	46 c0       	rjmp	.+140    	; 0x1658 <Timer1_Init+0x23e>
    15cc:	2f 81       	ldd	r18, Y+7	; 0x07
    15ce:	38 85       	ldd	r19, Y+8	; 0x08
    15d0:	22 30       	cpi	r18, 0x02	; 2
    15d2:	31 05       	cpc	r19, r1
    15d4:	21 f1       	breq	.+72     	; 0x161e <Timer1_Init+0x204>
    15d6:	8f 81       	ldd	r24, Y+7	; 0x07
    15d8:	98 85       	ldd	r25, Y+8	; 0x08
    15da:	83 30       	cpi	r24, 0x03	; 3
    15dc:	91 05       	cpc	r25, r1
    15de:	71 f1       	breq	.+92     	; 0x163c <Timer1_Init+0x222>
    15e0:	3b c0       	rjmp	.+118    	; 0x1658 <Timer1_Init+0x23e>
	{
	case OCRA_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1A0);
    15e2:	af e4       	ldi	r26, 0x4F	; 79
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	ef e4       	ldi	r30, 0x4F	; 79
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	8f 7b       	andi	r24, 0xBF	; 191
    15ee:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    15f0:	af e4       	ldi	r26, 0x4F	; 79
    15f2:	b0 e0       	ldi	r27, 0x00	; 0
    15f4:	ef e4       	ldi	r30, 0x4F	; 79
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	8f 77       	andi	r24, 0x7F	; 127
    15fc:	8c 93       	st	X, r24
    15fe:	2c c0       	rjmp	.+88     	; 0x1658 <Timer1_Init+0x23e>
		break;
	case OCRA_TOGGLE:
		SET_BIT(TCCR1A,COM1A0);
    1600:	af e4       	ldi	r26, 0x4F	; 79
    1602:	b0 e0       	ldi	r27, 0x00	; 0
    1604:	ef e4       	ldi	r30, 0x4F	; 79
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	80 64       	ori	r24, 0x40	; 64
    160c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    160e:	af e4       	ldi	r26, 0x4F	; 79
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	ef e4       	ldi	r30, 0x4F	; 79
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	8f 77       	andi	r24, 0x7F	; 127
    161a:	8c 93       	st	X, r24
    161c:	1d c0       	rjmp	.+58     	; 0x1658 <Timer1_Init+0x23e>
		break;
	case OCRA_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1A0);
    161e:	af e4       	ldi	r26, 0x4F	; 79
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	ef e4       	ldi	r30, 0x4F	; 79
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	8f 7b       	andi	r24, 0xBF	; 191
    162a:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    162c:	af e4       	ldi	r26, 0x4F	; 79
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	ef e4       	ldi	r30, 0x4F	; 79
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	80 81       	ld	r24, Z
    1636:	80 68       	ori	r24, 0x80	; 128
    1638:	8c 93       	st	X, r24
    163a:	0e c0       	rjmp	.+28     	; 0x1658 <Timer1_Init+0x23e>
		break;
	case OCRA_INVERTING:
		SET_BIT(TCCR1A,COM1A0);
    163c:	af e4       	ldi	r26, 0x4F	; 79
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	ef e4       	ldi	r30, 0x4F	; 79
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	80 81       	ld	r24, Z
    1646:	80 64       	ori	r24, 0x40	; 64
    1648:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    164a:	af e4       	ldi	r26, 0x4F	; 79
    164c:	b0 e0       	ldi	r27, 0x00	; 0
    164e:	ef e4       	ldi	r30, 0x4F	; 79
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	80 81       	ld	r24, Z
    1654:	80 68       	ori	r24, 0x80	; 128
    1656:	8c 93       	st	X, r24
		break;
	}
	switch (oc1b_mode)
    1658:	8c 81       	ldd	r24, Y+4	; 0x04
    165a:	28 2f       	mov	r18, r24
    165c:	30 e0       	ldi	r19, 0x00	; 0
    165e:	3e 83       	std	Y+6, r19	; 0x06
    1660:	2d 83       	std	Y+5, r18	; 0x05
    1662:	8d 81       	ldd	r24, Y+5	; 0x05
    1664:	9e 81       	ldd	r25, Y+6	; 0x06
    1666:	81 30       	cpi	r24, 0x01	; 1
    1668:	91 05       	cpc	r25, r1
    166a:	21 f1       	breq	.+72     	; 0x16b4 <Timer1_Init+0x29a>
    166c:	2d 81       	ldd	r18, Y+5	; 0x05
    166e:	3e 81       	ldd	r19, Y+6	; 0x06
    1670:	22 30       	cpi	r18, 0x02	; 2
    1672:	31 05       	cpc	r19, r1
    1674:	2c f4       	brge	.+10     	; 0x1680 <Timer1_Init+0x266>
    1676:	8d 81       	ldd	r24, Y+5	; 0x05
    1678:	9e 81       	ldd	r25, Y+6	; 0x06
    167a:	00 97       	sbiw	r24, 0x00	; 0
    167c:	61 f0       	breq	.+24     	; 0x1696 <Timer1_Init+0x27c>
    167e:	46 c0       	rjmp	.+140    	; 0x170c <Timer1_Init+0x2f2>
    1680:	2d 81       	ldd	r18, Y+5	; 0x05
    1682:	3e 81       	ldd	r19, Y+6	; 0x06
    1684:	22 30       	cpi	r18, 0x02	; 2
    1686:	31 05       	cpc	r19, r1
    1688:	21 f1       	breq	.+72     	; 0x16d2 <Timer1_Init+0x2b8>
    168a:	8d 81       	ldd	r24, Y+5	; 0x05
    168c:	9e 81       	ldd	r25, Y+6	; 0x06
    168e:	83 30       	cpi	r24, 0x03	; 3
    1690:	91 05       	cpc	r25, r1
    1692:	71 f1       	breq	.+92     	; 0x16f0 <Timer1_Init+0x2d6>
    1694:	3b c0       	rjmp	.+118    	; 0x170c <Timer1_Init+0x2f2>
	{
	case OCRB_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1B0);
    1696:	af e4       	ldi	r26, 0x4F	; 79
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	ef e4       	ldi	r30, 0x4F	; 79
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	8f 7e       	andi	r24, 0xEF	; 239
    16a2:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    16a4:	af e4       	ldi	r26, 0x4F	; 79
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	ef e4       	ldi	r30, 0x4F	; 79
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	8f 7d       	andi	r24, 0xDF	; 223
    16b0:	8c 93       	st	X, r24
    16b2:	2c c0       	rjmp	.+88     	; 0x170c <Timer1_Init+0x2f2>
		break;
	case OCRB_TOGGLE:
		SET_BIT(TCCR1A,COM1B0);
    16b4:	af e4       	ldi	r26, 0x4F	; 79
    16b6:	b0 e0       	ldi	r27, 0x00	; 0
    16b8:	ef e4       	ldi	r30, 0x4F	; 79
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	80 61       	ori	r24, 0x10	; 16
    16c0:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    16c2:	af e4       	ldi	r26, 0x4F	; 79
    16c4:	b0 e0       	ldi	r27, 0x00	; 0
    16c6:	ef e4       	ldi	r30, 0x4F	; 79
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	80 81       	ld	r24, Z
    16cc:	8f 7d       	andi	r24, 0xDF	; 223
    16ce:	8c 93       	st	X, r24
    16d0:	1d c0       	rjmp	.+58     	; 0x170c <Timer1_Init+0x2f2>
		break;
	case OCRB_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1B0);
    16d2:	af e4       	ldi	r26, 0x4F	; 79
    16d4:	b0 e0       	ldi	r27, 0x00	; 0
    16d6:	ef e4       	ldi	r30, 0x4F	; 79
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	8f 7e       	andi	r24, 0xEF	; 239
    16de:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    16e0:	af e4       	ldi	r26, 0x4F	; 79
    16e2:	b0 e0       	ldi	r27, 0x00	; 0
    16e4:	ef e4       	ldi	r30, 0x4F	; 79
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	80 62       	ori	r24, 0x20	; 32
    16ec:	8c 93       	st	X, r24
    16ee:	0e c0       	rjmp	.+28     	; 0x170c <Timer1_Init+0x2f2>
		break;
	case OCRB_INVERTING:
		SET_BIT(TCCR1A,COM1B0);
    16f0:	af e4       	ldi	r26, 0x4F	; 79
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	ef e4       	ldi	r30, 0x4F	; 79
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	80 61       	ori	r24, 0x10	; 16
    16fc:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    16fe:	af e4       	ldi	r26, 0x4F	; 79
    1700:	b0 e0       	ldi	r27, 0x00	; 0
    1702:	ef e4       	ldi	r30, 0x4F	; 79
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	80 62       	ori	r24, 0x20	; 32
    170a:	8c 93       	st	X, r24
		break;
	}


	TCCR1B&=0XF8;
    170c:	ae e4       	ldi	r26, 0x4E	; 78
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	ee e4       	ldi	r30, 0x4E	; 78
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	88 7f       	andi	r24, 0xF8	; 248
    1718:	8c 93       	st	X, r24
	TCCR1B|=scaler;
    171a:	ae e4       	ldi	r26, 0x4E	; 78
    171c:	b0 e0       	ldi	r27, 0x00	; 0
    171e:	ee e4       	ldi	r30, 0x4E	; 78
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	90 81       	ld	r25, Z
    1724:	8a 81       	ldd	r24, Y+2	; 0x02
    1726:	89 2b       	or	r24, r25
    1728:	8c 93       	st	X, r24
	scaler1_global=scaler;
    172a:	8a 81       	ldd	r24, Y+2	; 0x02
    172c:	80 93 07 01 	sts	0x0107, r24
}
    1730:	2a 96       	adiw	r28, 0x0a	; 10
    1732:	0f b6       	in	r0, 0x3f	; 63
    1734:	f8 94       	cli
    1736:	de bf       	out	0x3e, r29	; 62
    1738:	0f be       	out	0x3f, r0	; 63
    173a:	cd bf       	out	0x3d, r28	; 61
    173c:	cf 91       	pop	r28
    173e:	df 91       	pop	r29
    1740:	08 95       	ret

00001742 <Timer1_InputCaptureEdge>:

void Timer1_InputCaptureEdge(ICU_Edge_t edge)
{
    1742:	df 93       	push	r29
    1744:	cf 93       	push	r28
    1746:	0f 92       	push	r0
    1748:	cd b7       	in	r28, 0x3d	; 61
    174a:	de b7       	in	r29, 0x3e	; 62
    174c:	89 83       	std	Y+1, r24	; 0x01
	if(edge==RISING)
    174e:	89 81       	ldd	r24, Y+1	; 0x01
    1750:	88 23       	and	r24, r24
    1752:	41 f4       	brne	.+16     	; 0x1764 <Timer1_InputCaptureEdge+0x22>
		SET_BIT(TCCR1B,ICES1);
    1754:	ae e4       	ldi	r26, 0x4E	; 78
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	ee e4       	ldi	r30, 0x4E	; 78
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	80 64       	ori	r24, 0x40	; 64
    1760:	8c 93       	st	X, r24
    1762:	0a c0       	rjmp	.+20     	; 0x1778 <Timer1_InputCaptureEdge+0x36>

	else if(edge==FALLING)
    1764:	89 81       	ldd	r24, Y+1	; 0x01
    1766:	81 30       	cpi	r24, 0x01	; 1
    1768:	39 f4       	brne	.+14     	; 0x1778 <Timer1_InputCaptureEdge+0x36>
		CLEAR_BIT(TCCR1B,ICES1);
    176a:	ae e4       	ldi	r26, 0x4E	; 78
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	ee e4       	ldi	r30, 0x4E	; 78
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	8f 7b       	andi	r24, 0xBF	; 191
    1776:	8c 93       	st	X, r24

}
    1778:	0f 90       	pop	r0
    177a:	cf 91       	pop	r28
    177c:	df 91       	pop	r29
    177e:	08 95       	ret

00001780 <Timer1_reload>:

void Timer1_reload(uint16 Timer1_val){TCNT1=Timer1_val;}
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	00 d0       	rcall	.+0      	; 0x1786 <Timer1_reload+0x6>
    1786:	cd b7       	in	r28, 0x3d	; 61
    1788:	de b7       	in	r29, 0x3e	; 62
    178a:	9a 83       	std	Y+2, r25	; 0x02
    178c:	89 83       	std	Y+1, r24	; 0x01
    178e:	ec e4       	ldi	r30, 0x4C	; 76
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	89 81       	ldd	r24, Y+1	; 0x01
    1794:	9a 81       	ldd	r25, Y+2	; 0x02
    1796:	91 83       	std	Z+1, r25	; 0x01
    1798:	80 83       	st	Z, r24
    179a:	0f 90       	pop	r0
    179c:	0f 90       	pop	r0
    179e:	cf 91       	pop	r28
    17a0:	df 91       	pop	r29
    17a2:	08 95       	ret

000017a4 <Timer1_CompareA_reload>:
void Timer1_CompareA_reload(uint16 Timer1_compA_val){OCR1A=Timer1_compA_val;}
    17a4:	df 93       	push	r29
    17a6:	cf 93       	push	r28
    17a8:	00 d0       	rcall	.+0      	; 0x17aa <Timer1_CompareA_reload+0x6>
    17aa:	cd b7       	in	r28, 0x3d	; 61
    17ac:	de b7       	in	r29, 0x3e	; 62
    17ae:	9a 83       	std	Y+2, r25	; 0x02
    17b0:	89 83       	std	Y+1, r24	; 0x01
    17b2:	ea e4       	ldi	r30, 0x4A	; 74
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	89 81       	ldd	r24, Y+1	; 0x01
    17b8:	9a 81       	ldd	r25, Y+2	; 0x02
    17ba:	91 83       	std	Z+1, r25	; 0x01
    17bc:	80 83       	st	Z, r24
    17be:	0f 90       	pop	r0
    17c0:	0f 90       	pop	r0
    17c2:	cf 91       	pop	r28
    17c4:	df 91       	pop	r29
    17c6:	08 95       	ret

000017c8 <Timer1_CompareB_reload>:
void Timer1_CompareB_reload(uint16 Timer1_compB_val){OCR1B=Timer1_compB_val;}
    17c8:	df 93       	push	r29
    17ca:	cf 93       	push	r28
    17cc:	00 d0       	rcall	.+0      	; 0x17ce <Timer1_CompareB_reload+0x6>
    17ce:	cd b7       	in	r28, 0x3d	; 61
    17d0:	de b7       	in	r29, 0x3e	; 62
    17d2:	9a 83       	std	Y+2, r25	; 0x02
    17d4:	89 83       	std	Y+1, r24	; 0x01
    17d6:	e8 e4       	ldi	r30, 0x48	; 72
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	89 81       	ldd	r24, Y+1	; 0x01
    17dc:	9a 81       	ldd	r25, Y+2	; 0x02
    17de:	91 83       	std	Z+1, r25	; 0x01
    17e0:	80 83       	st	Z, r24
    17e2:	0f 90       	pop	r0
    17e4:	0f 90       	pop	r0
    17e6:	cf 91       	pop	r28
    17e8:	df 91       	pop	r29
    17ea:	08 95       	ret

000017ec <Timer1_ICU_reload>:
void Timer1_ICU_reload(uint16 Timer1_ICU_val){ICR1=Timer1_ICU_val;}
    17ec:	df 93       	push	r29
    17ee:	cf 93       	push	r28
    17f0:	00 d0       	rcall	.+0      	; 0x17f2 <Timer1_ICU_reload+0x6>
    17f2:	cd b7       	in	r28, 0x3d	; 61
    17f4:	de b7       	in	r29, 0x3e	; 62
    17f6:	9a 83       	std	Y+2, r25	; 0x02
    17f8:	89 83       	std	Y+1, r24	; 0x01
    17fa:	e6 e4       	ldi	r30, 0x46	; 70
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
    1800:	9a 81       	ldd	r25, Y+2	; 0x02
    1802:	91 83       	std	Z+1, r25	; 0x01
    1804:	80 83       	st	Z, r24
    1806:	0f 90       	pop	r0
    1808:	0f 90       	pop	r0
    180a:	cf 91       	pop	r28
    180c:	df 91       	pop	r29
    180e:	08 95       	ret

00001810 <Get_Current_Timer1>:
uint16 Get_Current_Timer1(){return TCNT1;}
    1810:	df 93       	push	r29
    1812:	cf 93       	push	r28
    1814:	cd b7       	in	r28, 0x3d	; 61
    1816:	de b7       	in	r29, 0x3e	; 62
    1818:	ec e4       	ldi	r30, 0x4C	; 76
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	80 81       	ld	r24, Z
    181e:	91 81       	ldd	r25, Z+1	; 0x01
    1820:	cf 91       	pop	r28
    1822:	df 91       	pop	r29
    1824:	08 95       	ret

00001826 <Timer1_Stop>:
void Timer1_Stop()
{
    1826:	df 93       	push	r29
    1828:	cf 93       	push	r28
    182a:	cd b7       	in	r28, 0x3d	; 61
    182c:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR1B,TIM_STOP);
    182e:	ae e4       	ldi	r26, 0x4E	; 78
    1830:	b0 e0       	ldi	r27, 0x00	; 0
    1832:	ee e4       	ldi	r30, 0x4E	; 78
    1834:	f0 e0       	ldi	r31, 0x00	; 0
    1836:	80 81       	ld	r24, Z
    1838:	88 7f       	andi	r24, 0xF8	; 248
    183a:	8c 93       	st	X, r24
}
    183c:	cf 91       	pop	r28
    183e:	df 91       	pop	r29
    1840:	08 95       	ret

00001842 <timer1_restart>:
void timer1_restart()
{
    1842:	df 93       	push	r29
    1844:	cf 93       	push	r28
    1846:	cd b7       	in	r28, 0x3d	; 61
    1848:	de b7       	in	r29, 0x3e	; 62
	Timer1_Stop();
    184a:	0e 94 13 0c 	call	0x1826	; 0x1826 <Timer1_Stop>
	TCCR1B|=scaler1_global;
    184e:	ae e4       	ldi	r26, 0x4E	; 78
    1850:	b0 e0       	ldi	r27, 0x00	; 0
    1852:	ee e4       	ldi	r30, 0x4E	; 78
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	90 81       	ld	r25, Z
    1858:	80 91 07 01 	lds	r24, 0x0107
    185c:	89 2b       	or	r24, r25
    185e:	8c 93       	st	X, r24
}
    1860:	cf 91       	pop	r28
    1862:	df 91       	pop	r29
    1864:	08 95       	ret

00001866 <Timer1_ICU_InterruptEnable>:
/****************************Timer  Interrupt functions**************************************/

void Timer1_ICU_InterruptEnable(void)
{
    1866:	df 93       	push	r29
    1868:	cf 93       	push	r28
    186a:	cd b7       	in	r28, 0x3d	; 61
    186c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TICIE1);
    186e:	a9 e5       	ldi	r26, 0x59	; 89
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	e9 e5       	ldi	r30, 0x59	; 89
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	80 62       	ori	r24, 0x20	; 32
    187a:	8c 93       	st	X, r24
}
    187c:	cf 91       	pop	r28
    187e:	df 91       	pop	r29
    1880:	08 95       	ret

00001882 <Timer1_ICU_InterruptDisable>:
void Timer1_ICU_InterruptDisable(void)
{
    1882:	df 93       	push	r29
    1884:	cf 93       	push	r28
    1886:	cd b7       	in	r28, 0x3d	; 61
    1888:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TICIE1);
    188a:	a9 e5       	ldi	r26, 0x59	; 89
    188c:	b0 e0       	ldi	r27, 0x00	; 0
    188e:	e9 e5       	ldi	r30, 0x59	; 89
    1890:	f0 e0       	ldi	r31, 0x00	; 0
    1892:	80 81       	ld	r24, Z
    1894:	8f 7d       	andi	r24, 0xDF	; 223
    1896:	8c 93       	st	X, r24
}
    1898:	cf 91       	pop	r28
    189a:	df 91       	pop	r29
    189c:	08 95       	ret

0000189e <Timer1_OVF_InterruptEnable>:
void Timer1_OVF_InterruptEnable(void)
{
    189e:	df 93       	push	r29
    18a0:	cf 93       	push	r28
    18a2:	cd b7       	in	r28, 0x3d	; 61
    18a4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE1);
    18a6:	a9 e5       	ldi	r26, 0x59	; 89
    18a8:	b0 e0       	ldi	r27, 0x00	; 0
    18aa:	e9 e5       	ldi	r30, 0x59	; 89
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	84 60       	ori	r24, 0x04	; 4
    18b2:	8c 93       	st	X, r24
}
    18b4:	cf 91       	pop	r28
    18b6:	df 91       	pop	r29
    18b8:	08 95       	ret

000018ba <Timer1_OVF_InterruptDisable>:
void Timer1_OVF_InterruptDisable(void)
{
    18ba:	df 93       	push	r29
    18bc:	cf 93       	push	r28
    18be:	cd b7       	in	r28, 0x3d	; 61
    18c0:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE1);
    18c2:	a9 e5       	ldi	r26, 0x59	; 89
    18c4:	b0 e0       	ldi	r27, 0x00	; 0
    18c6:	e9 e5       	ldi	r30, 0x59	; 89
    18c8:	f0 e0       	ldi	r31, 0x00	; 0
    18ca:	80 81       	ld	r24, Z
    18cc:	8b 7f       	andi	r24, 0xFB	; 251
    18ce:	8c 93       	st	X, r24
}
    18d0:	cf 91       	pop	r28
    18d2:	df 91       	pop	r29
    18d4:	08 95       	ret

000018d6 <Timer1_OCA_InterruptEnable>:
void Timer1_OCA_InterruptEnable(void)
{
    18d6:	df 93       	push	r29
    18d8:	cf 93       	push	r28
    18da:	cd b7       	in	r28, 0x3d	; 61
    18dc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1A);
    18de:	a9 e5       	ldi	r26, 0x59	; 89
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	e9 e5       	ldi	r30, 0x59	; 89
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	80 81       	ld	r24, Z
    18e8:	80 61       	ori	r24, 0x10	; 16
    18ea:	8c 93       	st	X, r24
}
    18ec:	cf 91       	pop	r28
    18ee:	df 91       	pop	r29
    18f0:	08 95       	ret

000018f2 <Timer1_OCA_InterruptDisable>:
void Timer1_OCA_InterruptDisable(void)
{
    18f2:	df 93       	push	r29
    18f4:	cf 93       	push	r28
    18f6:	cd b7       	in	r28, 0x3d	; 61
    18f8:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1A);
    18fa:	a9 e5       	ldi	r26, 0x59	; 89
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	e9 e5       	ldi	r30, 0x59	; 89
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	8f 7e       	andi	r24, 0xEF	; 239
    1906:	8c 93       	st	X, r24
}
    1908:	cf 91       	pop	r28
    190a:	df 91       	pop	r29
    190c:	08 95       	ret

0000190e <Timer1_OCB_InterruptEnable>:
void Timer1_OCB_InterruptEnable(void)
{
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	cd b7       	in	r28, 0x3d	; 61
    1914:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1B);
    1916:	a9 e5       	ldi	r26, 0x59	; 89
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	e9 e5       	ldi	r30, 0x59	; 89
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	88 60       	ori	r24, 0x08	; 8
    1922:	8c 93       	st	X, r24
}
    1924:	cf 91       	pop	r28
    1926:	df 91       	pop	r29
    1928:	08 95       	ret

0000192a <Timer1_OCB_InterruptDisable>:
void Timer1_OCB_InterruptDisable(void)
{
    192a:	df 93       	push	r29
    192c:	cf 93       	push	r28
    192e:	cd b7       	in	r28, 0x3d	; 61
    1930:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1B);
    1932:	a9 e5       	ldi	r26, 0x59	; 89
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	e9 e5       	ldi	r30, 0x59	; 89
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	87 7f       	andi	r24, 0xF7	; 247
    193e:	8c 93       	st	X, r24
}
    1940:	cf 91       	pop	r28
    1942:	df 91       	pop	r29
    1944:	08 95       	ret

00001946 <Timer1_OVF_SetCallBack>:

/*********************************Timer 1 Call Back functions*****************************************/
//Timer1_OVF_SetCallBack
void Timer1_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1946:	df 93       	push	r29
    1948:	cf 93       	push	r28
    194a:	00 d0       	rcall	.+0      	; 0x194c <Timer1_OVF_SetCallBack+0x6>
    194c:	cd b7       	in	r28, 0x3d	; 61
    194e:	de b7       	in	r29, 0x3e	; 62
    1950:	9a 83       	std	Y+2, r25	; 0x02
    1952:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OVF_Fptr=LocalFptr;
    1954:	89 81       	ldd	r24, Y+1	; 0x01
    1956:	9a 81       	ldd	r25, Y+2	; 0x02
    1958:	90 93 12 01 	sts	0x0112, r25
    195c:	80 93 11 01 	sts	0x0111, r24
}
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	cf 91       	pop	r28
    1966:	df 91       	pop	r29
    1968:	08 95       	ret

0000196a <Timer1_OCA_SetCallBack>:
void Timer1_OCA_SetCallBack(void(*LocalFptr)(void))
{
    196a:	df 93       	push	r29
    196c:	cf 93       	push	r28
    196e:	00 d0       	rcall	.+0      	; 0x1970 <Timer1_OCA_SetCallBack+0x6>
    1970:	cd b7       	in	r28, 0x3d	; 61
    1972:	de b7       	in	r29, 0x3e	; 62
    1974:	9a 83       	std	Y+2, r25	; 0x02
    1976:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCA_Fptr=LocalFptr;
    1978:	89 81       	ldd	r24, Y+1	; 0x01
    197a:	9a 81       	ldd	r25, Y+2	; 0x02
    197c:	90 93 14 01 	sts	0x0114, r25
    1980:	80 93 13 01 	sts	0x0113, r24
}
    1984:	0f 90       	pop	r0
    1986:	0f 90       	pop	r0
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	08 95       	ret

0000198e <Timer1_OCB_SetCallBack>:
void Timer1_OCB_SetCallBack(void(*LocalFptr)(void))
{
    198e:	df 93       	push	r29
    1990:	cf 93       	push	r28
    1992:	00 d0       	rcall	.+0      	; 0x1994 <Timer1_OCB_SetCallBack+0x6>
    1994:	cd b7       	in	r28, 0x3d	; 61
    1996:	de b7       	in	r29, 0x3e	; 62
    1998:	9a 83       	std	Y+2, r25	; 0x02
    199a:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCB_Fptr=LocalFptr;
    199c:	89 81       	ldd	r24, Y+1	; 0x01
    199e:	9a 81       	ldd	r25, Y+2	; 0x02
    19a0:	90 93 16 01 	sts	0x0116, r25
    19a4:	80 93 15 01 	sts	0x0115, r24
}
    19a8:	0f 90       	pop	r0
    19aa:	0f 90       	pop	r0
    19ac:	cf 91       	pop	r28
    19ae:	df 91       	pop	r29
    19b0:	08 95       	ret

000019b2 <Timer1_ICU_SetCallBack>:
void Timer1_ICU_SetCallBack(void(*LocalFptr)(void))
{
    19b2:	df 93       	push	r29
    19b4:	cf 93       	push	r28
    19b6:	00 d0       	rcall	.+0      	; 0x19b8 <Timer1_ICU_SetCallBack+0x6>
    19b8:	cd b7       	in	r28, 0x3d	; 61
    19ba:	de b7       	in	r29, 0x3e	; 62
    19bc:	9a 83       	std	Y+2, r25	; 0x02
    19be:	89 83       	std	Y+1, r24	; 0x01
	Timer1_ICU_Fptr=LocalFptr;
    19c0:	89 81       	ldd	r24, Y+1	; 0x01
    19c2:	9a 81       	ldd	r25, Y+2	; 0x02
    19c4:	90 93 18 01 	sts	0x0118, r25
    19c8:	80 93 17 01 	sts	0x0117, r24
}
    19cc:	0f 90       	pop	r0
    19ce:	0f 90       	pop	r0
    19d0:	cf 91       	pop	r28
    19d2:	df 91       	pop	r29
    19d4:	08 95       	ret

000019d6 <__vector_10>:
//	{
//		TIMER0_OVF_Fptr();
//	}
//}
ISR(TIMER0_COMP_vect)
{
    19d6:	1f 92       	push	r1
    19d8:	0f 92       	push	r0
    19da:	0f b6       	in	r0, 0x3f	; 63
    19dc:	0f 92       	push	r0
    19de:	11 24       	eor	r1, r1
    19e0:	2f 93       	push	r18
    19e2:	3f 93       	push	r19
    19e4:	4f 93       	push	r20
    19e6:	5f 93       	push	r21
    19e8:	6f 93       	push	r22
    19ea:	7f 93       	push	r23
    19ec:	8f 93       	push	r24
    19ee:	9f 93       	push	r25
    19f0:	af 93       	push	r26
    19f2:	bf 93       	push	r27
    19f4:	ef 93       	push	r30
    19f6:	ff 93       	push	r31
    19f8:	df 93       	push	r29
    19fa:	cf 93       	push	r28
    19fc:	cd b7       	in	r28, 0x3d	; 61
    19fe:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_CMP_Fptr!=NULLPTR)
    1a00:	80 91 0b 01 	lds	r24, 0x010B
    1a04:	90 91 0c 01 	lds	r25, 0x010C
    1a08:	00 97       	sbiw	r24, 0x00	; 0
    1a0a:	29 f0       	breq	.+10     	; 0x1a16 <__vector_10+0x40>
	{
		TIMER0_CMP_Fptr();
    1a0c:	e0 91 0b 01 	lds	r30, 0x010B
    1a10:	f0 91 0c 01 	lds	r31, 0x010C
    1a14:	09 95       	icall
	}
}
    1a16:	cf 91       	pop	r28
    1a18:	df 91       	pop	r29
    1a1a:	ff 91       	pop	r31
    1a1c:	ef 91       	pop	r30
    1a1e:	bf 91       	pop	r27
    1a20:	af 91       	pop	r26
    1a22:	9f 91       	pop	r25
    1a24:	8f 91       	pop	r24
    1a26:	7f 91       	pop	r23
    1a28:	6f 91       	pop	r22
    1a2a:	5f 91       	pop	r21
    1a2c:	4f 91       	pop	r20
    1a2e:	3f 91       	pop	r19
    1a30:	2f 91       	pop	r18
    1a32:	0f 90       	pop	r0
    1a34:	0f be       	out	0x3f, r0	; 63
    1a36:	0f 90       	pop	r0
    1a38:	1f 90       	pop	r1
    1a3a:	18 95       	reti

00001a3c <__vector_5>:
ISR(TIMER2_OVF_vect)
{
    1a3c:	1f 92       	push	r1
    1a3e:	0f 92       	push	r0
    1a40:	0f b6       	in	r0, 0x3f	; 63
    1a42:	0f 92       	push	r0
    1a44:	11 24       	eor	r1, r1
    1a46:	2f 93       	push	r18
    1a48:	3f 93       	push	r19
    1a4a:	4f 93       	push	r20
    1a4c:	5f 93       	push	r21
    1a4e:	6f 93       	push	r22
    1a50:	7f 93       	push	r23
    1a52:	8f 93       	push	r24
    1a54:	9f 93       	push	r25
    1a56:	af 93       	push	r26
    1a58:	bf 93       	push	r27
    1a5a:	ef 93       	push	r30
    1a5c:	ff 93       	push	r31
    1a5e:	df 93       	push	r29
    1a60:	cf 93       	push	r28
    1a62:	cd b7       	in	r28, 0x3d	; 61
    1a64:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_OVF_Fptr!=NULLPTR)
    1a66:	80 91 0d 01 	lds	r24, 0x010D
    1a6a:	90 91 0e 01 	lds	r25, 0x010E
    1a6e:	00 97       	sbiw	r24, 0x00	; 0
    1a70:	29 f0       	breq	.+10     	; 0x1a7c <__vector_5+0x40>
	{
		TIMER2_OVF_Fptr();
    1a72:	e0 91 0d 01 	lds	r30, 0x010D
    1a76:	f0 91 0e 01 	lds	r31, 0x010E
    1a7a:	09 95       	icall
	}
}
    1a7c:	cf 91       	pop	r28
    1a7e:	df 91       	pop	r29
    1a80:	ff 91       	pop	r31
    1a82:	ef 91       	pop	r30
    1a84:	bf 91       	pop	r27
    1a86:	af 91       	pop	r26
    1a88:	9f 91       	pop	r25
    1a8a:	8f 91       	pop	r24
    1a8c:	7f 91       	pop	r23
    1a8e:	6f 91       	pop	r22
    1a90:	5f 91       	pop	r21
    1a92:	4f 91       	pop	r20
    1a94:	3f 91       	pop	r19
    1a96:	2f 91       	pop	r18
    1a98:	0f 90       	pop	r0
    1a9a:	0f be       	out	0x3f, r0	; 63
    1a9c:	0f 90       	pop	r0
    1a9e:	1f 90       	pop	r1
    1aa0:	18 95       	reti

00001aa2 <__vector_4>:
ISR(TIMER2_COMP_vect)
{
    1aa2:	1f 92       	push	r1
    1aa4:	0f 92       	push	r0
    1aa6:	0f b6       	in	r0, 0x3f	; 63
    1aa8:	0f 92       	push	r0
    1aaa:	11 24       	eor	r1, r1
    1aac:	2f 93       	push	r18
    1aae:	3f 93       	push	r19
    1ab0:	4f 93       	push	r20
    1ab2:	5f 93       	push	r21
    1ab4:	6f 93       	push	r22
    1ab6:	7f 93       	push	r23
    1ab8:	8f 93       	push	r24
    1aba:	9f 93       	push	r25
    1abc:	af 93       	push	r26
    1abe:	bf 93       	push	r27
    1ac0:	ef 93       	push	r30
    1ac2:	ff 93       	push	r31
    1ac4:	df 93       	push	r29
    1ac6:	cf 93       	push	r28
    1ac8:	cd b7       	in	r28, 0x3d	; 61
    1aca:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_CMP_Fptr!=NULLPTR)
    1acc:	80 91 0f 01 	lds	r24, 0x010F
    1ad0:	90 91 10 01 	lds	r25, 0x0110
    1ad4:	00 97       	sbiw	r24, 0x00	; 0
    1ad6:	29 f0       	breq	.+10     	; 0x1ae2 <__vector_4+0x40>
	{
		TIMER2_CMP_Fptr();
    1ad8:	e0 91 0f 01 	lds	r30, 0x010F
    1adc:	f0 91 10 01 	lds	r31, 0x0110
    1ae0:	09 95       	icall
	}
}
    1ae2:	cf 91       	pop	r28
    1ae4:	df 91       	pop	r29
    1ae6:	ff 91       	pop	r31
    1ae8:	ef 91       	pop	r30
    1aea:	bf 91       	pop	r27
    1aec:	af 91       	pop	r26
    1aee:	9f 91       	pop	r25
    1af0:	8f 91       	pop	r24
    1af2:	7f 91       	pop	r23
    1af4:	6f 91       	pop	r22
    1af6:	5f 91       	pop	r21
    1af8:	4f 91       	pop	r20
    1afa:	3f 91       	pop	r19
    1afc:	2f 91       	pop	r18
    1afe:	0f 90       	pop	r0
    1b00:	0f be       	out	0x3f, r0	; 63
    1b02:	0f 90       	pop	r0
    1b04:	1f 90       	pop	r1
    1b06:	18 95       	reti

00001b08 <__vector_9>:
ISR(TIMER1_OVF_vect)
{
    1b08:	1f 92       	push	r1
    1b0a:	0f 92       	push	r0
    1b0c:	0f b6       	in	r0, 0x3f	; 63
    1b0e:	0f 92       	push	r0
    1b10:	11 24       	eor	r1, r1
    1b12:	2f 93       	push	r18
    1b14:	3f 93       	push	r19
    1b16:	4f 93       	push	r20
    1b18:	5f 93       	push	r21
    1b1a:	6f 93       	push	r22
    1b1c:	7f 93       	push	r23
    1b1e:	8f 93       	push	r24
    1b20:	9f 93       	push	r25
    1b22:	af 93       	push	r26
    1b24:	bf 93       	push	r27
    1b26:	ef 93       	push	r30
    1b28:	ff 93       	push	r31
    1b2a:	df 93       	push	r29
    1b2c:	cf 93       	push	r28
    1b2e:	cd b7       	in	r28, 0x3d	; 61
    1b30:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OVF_Fptr!=NULLPTR)
    1b32:	80 91 11 01 	lds	r24, 0x0111
    1b36:	90 91 12 01 	lds	r25, 0x0112
    1b3a:	00 97       	sbiw	r24, 0x00	; 0
    1b3c:	29 f0       	breq	.+10     	; 0x1b48 <__vector_9+0x40>
	{
		Timer1_OVF_Fptr();
    1b3e:	e0 91 11 01 	lds	r30, 0x0111
    1b42:	f0 91 12 01 	lds	r31, 0x0112
    1b46:	09 95       	icall
	}
}
    1b48:	cf 91       	pop	r28
    1b4a:	df 91       	pop	r29
    1b4c:	ff 91       	pop	r31
    1b4e:	ef 91       	pop	r30
    1b50:	bf 91       	pop	r27
    1b52:	af 91       	pop	r26
    1b54:	9f 91       	pop	r25
    1b56:	8f 91       	pop	r24
    1b58:	7f 91       	pop	r23
    1b5a:	6f 91       	pop	r22
    1b5c:	5f 91       	pop	r21
    1b5e:	4f 91       	pop	r20
    1b60:	3f 91       	pop	r19
    1b62:	2f 91       	pop	r18
    1b64:	0f 90       	pop	r0
    1b66:	0f be       	out	0x3f, r0	; 63
    1b68:	0f 90       	pop	r0
    1b6a:	1f 90       	pop	r1
    1b6c:	18 95       	reti

00001b6e <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    1b6e:	1f 92       	push	r1
    1b70:	0f 92       	push	r0
    1b72:	0f b6       	in	r0, 0x3f	; 63
    1b74:	0f 92       	push	r0
    1b76:	11 24       	eor	r1, r1
    1b78:	2f 93       	push	r18
    1b7a:	3f 93       	push	r19
    1b7c:	4f 93       	push	r20
    1b7e:	5f 93       	push	r21
    1b80:	6f 93       	push	r22
    1b82:	7f 93       	push	r23
    1b84:	8f 93       	push	r24
    1b86:	9f 93       	push	r25
    1b88:	af 93       	push	r26
    1b8a:	bf 93       	push	r27
    1b8c:	ef 93       	push	r30
    1b8e:	ff 93       	push	r31
    1b90:	df 93       	push	r29
    1b92:	cf 93       	push	r28
    1b94:	cd b7       	in	r28, 0x3d	; 61
    1b96:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCA_Fptr!=NULLPTR)
    1b98:	80 91 13 01 	lds	r24, 0x0113
    1b9c:	90 91 14 01 	lds	r25, 0x0114
    1ba0:	00 97       	sbiw	r24, 0x00	; 0
    1ba2:	29 f0       	breq	.+10     	; 0x1bae <__vector_7+0x40>
	{
		Timer1_OCA_Fptr();
    1ba4:	e0 91 13 01 	lds	r30, 0x0113
    1ba8:	f0 91 14 01 	lds	r31, 0x0114
    1bac:	09 95       	icall
	}
}
    1bae:	cf 91       	pop	r28
    1bb0:	df 91       	pop	r29
    1bb2:	ff 91       	pop	r31
    1bb4:	ef 91       	pop	r30
    1bb6:	bf 91       	pop	r27
    1bb8:	af 91       	pop	r26
    1bba:	9f 91       	pop	r25
    1bbc:	8f 91       	pop	r24
    1bbe:	7f 91       	pop	r23
    1bc0:	6f 91       	pop	r22
    1bc2:	5f 91       	pop	r21
    1bc4:	4f 91       	pop	r20
    1bc6:	3f 91       	pop	r19
    1bc8:	2f 91       	pop	r18
    1bca:	0f 90       	pop	r0
    1bcc:	0f be       	out	0x3f, r0	; 63
    1bce:	0f 90       	pop	r0
    1bd0:	1f 90       	pop	r1
    1bd2:	18 95       	reti

00001bd4 <__vector_8>:
ISR(TIMER1_COMPB_vect)
{
    1bd4:	1f 92       	push	r1
    1bd6:	0f 92       	push	r0
    1bd8:	0f b6       	in	r0, 0x3f	; 63
    1bda:	0f 92       	push	r0
    1bdc:	11 24       	eor	r1, r1
    1bde:	2f 93       	push	r18
    1be0:	3f 93       	push	r19
    1be2:	4f 93       	push	r20
    1be4:	5f 93       	push	r21
    1be6:	6f 93       	push	r22
    1be8:	7f 93       	push	r23
    1bea:	8f 93       	push	r24
    1bec:	9f 93       	push	r25
    1bee:	af 93       	push	r26
    1bf0:	bf 93       	push	r27
    1bf2:	ef 93       	push	r30
    1bf4:	ff 93       	push	r31
    1bf6:	df 93       	push	r29
    1bf8:	cf 93       	push	r28
    1bfa:	cd b7       	in	r28, 0x3d	; 61
    1bfc:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCB_Fptr!=NULLPTR)
    1bfe:	80 91 15 01 	lds	r24, 0x0115
    1c02:	90 91 16 01 	lds	r25, 0x0116
    1c06:	00 97       	sbiw	r24, 0x00	; 0
    1c08:	29 f0       	breq	.+10     	; 0x1c14 <__vector_8+0x40>
	{
		Timer1_OCB_Fptr();
    1c0a:	e0 91 15 01 	lds	r30, 0x0115
    1c0e:	f0 91 16 01 	lds	r31, 0x0116
    1c12:	09 95       	icall
	}
}
    1c14:	cf 91       	pop	r28
    1c16:	df 91       	pop	r29
    1c18:	ff 91       	pop	r31
    1c1a:	ef 91       	pop	r30
    1c1c:	bf 91       	pop	r27
    1c1e:	af 91       	pop	r26
    1c20:	9f 91       	pop	r25
    1c22:	8f 91       	pop	r24
    1c24:	7f 91       	pop	r23
    1c26:	6f 91       	pop	r22
    1c28:	5f 91       	pop	r21
    1c2a:	4f 91       	pop	r20
    1c2c:	3f 91       	pop	r19
    1c2e:	2f 91       	pop	r18
    1c30:	0f 90       	pop	r0
    1c32:	0f be       	out	0x3f, r0	; 63
    1c34:	0f 90       	pop	r0
    1c36:	1f 90       	pop	r1
    1c38:	18 95       	reti

00001c3a <__vector_6>:
ISR(TIMER1_CAPT_vect)
{
    1c3a:	1f 92       	push	r1
    1c3c:	0f 92       	push	r0
    1c3e:	0f b6       	in	r0, 0x3f	; 63
    1c40:	0f 92       	push	r0
    1c42:	11 24       	eor	r1, r1
    1c44:	2f 93       	push	r18
    1c46:	3f 93       	push	r19
    1c48:	4f 93       	push	r20
    1c4a:	5f 93       	push	r21
    1c4c:	6f 93       	push	r22
    1c4e:	7f 93       	push	r23
    1c50:	8f 93       	push	r24
    1c52:	9f 93       	push	r25
    1c54:	af 93       	push	r26
    1c56:	bf 93       	push	r27
    1c58:	ef 93       	push	r30
    1c5a:	ff 93       	push	r31
    1c5c:	df 93       	push	r29
    1c5e:	cf 93       	push	r28
    1c60:	cd b7       	in	r28, 0x3d	; 61
    1c62:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_ICU_Fptr!=NULLPTR)
    1c64:	80 91 17 01 	lds	r24, 0x0117
    1c68:	90 91 18 01 	lds	r25, 0x0118
    1c6c:	00 97       	sbiw	r24, 0x00	; 0
    1c6e:	29 f0       	breq	.+10     	; 0x1c7a <__vector_6+0x40>
	{
		Timer1_ICU_Fptr();
    1c70:	e0 91 17 01 	lds	r30, 0x0117
    1c74:	f0 91 18 01 	lds	r31, 0x0118
    1c78:	09 95       	icall
	}
}
    1c7a:	cf 91       	pop	r28
    1c7c:	df 91       	pop	r29
    1c7e:	ff 91       	pop	r31
    1c80:	ef 91       	pop	r30
    1c82:	bf 91       	pop	r27
    1c84:	af 91       	pop	r26
    1c86:	9f 91       	pop	r25
    1c88:	8f 91       	pop	r24
    1c8a:	7f 91       	pop	r23
    1c8c:	6f 91       	pop	r22
    1c8e:	5f 91       	pop	r21
    1c90:	4f 91       	pop	r20
    1c92:	3f 91       	pop	r19
    1c94:	2f 91       	pop	r18
    1c96:	0f 90       	pop	r0
    1c98:	0f be       	out	0x3f, r0	; 63
    1c9a:	0f 90       	pop	r0
    1c9c:	1f 90       	pop	r1
    1c9e:	18 95       	reti

00001ca0 <PWM_Init>:

/*****************************************************************************************/

/**********************************************PWM*********************************************************/
void PWM_Init(void)
{
    1ca0:	df 93       	push	r29
    1ca2:	cf 93       	push	r28
    1ca4:	cd b7       	in	r28, 0x3d	; 61
    1ca6:	de b7       	in	r29, 0x3e	; 62

	Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_DISCONNECTED);
    1ca8:	83 e0       	ldi	r24, 0x03	; 3
    1caa:	62 e0       	ldi	r22, 0x02	; 2
    1cac:	42 e0       	ldi	r20, 0x02	; 2
    1cae:	20 e0       	ldi	r18, 0x00	; 0
    1cb0:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>

}
    1cb4:	cf 91       	pop	r28
    1cb6:	df 91       	pop	r29
    1cb8:	08 95       	ret

00001cba <PWM_Freq_KHZ_>:

void PWM_Freq_KHZ_(uint16 freq)
{
    1cba:	df 93       	push	r29
    1cbc:	cf 93       	push	r28
    1cbe:	00 d0       	rcall	.+0      	; 0x1cc0 <PWM_Freq_KHZ_+0x6>
    1cc0:	cd b7       	in	r28, 0x3d	; 61
    1cc2:	de b7       	in	r29, 0x3e	; 62
    1cc4:	9a 83       	std	Y+2, r25	; 0x02
    1cc6:	89 83       	std	Y+1, r24	; 0x01

	}
#else
#warning "FCPU MUST TO BE 8 MHZ"
#endif
}
    1cc8:	0f 90       	pop	r0
    1cca:	0f 90       	pop	r0
    1ccc:	cf 91       	pop	r28
    1cce:	df 91       	pop	r29
    1cd0:	08 95       	ret

00001cd2 <PWM_Freq_HZ>:
void PWM_Freq_HZ(uint16 freq)
{
    1cd2:	df 93       	push	r29
    1cd4:	cf 93       	push	r28
    1cd6:	00 d0       	rcall	.+0      	; 0x1cd8 <PWM_Freq_HZ+0x6>
    1cd8:	cd b7       	in	r28, 0x3d	; 61
    1cda:	de b7       	in	r29, 0x3e	; 62
    1cdc:	9a 83       	std	Y+2, r25	; 0x02
    1cde:	89 83       	std	Y+1, r24	; 0x01
#else
#warning "FCPU MUST TO BE 8 MHZ"
#endif


}
    1ce0:	0f 90       	pop	r0
    1ce2:	0f 90       	pop	r0
    1ce4:	cf 91       	pop	r28
    1ce6:	df 91       	pop	r29
    1ce8:	08 95       	ret

00001cea <AnalogWrite>:
void AnalogWrite(enAnalogPin_t enAnalogPin,uint16 value )
{
    1cea:	df 93       	push	r29
    1cec:	cf 93       	push	r28
    1cee:	00 d0       	rcall	.+0      	; 0x1cf0 <AnalogWrite+0x6>
    1cf0:	00 d0       	rcall	.+0      	; 0x1cf2 <AnalogWrite+0x8>
    1cf2:	0f 92       	push	r0
    1cf4:	cd b7       	in	r28, 0x3d	; 61
    1cf6:	de b7       	in	r29, 0x3e	; 62
    1cf8:	89 83       	std	Y+1, r24	; 0x01
    1cfa:	7b 83       	std	Y+3, r23	; 0x03
    1cfc:	6a 83       	std	Y+2, r22	; 0x02
	static uint8 inital0=0;
	static uint8 inital1b=0;
	static uint8 inital1a=0;
	static uint8 inital2=0;

	switch(enAnalogPin)
    1cfe:	89 81       	ldd	r24, Y+1	; 0x01
    1d00:	28 2f       	mov	r18, r24
    1d02:	30 e0       	ldi	r19, 0x00	; 0
    1d04:	3d 83       	std	Y+5, r19	; 0x05
    1d06:	2c 83       	std	Y+4, r18	; 0x04
    1d08:	8c 81       	ldd	r24, Y+4	; 0x04
    1d0a:	9d 81       	ldd	r25, Y+5	; 0x05
    1d0c:	81 30       	cpi	r24, 0x01	; 1
    1d0e:	91 05       	cpc	r25, r1
    1d10:	39 f1       	breq	.+78     	; 0x1d60 <AnalogWrite+0x76>
    1d12:	2c 81       	ldd	r18, Y+4	; 0x04
    1d14:	3d 81       	ldd	r19, Y+5	; 0x05
    1d16:	22 30       	cpi	r18, 0x02	; 2
    1d18:	31 05       	cpc	r19, r1
    1d1a:	2c f4       	brge	.+10     	; 0x1d26 <AnalogWrite+0x3c>
    1d1c:	8c 81       	ldd	r24, Y+4	; 0x04
    1d1e:	9d 81       	ldd	r25, Y+5	; 0x05
    1d20:	00 97       	sbiw	r24, 0x00	; 0
    1d22:	69 f0       	breq	.+26     	; 0x1d3e <AnalogWrite+0x54>
    1d24:	63 c0       	rjmp	.+198    	; 0x1dec <AnalogWrite+0x102>
    1d26:	2c 81       	ldd	r18, Y+4	; 0x04
    1d28:	3d 81       	ldd	r19, Y+5	; 0x05
    1d2a:	22 30       	cpi	r18, 0x02	; 2
    1d2c:	31 05       	cpc	r19, r1
    1d2e:	99 f1       	breq	.+102    	; 0x1d96 <AnalogWrite+0xac>
    1d30:	8c 81       	ldd	r24, Y+4	; 0x04
    1d32:	9d 81       	ldd	r25, Y+5	; 0x05
    1d34:	83 30       	cpi	r24, 0x03	; 3
    1d36:	91 05       	cpc	r25, r1
    1d38:	09 f4       	brne	.+2      	; 0x1d3c <AnalogWrite+0x52>
    1d3a:	48 c0       	rjmp	.+144    	; 0x1dcc <AnalogWrite+0xe2>
    1d3c:	57 c0       	rjmp	.+174    	; 0x1dec <AnalogWrite+0x102>
	{
	case OCO_PB3:
		if(inital0==0)
    1d3e:	80 91 1c 01 	lds	r24, 0x011C
    1d42:	88 23       	and	r24, r24
    1d44:	29 f4       	brne	.+10     	; 0x1d50 <AnalogWrite+0x66>
			TIMER0_Init(TIMER0_FASTPWM_MODE, TIMER0_SCALER_8, OCO_NON_INVERTING);
    1d46:	83 e0       	ldi	r24, 0x03	; 3
    1d48:	62 e0       	ldi	r22, 0x02	; 2
    1d4a:	42 e0       	ldi	r20, 0x02	; 2
    1d4c:	0e 94 1a 07 	call	0xe34	; 0xe34 <TIMER0_Init>
		OCR0=value;
    1d50:	ec e5       	ldi	r30, 0x5C	; 92
    1d52:	f0 e0       	ldi	r31, 0x00	; 0
    1d54:	8a 81       	ldd	r24, Y+2	; 0x02
    1d56:	80 83       	st	Z, r24
		inital0=1;
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	80 93 1c 01 	sts	0x011C, r24
    1d5e:	46 c0       	rjmp	.+140    	; 0x1dec <AnalogWrite+0x102>
		break;
	case OC1B_PD4:
		if(inital1b==0)
    1d60:	80 91 1b 01 	lds	r24, 0x011B
    1d64:	88 23       	and	r24, r24
    1d66:	31 f4       	brne	.+12     	; 0x1d74 <AnalogWrite+0x8a>
			Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_NON_INVERTING);
    1d68:	83 e0       	ldi	r24, 0x03	; 3
    1d6a:	62 e0       	ldi	r22, 0x02	; 2
    1d6c:	42 e0       	ldi	r20, 0x02	; 2
    1d6e:	22 e0       	ldi	r18, 0x02	; 2
    1d70:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>
		ICR1L=255;
    1d74:	e6 e4       	ldi	r30, 0x46	; 70
    1d76:	f0 e0       	ldi	r31, 0x00	; 0
    1d78:	8f ef       	ldi	r24, 0xFF	; 255
    1d7a:	80 83       	st	Z, r24
		ICR1H=0;
    1d7c:	e7 e4       	ldi	r30, 0x47	; 71
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	10 82       	st	Z, r1
		OCR1B=value;
    1d82:	e8 e4       	ldi	r30, 0x48	; 72
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	8a 81       	ldd	r24, Y+2	; 0x02
    1d88:	9b 81       	ldd	r25, Y+3	; 0x03
    1d8a:	91 83       	std	Z+1, r25	; 0x01
    1d8c:	80 83       	st	Z, r24
		inital1b=1;
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	80 93 1b 01 	sts	0x011B, r24
    1d94:	2b c0       	rjmp	.+86     	; 0x1dec <AnalogWrite+0x102>
		break;
	case OC1A_PD5:
		if(inital1a==0)
    1d96:	80 91 1a 01 	lds	r24, 0x011A
    1d9a:	88 23       	and	r24, r24
    1d9c:	31 f4       	brne	.+12     	; 0x1daa <AnalogWrite+0xc0>
			Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_NON_INVERTING);
    1d9e:	83 e0       	ldi	r24, 0x03	; 3
    1da0:	62 e0       	ldi	r22, 0x02	; 2
    1da2:	42 e0       	ldi	r20, 0x02	; 2
    1da4:	22 e0       	ldi	r18, 0x02	; 2
    1da6:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>
		ICR1L=255;
    1daa:	e6 e4       	ldi	r30, 0x46	; 70
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	8f ef       	ldi	r24, 0xFF	; 255
    1db0:	80 83       	st	Z, r24
		ICR1H=0;
    1db2:	e7 e4       	ldi	r30, 0x47	; 71
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	10 82       	st	Z, r1
		OCR1A=value;
    1db8:	ea e4       	ldi	r30, 0x4A	; 74
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1dbe:	9b 81       	ldd	r25, Y+3	; 0x03
    1dc0:	91 83       	std	Z+1, r25	; 0x01
    1dc2:	80 83       	st	Z, r24
		inital1a=1;
    1dc4:	81 e0       	ldi	r24, 0x01	; 1
    1dc6:	80 93 1a 01 	sts	0x011A, r24
    1dca:	10 c0       	rjmp	.+32     	; 0x1dec <AnalogWrite+0x102>
		break;
	case OC2_PD7:
		if(inital2==0)
    1dcc:	80 91 19 01 	lds	r24, 0x0119
    1dd0:	88 23       	and	r24, r24
    1dd2:	29 f4       	brne	.+10     	; 0x1dde <AnalogWrite+0xf4>
		{
			TIMER2_Init(TIMER2_FASTPWM_MODE, TIMER2_SCALER_8, OC2_NON_INVERTING);
    1dd4:	83 e0       	ldi	r24, 0x03	; 3
    1dd6:	62 e0       	ldi	r22, 0x02	; 2
    1dd8:	42 e0       	ldi	r20, 0x02	; 2
    1dda:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <TIMER2_Init>

		}
		OCR2=value;
    1dde:	e3 e4       	ldi	r30, 0x43	; 67
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	8a 81       	ldd	r24, Y+2	; 0x02
    1de4:	80 83       	st	Z, r24
		inital2=1;
    1de6:	81 e0       	ldi	r24, 0x01	; 1
    1de8:	80 93 19 01 	sts	0x0119, r24
		break;

	}

}
    1dec:	0f 90       	pop	r0
    1dee:	0f 90       	pop	r0
    1df0:	0f 90       	pop	r0
    1df2:	0f 90       	pop	r0
    1df4:	0f 90       	pop	r0
    1df6:	cf 91       	pop	r28
    1df8:	df 91       	pop	r29
    1dfa:	08 95       	ret

00001dfc <PWM_Duty>:

void PWM_Duty(uint16 duty)
{
    1dfc:	ef 92       	push	r14
    1dfe:	ff 92       	push	r15
    1e00:	0f 93       	push	r16
    1e02:	1f 93       	push	r17
    1e04:	df 93       	push	r29
    1e06:	cf 93       	push	r28
    1e08:	00 d0       	rcall	.+0      	; 0x1e0a <PWM_Duty+0xe>
    1e0a:	00 d0       	rcall	.+0      	; 0x1e0c <PWM_Duty+0x10>
    1e0c:	cd b7       	in	r28, 0x3d	; 61
    1e0e:	de b7       	in	r29, 0x3e	; 62
    1e10:	9c 83       	std	Y+4, r25	; 0x04
    1e12:	8b 83       	std	Y+3, r24	; 0x03
	if (duty<=100)
    1e14:	8b 81       	ldd	r24, Y+3	; 0x03
    1e16:	9c 81       	ldd	r25, Y+4	; 0x04
    1e18:	85 36       	cpi	r24, 0x65	; 101
    1e1a:	91 05       	cpc	r25, r1
    1e1c:	80 f5       	brcc	.+96     	; 0x1e7e <PWM_Duty+0x82>
	{
		uint16 Ton=((uint32)duty*(ICR1+1))/100;
    1e1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e20:	9c 81       	ldd	r25, Y+4	; 0x04
    1e22:	7c 01       	movw	r14, r24
    1e24:	00 e0       	ldi	r16, 0x00	; 0
    1e26:	10 e0       	ldi	r17, 0x00	; 0
    1e28:	e6 e4       	ldi	r30, 0x46	; 70
    1e2a:	f0 e0       	ldi	r31, 0x00	; 0
    1e2c:	80 81       	ld	r24, Z
    1e2e:	91 81       	ldd	r25, Z+1	; 0x01
    1e30:	01 96       	adiw	r24, 0x01	; 1
    1e32:	9c 01       	movw	r18, r24
    1e34:	40 e0       	ldi	r20, 0x00	; 0
    1e36:	50 e0       	ldi	r21, 0x00	; 0
    1e38:	c8 01       	movw	r24, r16
    1e3a:	b7 01       	movw	r22, r14
    1e3c:	0e 94 a9 20 	call	0x4152	; 0x4152 <__mulsi3>
    1e40:	dc 01       	movw	r26, r24
    1e42:	cb 01       	movw	r24, r22
    1e44:	24 e6       	ldi	r18, 0x64	; 100
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	40 e0       	ldi	r20, 0x00	; 0
    1e4a:	50 e0       	ldi	r21, 0x00	; 0
    1e4c:	bc 01       	movw	r22, r24
    1e4e:	cd 01       	movw	r24, r26
    1e50:	0e 94 ef 20 	call	0x41de	; 0x41de <__udivmodsi4>
    1e54:	da 01       	movw	r26, r20
    1e56:	c9 01       	movw	r24, r18
    1e58:	9a 83       	std	Y+2, r25	; 0x02
    1e5a:	89 83       	std	Y+1, r24	; 0x01
		if (Ton>1)
    1e5c:	89 81       	ldd	r24, Y+1	; 0x01
    1e5e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e60:	82 30       	cpi	r24, 0x02	; 2
    1e62:	91 05       	cpc	r25, r1
    1e64:	40 f0       	brcs	.+16     	; 0x1e76 <PWM_Duty+0x7a>
		{
			OCR1A=Ton-1;
    1e66:	ea e4       	ldi	r30, 0x4A	; 74
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	89 81       	ldd	r24, Y+1	; 0x01
    1e6c:	9a 81       	ldd	r25, Y+2	; 0x02
    1e6e:	01 97       	sbiw	r24, 0x01	; 1
    1e70:	91 83       	std	Z+1, r25	; 0x01
    1e72:	80 83       	st	Z, r24
    1e74:	04 c0       	rjmp	.+8      	; 0x1e7e <PWM_Duty+0x82>
		}
		else
			OCR1A=0;
    1e76:	ea e4       	ldi	r30, 0x4A	; 74
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	11 82       	std	Z+1, r1	; 0x01
    1e7c:	10 82       	st	Z, r1
	}
}
    1e7e:	0f 90       	pop	r0
    1e80:	0f 90       	pop	r0
    1e82:	0f 90       	pop	r0
    1e84:	0f 90       	pop	r0
    1e86:	cf 91       	pop	r28
    1e88:	df 91       	pop	r29
    1e8a:	1f 91       	pop	r17
    1e8c:	0f 91       	pop	r16
    1e8e:	ff 90       	pop	r15
    1e90:	ef 90       	pop	r14
    1e92:	08 95       	ret

00001e94 <Timer1_SetInterruptTime_us>:
/******************************************Set Interrupt Time******************************************************/

void Timer1_SetInterruptTime_us (uint32 time,void(*LocalFptr)(void))
{
    1e94:	df 93       	push	r29
    1e96:	cf 93       	push	r28
    1e98:	00 d0       	rcall	.+0      	; 0x1e9a <Timer1_SetInterruptTime_us+0x6>
    1e9a:	00 d0       	rcall	.+0      	; 0x1e9c <Timer1_SetInterruptTime_us+0x8>
    1e9c:	00 d0       	rcall	.+0      	; 0x1e9e <Timer1_SetInterruptTime_us+0xa>
    1e9e:	cd b7       	in	r28, 0x3d	; 61
    1ea0:	de b7       	in	r29, 0x3e	; 62
    1ea2:	69 83       	std	Y+1, r22	; 0x01
    1ea4:	7a 83       	std	Y+2, r23	; 0x02
    1ea6:	8b 83       	std	Y+3, r24	; 0x03
    1ea8:	9c 83       	std	Y+4, r25	; 0x04
    1eaa:	5e 83       	std	Y+6, r21	; 0x06
    1eac:	4d 83       	std	Y+5, r20	; 0x05
	Timer1_reload(0);
    1eae:	80 e0       	ldi	r24, 0x00	; 0
    1eb0:	90 e0       	ldi	r25, 0x00	; 0
    1eb2:	0e 94 c0 0b 	call	0x1780	; 0x1780 <Timer1_reload>
	Timer1_Init(TIMER1_CTC_OCRA_TOP_MODE,TIMER1_SCALER_8,OCRA_DISCONNECTED,OCRB_DISCONNECTED);
    1eb6:	82 e0       	ldi	r24, 0x02	; 2
    1eb8:	62 e0       	ldi	r22, 0x02	; 2
    1eba:	40 e0       	ldi	r20, 0x00	; 0
    1ebc:	20 e0       	ldi	r18, 0x00	; 0
    1ebe:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>
	OCR1A=((uint32)(time*1))-1;//us
    1ec2:	ea e4       	ldi	r30, 0x4A	; 74
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	89 81       	ldd	r24, Y+1	; 0x01
    1ec8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eca:	01 97       	sbiw	r24, 0x01	; 1
    1ecc:	91 83       	std	Z+1, r25	; 0x01
    1ece:	80 83       	st	Z, r24
	Timer1_OCA_SetCallBack(LocalFptr);
    1ed0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ed2:	9e 81       	ldd	r25, Y+6	; 0x06
    1ed4:	0e 94 b5 0c 	call	0x196a	; 0x196a <Timer1_OCA_SetCallBack>
	Timer1_OCA_InterruptEnable();
    1ed8:	0e 94 6b 0c 	call	0x18d6	; 0x18d6 <Timer1_OCA_InterruptEnable>

}
    1edc:	26 96       	adiw	r28, 0x06	; 6
    1ede:	0f b6       	in	r0, 0x3f	; 63
    1ee0:	f8 94       	cli
    1ee2:	de bf       	out	0x3e, r29	; 62
    1ee4:	0f be       	out	0x3f, r0	; 63
    1ee6:	cd bf       	out	0x3d, r28	; 61
    1ee8:	cf 91       	pop	r28
    1eea:	df 91       	pop	r29
    1eec:	08 95       	ret

00001eee <GPIO_init_pin>:
	         -> GPIO_OUTPUT
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 **********************************************************************/
GPIO_error_t GPIO_init_pin(uint8 reg, uint8 pin, uint8 dir) {
    1eee:	df 93       	push	r29
    1ef0:	cf 93       	push	r28
    1ef2:	00 d0       	rcall	.+0      	; 0x1ef4 <GPIO_init_pin+0x6>
    1ef4:	00 d0       	rcall	.+0      	; 0x1ef6 <GPIO_init_pin+0x8>
    1ef6:	cd b7       	in	r28, 0x3d	; 61
    1ef8:	de b7       	in	r29, 0x3e	; 62
    1efa:	8a 83       	std	Y+2, r24	; 0x02
    1efc:	6b 83       	std	Y+3, r22	; 0x03
    1efe:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    1f00:	81 e0       	ldi	r24, 0x01	; 1
    1f02:	89 83       	std	Y+1, r24	; 0x01
	if ((GPIO_OUTPUT == dir||GPIO_INPUT == dir)
    1f04:	8c 81       	ldd	r24, Y+4	; 0x04
    1f06:	81 30       	cpi	r24, 0x01	; 1
    1f08:	19 f0       	breq	.+6      	; 0x1f10 <GPIO_init_pin+0x22>
    1f0a:	8c 81       	ldd	r24, Y+4	; 0x04
    1f0c:	88 23       	and	r24, r24
    1f0e:	c9 f5       	brne	.+114    	; 0x1f82 <GPIO_init_pin+0x94>
    1f10:	8b 81       	ldd	r24, Y+3	; 0x03
    1f12:	88 30       	cpi	r24, 0x08	; 8
    1f14:	b0 f5       	brcc	.+108    	; 0x1f82 <GPIO_init_pin+0x94>
    1f16:	8a 81       	ldd	r24, Y+2	; 0x02
    1f18:	84 30       	cpi	r24, 0x04	; 4
    1f1a:	98 f5       	brcc	.+102    	; 0x1f82 <GPIO_init_pin+0x94>
			&&(pin<=7)
			&&(reg<=3)
	)
	{
		WRITE_BIT(*registers_dir[reg], pin , dir);
    1f1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f1e:	88 2f       	mov	r24, r24
    1f20:	90 e0       	ldi	r25, 0x00	; 0
    1f22:	88 0f       	add	r24, r24
    1f24:	99 1f       	adc	r25, r25
    1f26:	fc 01       	movw	r30, r24
    1f28:	eb 57       	subi	r30, 0x7B	; 123
    1f2a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f2c:	a0 81       	ld	r26, Z
    1f2e:	b1 81       	ldd	r27, Z+1	; 0x01
    1f30:	8a 81       	ldd	r24, Y+2	; 0x02
    1f32:	88 2f       	mov	r24, r24
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	88 0f       	add	r24, r24
    1f38:	99 1f       	adc	r25, r25
    1f3a:	fc 01       	movw	r30, r24
    1f3c:	eb 57       	subi	r30, 0x7B	; 123
    1f3e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f40:	01 90       	ld	r0, Z+
    1f42:	f0 81       	ld	r31, Z
    1f44:	e0 2d       	mov	r30, r0
    1f46:	80 81       	ld	r24, Z
    1f48:	48 2f       	mov	r20, r24
    1f4a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f4c:	28 2f       	mov	r18, r24
    1f4e:	30 e0       	ldi	r19, 0x00	; 0
    1f50:	81 e0       	ldi	r24, 0x01	; 1
    1f52:	90 e0       	ldi	r25, 0x00	; 0
    1f54:	02 c0       	rjmp	.+4      	; 0x1f5a <GPIO_init_pin+0x6c>
    1f56:	88 0f       	add	r24, r24
    1f58:	99 1f       	adc	r25, r25
    1f5a:	2a 95       	dec	r18
    1f5c:	e2 f7       	brpl	.-8      	; 0x1f56 <GPIO_init_pin+0x68>
    1f5e:	80 95       	com	r24
    1f60:	48 23       	and	r20, r24
    1f62:	8c 81       	ldd	r24, Y+4	; 0x04
    1f64:	28 2f       	mov	r18, r24
    1f66:	30 e0       	ldi	r19, 0x00	; 0
    1f68:	8b 81       	ldd	r24, Y+3	; 0x03
    1f6a:	88 2f       	mov	r24, r24
    1f6c:	90 e0       	ldi	r25, 0x00	; 0
    1f6e:	b9 01       	movw	r22, r18
    1f70:	02 c0       	rjmp	.+4      	; 0x1f76 <GPIO_init_pin+0x88>
    1f72:	66 0f       	add	r22, r22
    1f74:	77 1f       	adc	r23, r23
    1f76:	8a 95       	dec	r24
    1f78:	e2 f7       	brpl	.-8      	; 0x1f72 <GPIO_init_pin+0x84>
    1f7a:	cb 01       	movw	r24, r22
    1f7c:	84 2b       	or	r24, r20
    1f7e:	8c 93       	st	X, r24
    1f80:	02 c0       	rjmp	.+4      	; 0x1f86 <GPIO_init_pin+0x98>
	}
	else
	{

		state=F_PASS;
    1f82:	82 e0       	ldi	r24, 0x02	; 2
    1f84:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    1f86:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f88:	0f 90       	pop	r0
    1f8a:	0f 90       	pop	r0
    1f8c:	0f 90       	pop	r0
    1f8e:	0f 90       	pop	r0
    1f90:	cf 91       	pop	r28
    1f92:	df 91       	pop	r29
    1f94:	08 95       	ret

00001f96 <GPIO_init_port>:
example:
		GPIO_init_port(GPIO_A,0x0f);
		DDRA |=0x0f; 0bxxxx 1111
************************************************************/

void GPIO_init_port(uint8 reg, uint8 val) {
    1f96:	df 93       	push	r29
    1f98:	cf 93       	push	r28
    1f9a:	00 d0       	rcall	.+0      	; 0x1f9c <GPIO_init_port+0x6>
    1f9c:	cd b7       	in	r28, 0x3d	; 61
    1f9e:	de b7       	in	r29, 0x3e	; 62
    1fa0:	89 83       	std	Y+1, r24	; 0x01
    1fa2:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_dir[reg],val) ;
    1fa4:	89 81       	ldd	r24, Y+1	; 0x01
    1fa6:	88 2f       	mov	r24, r24
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	88 0f       	add	r24, r24
    1fac:	99 1f       	adc	r25, r25
    1fae:	fc 01       	movw	r30, r24
    1fb0:	eb 57       	subi	r30, 0x7B	; 123
    1fb2:	ff 4f       	sbci	r31, 0xFF	; 255
    1fb4:	01 90       	ld	r0, Z+
    1fb6:	f0 81       	ld	r31, Z
    1fb8:	e0 2d       	mov	r30, r0
    1fba:	8a 81       	ldd	r24, Y+2	; 0x02
    1fbc:	80 83       	st	Z, r24

}
    1fbe:	0f 90       	pop	r0
    1fc0:	0f 90       	pop	r0
    1fc2:	cf 91       	pop	r28
    1fc4:	df 91       	pop	r29
    1fc6:	08 95       	ret

00001fc8 <GPIO_init_port_mask>:
void GPIO_init_port_mask(uint8 reg, uint8 val)
{
    1fc8:	df 93       	push	r29
    1fca:	cf 93       	push	r28
    1fcc:	00 d0       	rcall	.+0      	; 0x1fce <GPIO_init_port_mask+0x6>
    1fce:	cd b7       	in	r28, 0x3d	; 61
    1fd0:	de b7       	in	r29, 0x3e	; 62
    1fd2:	89 83       	std	Y+1, r24	; 0x01
    1fd4:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_dir[reg], val);
    1fd6:	89 81       	ldd	r24, Y+1	; 0x01
    1fd8:	88 2f       	mov	r24, r24
    1fda:	90 e0       	ldi	r25, 0x00	; 0
    1fdc:	88 0f       	add	r24, r24
    1fde:	99 1f       	adc	r25, r25
    1fe0:	fc 01       	movw	r30, r24
    1fe2:	eb 57       	subi	r30, 0x7B	; 123
    1fe4:	ff 4f       	sbci	r31, 0xFF	; 255
    1fe6:	a0 81       	ld	r26, Z
    1fe8:	b1 81       	ldd	r27, Z+1	; 0x01
    1fea:	89 81       	ldd	r24, Y+1	; 0x01
    1fec:	88 2f       	mov	r24, r24
    1fee:	90 e0       	ldi	r25, 0x00	; 0
    1ff0:	88 0f       	add	r24, r24
    1ff2:	99 1f       	adc	r25, r25
    1ff4:	fc 01       	movw	r30, r24
    1ff6:	eb 57       	subi	r30, 0x7B	; 123
    1ff8:	ff 4f       	sbci	r31, 0xFF	; 255
    1ffa:	01 90       	ld	r0, Z+
    1ffc:	f0 81       	ld	r31, Z
    1ffe:	e0 2d       	mov	r30, r0
    2000:	90 81       	ld	r25, Z
    2002:	8a 81       	ldd	r24, Y+2	; 0x02
    2004:	89 2b       	or	r24, r25
    2006:	8c 93       	st	X, r24
}
    2008:	0f 90       	pop	r0
    200a:	0f 90       	pop	r0
    200c:	cf 91       	pop	r28
    200e:	df 91       	pop	r29
    2010:	08 95       	ret

00002012 <GPIO_write_pin>:
	         -> LOW
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 */
GPIO_error_t GPIO_write_pin(uint8 reg, uint8 pin, uint8 val) {
    2012:	df 93       	push	r29
    2014:	cf 93       	push	r28
    2016:	00 d0       	rcall	.+0      	; 0x2018 <GPIO_write_pin+0x6>
    2018:	00 d0       	rcall	.+0      	; 0x201a <GPIO_write_pin+0x8>
    201a:	cd b7       	in	r28, 0x3d	; 61
    201c:	de b7       	in	r29, 0x3e	; 62
    201e:	8a 83       	std	Y+2, r24	; 0x02
    2020:	6b 83       	std	Y+3, r22	; 0x03
    2022:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS ;
    2024:	81 e0       	ldi	r24, 0x01	; 1
    2026:	89 83       	std	Y+1, r24	; 0x01
	if ((HIGH == val||(LOW == val))&&(pin<=MAX_PINS)) {
    2028:	8c 81       	ldd	r24, Y+4	; 0x04
    202a:	81 30       	cpi	r24, 0x01	; 1
    202c:	19 f0       	breq	.+6      	; 0x2034 <GPIO_write_pin+0x22>
    202e:	8c 81       	ldd	r24, Y+4	; 0x04
    2030:	88 23       	and	r24, r24
    2032:	b1 f5       	brne	.+108    	; 0x20a0 <GPIO_write_pin+0x8e>
    2034:	8b 81       	ldd	r24, Y+3	; 0x03
    2036:	88 30       	cpi	r24, 0x08	; 8
    2038:	98 f5       	brcc	.+102    	; 0x20a0 <GPIO_write_pin+0x8e>
		WRITE_BIT(*registers_data[reg], pin , val);
    203a:	8a 81       	ldd	r24, Y+2	; 0x02
    203c:	88 2f       	mov	r24, r24
    203e:	90 e0       	ldi	r25, 0x00	; 0
    2040:	88 0f       	add	r24, r24
    2042:	99 1f       	adc	r25, r25
    2044:	fc 01       	movw	r30, r24
    2046:	e3 57       	subi	r30, 0x73	; 115
    2048:	ff 4f       	sbci	r31, 0xFF	; 255
    204a:	a0 81       	ld	r26, Z
    204c:	b1 81       	ldd	r27, Z+1	; 0x01
    204e:	8a 81       	ldd	r24, Y+2	; 0x02
    2050:	88 2f       	mov	r24, r24
    2052:	90 e0       	ldi	r25, 0x00	; 0
    2054:	88 0f       	add	r24, r24
    2056:	99 1f       	adc	r25, r25
    2058:	fc 01       	movw	r30, r24
    205a:	e3 57       	subi	r30, 0x73	; 115
    205c:	ff 4f       	sbci	r31, 0xFF	; 255
    205e:	01 90       	ld	r0, Z+
    2060:	f0 81       	ld	r31, Z
    2062:	e0 2d       	mov	r30, r0
    2064:	80 81       	ld	r24, Z
    2066:	48 2f       	mov	r20, r24
    2068:	8b 81       	ldd	r24, Y+3	; 0x03
    206a:	28 2f       	mov	r18, r24
    206c:	30 e0       	ldi	r19, 0x00	; 0
    206e:	81 e0       	ldi	r24, 0x01	; 1
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	02 c0       	rjmp	.+4      	; 0x2078 <GPIO_write_pin+0x66>
    2074:	88 0f       	add	r24, r24
    2076:	99 1f       	adc	r25, r25
    2078:	2a 95       	dec	r18
    207a:	e2 f7       	brpl	.-8      	; 0x2074 <GPIO_write_pin+0x62>
    207c:	80 95       	com	r24
    207e:	48 23       	and	r20, r24
    2080:	8c 81       	ldd	r24, Y+4	; 0x04
    2082:	28 2f       	mov	r18, r24
    2084:	30 e0       	ldi	r19, 0x00	; 0
    2086:	8b 81       	ldd	r24, Y+3	; 0x03
    2088:	88 2f       	mov	r24, r24
    208a:	90 e0       	ldi	r25, 0x00	; 0
    208c:	b9 01       	movw	r22, r18
    208e:	02 c0       	rjmp	.+4      	; 0x2094 <GPIO_write_pin+0x82>
    2090:	66 0f       	add	r22, r22
    2092:	77 1f       	adc	r23, r23
    2094:	8a 95       	dec	r24
    2096:	e2 f7       	brpl	.-8      	; 0x2090 <GPIO_write_pin+0x7e>
    2098:	cb 01       	movw	r24, r22
    209a:	84 2b       	or	r24, r20
    209c:	8c 93       	st	X, r24
    209e:	02 c0       	rjmp	.+4      	; 0x20a4 <GPIO_write_pin+0x92>
	}
	else
	{
		state = F_PASS;
    20a0:	82 e0       	ldi	r24, 0x02	; 2
    20a2:	89 83       	std	Y+1, r24	; 0x01
	}

	return state;
    20a4:	89 81       	ldd	r24, Y+1	; 0x01
}
    20a6:	0f 90       	pop	r0
    20a8:	0f 90       	pop	r0
    20aa:	0f 90       	pop	r0
    20ac:	0f 90       	pop	r0
    20ae:	cf 91       	pop	r28
    20b0:	df 91       	pop	r29
    20b2:	08 95       	ret

000020b4 <GPIO_write_port>:
 * Func : write_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
	   : val -> PORT_HIGH
	         -> PORT_LOW
 */
void GPIO_write_port(uint8 reg, uint8 val) {
    20b4:	df 93       	push	r29
    20b6:	cf 93       	push	r28
    20b8:	00 d0       	rcall	.+0      	; 0x20ba <GPIO_write_port+0x6>
    20ba:	cd b7       	in	r28, 0x3d	; 61
    20bc:	de b7       	in	r29, 0x3e	; 62
    20be:	89 83       	std	Y+1, r24	; 0x01
    20c0:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_data[reg], val);
    20c2:	89 81       	ldd	r24, Y+1	; 0x01
    20c4:	88 2f       	mov	r24, r24
    20c6:	90 e0       	ldi	r25, 0x00	; 0
    20c8:	88 0f       	add	r24, r24
    20ca:	99 1f       	adc	r25, r25
    20cc:	fc 01       	movw	r30, r24
    20ce:	e3 57       	subi	r30, 0x73	; 115
    20d0:	ff 4f       	sbci	r31, 0xFF	; 255
    20d2:	01 90       	ld	r0, Z+
    20d4:	f0 81       	ld	r31, Z
    20d6:	e0 2d       	mov	r30, r0
    20d8:	8a 81       	ldd	r24, Y+2	; 0x02
    20da:	80 83       	st	Z, r24

}
    20dc:	0f 90       	pop	r0
    20de:	0f 90       	pop	r0
    20e0:	cf 91       	pop	r28
    20e2:	df 91       	pop	r29
    20e4:	08 95       	ret

000020e6 <GPIO_write_port_set_mask>:
void GPIO_write_port_set_mask(uint8 reg, uint8 val){
    20e6:	df 93       	push	r29
    20e8:	cf 93       	push	r28
    20ea:	00 d0       	rcall	.+0      	; 0x20ec <GPIO_write_port_set_mask+0x6>
    20ec:	cd b7       	in	r28, 0x3d	; 61
    20ee:	de b7       	in	r29, 0x3e	; 62
    20f0:	89 83       	std	Y+1, r24	; 0x01
    20f2:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_data[reg], val);
    20f4:	89 81       	ldd	r24, Y+1	; 0x01
    20f6:	88 2f       	mov	r24, r24
    20f8:	90 e0       	ldi	r25, 0x00	; 0
    20fa:	88 0f       	add	r24, r24
    20fc:	99 1f       	adc	r25, r25
    20fe:	fc 01       	movw	r30, r24
    2100:	e3 57       	subi	r30, 0x73	; 115
    2102:	ff 4f       	sbci	r31, 0xFF	; 255
    2104:	a0 81       	ld	r26, Z
    2106:	b1 81       	ldd	r27, Z+1	; 0x01
    2108:	89 81       	ldd	r24, Y+1	; 0x01
    210a:	88 2f       	mov	r24, r24
    210c:	90 e0       	ldi	r25, 0x00	; 0
    210e:	88 0f       	add	r24, r24
    2110:	99 1f       	adc	r25, r25
    2112:	fc 01       	movw	r30, r24
    2114:	e3 57       	subi	r30, 0x73	; 115
    2116:	ff 4f       	sbci	r31, 0xFF	; 255
    2118:	01 90       	ld	r0, Z+
    211a:	f0 81       	ld	r31, Z
    211c:	e0 2d       	mov	r30, r0
    211e:	90 81       	ld	r25, Z
    2120:	8a 81       	ldd	r24, Y+2	; 0x02
    2122:	89 2b       	or	r24, r25
    2124:	8c 93       	st	X, r24
}
    2126:	0f 90       	pop	r0
    2128:	0f 90       	pop	r0
    212a:	cf 91       	pop	r28
    212c:	df 91       	pop	r29
    212e:	08 95       	ret

00002130 <GPIO_write_port_clear_mask>:
void GPIO_write_port_clear_mask(uint8 reg, uint8 val){
    2130:	df 93       	push	r29
    2132:	cf 93       	push	r28
    2134:	00 d0       	rcall	.+0      	; 0x2136 <GPIO_write_port_clear_mask+0x6>
    2136:	cd b7       	in	r28, 0x3d	; 61
    2138:	de b7       	in	r29, 0x3e	; 62
    213a:	89 83       	std	Y+1, r24	; 0x01
    213c:	6a 83       	std	Y+2, r22	; 0x02
	PORT_CLEAR_MASK(*registers_data[reg], val);
    213e:	89 81       	ldd	r24, Y+1	; 0x01
    2140:	88 2f       	mov	r24, r24
    2142:	90 e0       	ldi	r25, 0x00	; 0
    2144:	88 0f       	add	r24, r24
    2146:	99 1f       	adc	r25, r25
    2148:	fc 01       	movw	r30, r24
    214a:	e3 57       	subi	r30, 0x73	; 115
    214c:	ff 4f       	sbci	r31, 0xFF	; 255
    214e:	a0 81       	ld	r26, Z
    2150:	b1 81       	ldd	r27, Z+1	; 0x01
    2152:	89 81       	ldd	r24, Y+1	; 0x01
    2154:	88 2f       	mov	r24, r24
    2156:	90 e0       	ldi	r25, 0x00	; 0
    2158:	88 0f       	add	r24, r24
    215a:	99 1f       	adc	r25, r25
    215c:	fc 01       	movw	r30, r24
    215e:	e3 57       	subi	r30, 0x73	; 115
    2160:	ff 4f       	sbci	r31, 0xFF	; 255
    2162:	01 90       	ld	r0, Z+
    2164:	f0 81       	ld	r31, Z
    2166:	e0 2d       	mov	r30, r0
    2168:	80 81       	ld	r24, Z
    216a:	98 2f       	mov	r25, r24
    216c:	8a 81       	ldd	r24, Y+2	; 0x02
    216e:	80 95       	com	r24
    2170:	89 23       	and	r24, r25
    2172:	8c 93       	st	X, r24
}
    2174:	0f 90       	pop	r0
    2176:	0f 90       	pop	r0
    2178:	cf 91       	pop	r28
    217a:	df 91       	pop	r29
    217c:	08 95       	ret

0000217e <GPIO_write_port_mask>:

void GPIO_write_port_mask(uint8 reg, uint8 setval,uint8 clearval){
    217e:	df 93       	push	r29
    2180:	cf 93       	push	r28
    2182:	00 d0       	rcall	.+0      	; 0x2184 <GPIO_write_port_mask+0x6>
    2184:	0f 92       	push	r0
    2186:	cd b7       	in	r28, 0x3d	; 61
    2188:	de b7       	in	r29, 0x3e	; 62
    218a:	89 83       	std	Y+1, r24	; 0x01
    218c:	6a 83       	std	Y+2, r22	; 0x02
    218e:	4b 83       	std	Y+3, r20	; 0x03
	PORT_MASK(*registers_data[reg], setval,clearval);
    2190:	89 81       	ldd	r24, Y+1	; 0x01
    2192:	88 2f       	mov	r24, r24
    2194:	90 e0       	ldi	r25, 0x00	; 0
    2196:	88 0f       	add	r24, r24
    2198:	99 1f       	adc	r25, r25
    219a:	fc 01       	movw	r30, r24
    219c:	e3 57       	subi	r30, 0x73	; 115
    219e:	ff 4f       	sbci	r31, 0xFF	; 255
    21a0:	a0 81       	ld	r26, Z
    21a2:	b1 81       	ldd	r27, Z+1	; 0x01
    21a4:	89 81       	ldd	r24, Y+1	; 0x01
    21a6:	88 2f       	mov	r24, r24
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	88 0f       	add	r24, r24
    21ac:	99 1f       	adc	r25, r25
    21ae:	fc 01       	movw	r30, r24
    21b0:	e3 57       	subi	r30, 0x73	; 115
    21b2:	ff 4f       	sbci	r31, 0xFF	; 255
    21b4:	01 90       	ld	r0, Z+
    21b6:	f0 81       	ld	r31, Z
    21b8:	e0 2d       	mov	r30, r0
    21ba:	80 81       	ld	r24, Z
    21bc:	98 2f       	mov	r25, r24
    21be:	8b 81       	ldd	r24, Y+3	; 0x03
    21c0:	80 95       	com	r24
    21c2:	98 23       	and	r25, r24
    21c4:	8a 81       	ldd	r24, Y+2	; 0x02
    21c6:	89 2b       	or	r24, r25
    21c8:	8c 93       	st	X, r24
}
    21ca:	0f 90       	pop	r0
    21cc:	0f 90       	pop	r0
    21ce:	0f 90       	pop	r0
    21d0:	cf 91       	pop	r28
    21d2:	df 91       	pop	r29
    21d4:	08 95       	ret

000021d6 <GPIO_read_pin_argument>:
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
		  GPIO_read_pin_argument(GPIO_A,2,&x);
 */
GPIO_error_t GPIO_read_pin_argument(uint8 reg, uint8 pin, uint8 * data) {
    21d6:	df 93       	push	r29
    21d8:	cf 93       	push	r28
    21da:	00 d0       	rcall	.+0      	; 0x21dc <GPIO_read_pin_argument+0x6>
    21dc:	00 d0       	rcall	.+0      	; 0x21de <GPIO_read_pin_argument+0x8>
    21de:	0f 92       	push	r0
    21e0:	cd b7       	in	r28, 0x3d	; 61
    21e2:	de b7       	in	r29, 0x3e	; 62
    21e4:	8a 83       	std	Y+2, r24	; 0x02
    21e6:	6b 83       	std	Y+3, r22	; 0x03
    21e8:	5d 83       	std	Y+5, r21	; 0x05
    21ea:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    21ec:	81 e0       	ldi	r24, 0x01	; 1
    21ee:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS))
    21f0:	8b 81       	ldd	r24, Y+3	; 0x03
    21f2:	88 30       	cpi	r24, 0x08	; 8
    21f4:	e8 f4       	brcc	.+58     	; 0x2230 <GPIO_read_pin_argument+0x5a>
	{
		*data = GET_BIT(*registers_input[reg] , pin);
    21f6:	8a 81       	ldd	r24, Y+2	; 0x02
    21f8:	88 2f       	mov	r24, r24
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	88 0f       	add	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	fc 01       	movw	r30, r24
    2202:	eb 56       	subi	r30, 0x6B	; 107
    2204:	ff 4f       	sbci	r31, 0xFF	; 255
    2206:	01 90       	ld	r0, Z+
    2208:	f0 81       	ld	r31, Z
    220a:	e0 2d       	mov	r30, r0
    220c:	80 81       	ld	r24, Z
    220e:	28 2f       	mov	r18, r24
    2210:	30 e0       	ldi	r19, 0x00	; 0
    2212:	8b 81       	ldd	r24, Y+3	; 0x03
    2214:	88 2f       	mov	r24, r24
    2216:	90 e0       	ldi	r25, 0x00	; 0
    2218:	a9 01       	movw	r20, r18
    221a:	02 c0       	rjmp	.+4      	; 0x2220 <GPIO_read_pin_argument+0x4a>
    221c:	55 95       	asr	r21
    221e:	47 95       	ror	r20
    2220:	8a 95       	dec	r24
    2222:	e2 f7       	brpl	.-8      	; 0x221c <GPIO_read_pin_argument+0x46>
    2224:	ca 01       	movw	r24, r20
    2226:	81 70       	andi	r24, 0x01	; 1
    2228:	ec 81       	ldd	r30, Y+4	; 0x04
    222a:	fd 81       	ldd	r31, Y+5	; 0x05
    222c:	80 83       	st	Z, r24
    222e:	02 c0       	rjmp	.+4      	; 0x2234 <GPIO_read_pin_argument+0x5e>
	}
	else
	{
		state = F_PASS;
    2230:	82 e0       	ldi	r24, 0x02	; 2
    2232:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    2234:	89 81       	ldd	r24, Y+1	; 0x01
}
    2236:	0f 90       	pop	r0
    2238:	0f 90       	pop	r0
    223a:	0f 90       	pop	r0
    223c:	0f 90       	pop	r0
    223e:	0f 90       	pop	r0
    2240:	cf 91       	pop	r28
    2242:	df 91       	pop	r29
    2244:	08 95       	ret

00002246 <GPIO_read_pin>:

uint8 GPIO_read_pin(uint8 reg, uint8 pin)
{
    2246:	df 93       	push	r29
    2248:	cf 93       	push	r28
    224a:	00 d0       	rcall	.+0      	; 0x224c <GPIO_read_pin+0x6>
    224c:	cd b7       	in	r28, 0x3d	; 61
    224e:	de b7       	in	r29, 0x3e	; 62
    2250:	89 83       	std	Y+1, r24	; 0x01
    2252:	6a 83       	std	Y+2, r22	; 0x02
	return 	GET_BIT(*registers_input[reg] , pin );
    2254:	89 81       	ldd	r24, Y+1	; 0x01
    2256:	88 2f       	mov	r24, r24
    2258:	90 e0       	ldi	r25, 0x00	; 0
    225a:	88 0f       	add	r24, r24
    225c:	99 1f       	adc	r25, r25
    225e:	fc 01       	movw	r30, r24
    2260:	eb 56       	subi	r30, 0x6B	; 107
    2262:	ff 4f       	sbci	r31, 0xFF	; 255
    2264:	01 90       	ld	r0, Z+
    2266:	f0 81       	ld	r31, Z
    2268:	e0 2d       	mov	r30, r0
    226a:	80 81       	ld	r24, Z
    226c:	28 2f       	mov	r18, r24
    226e:	30 e0       	ldi	r19, 0x00	; 0
    2270:	8a 81       	ldd	r24, Y+2	; 0x02
    2272:	88 2f       	mov	r24, r24
    2274:	90 e0       	ldi	r25, 0x00	; 0
    2276:	a9 01       	movw	r20, r18
    2278:	02 c0       	rjmp	.+4      	; 0x227e <GPIO_read_pin+0x38>
    227a:	55 95       	asr	r21
    227c:	47 95       	ror	r20
    227e:	8a 95       	dec	r24
    2280:	e2 f7       	brpl	.-8      	; 0x227a <GPIO_read_pin+0x34>
    2282:	ca 01       	movw	r24, r20
    2284:	81 70       	andi	r24, 0x01	; 1
}
    2286:	0f 90       	pop	r0
    2288:	0f 90       	pop	r0
    228a:	cf 91       	pop	r28
    228c:	df 91       	pop	r29
    228e:	08 95       	ret

00002290 <GPIO_read_port_argument>:
 * Func : read_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
       : pin -> pin number (0,1,2,3,4,5,6,or 7)
	   : *val ->pointer to return the value in
 */
GPIO_error_t  GPIO_read_port_argument(uint8 reg, uint8 *val) {
    2290:	df 93       	push	r29
    2292:	cf 93       	push	r28
    2294:	00 d0       	rcall	.+0      	; 0x2296 <GPIO_read_port_argument+0x6>
    2296:	00 d0       	rcall	.+0      	; 0x2298 <GPIO_read_port_argument+0x8>
    2298:	cd b7       	in	r28, 0x3d	; 61
    229a:	de b7       	in	r29, 0x3e	; 62
    229c:	8a 83       	std	Y+2, r24	; 0x02
    229e:	7c 83       	std	Y+4, r23	; 0x04
    22a0:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t status=S_PASS;
    22a2:	81 e0       	ldi	r24, 0x01	; 1
    22a4:	89 83       	std	Y+1, r24	; 0x01
	if(reg<4)
    22a6:	8a 81       	ldd	r24, Y+2	; 0x02
    22a8:	84 30       	cpi	r24, 0x04	; 4
    22aa:	80 f4       	brcc	.+32     	; 0x22cc <GPIO_read_port_argument+0x3c>
	{
		*val = ReadPort(*registers_input[reg]);
    22ac:	8a 81       	ldd	r24, Y+2	; 0x02
    22ae:	88 2f       	mov	r24, r24
    22b0:	90 e0       	ldi	r25, 0x00	; 0
    22b2:	88 0f       	add	r24, r24
    22b4:	99 1f       	adc	r25, r25
    22b6:	fc 01       	movw	r30, r24
    22b8:	eb 56       	subi	r30, 0x6B	; 107
    22ba:	ff 4f       	sbci	r31, 0xFF	; 255
    22bc:	01 90       	ld	r0, Z+
    22be:	f0 81       	ld	r31, Z
    22c0:	e0 2d       	mov	r30, r0
    22c2:	80 81       	ld	r24, Z
    22c4:	eb 81       	ldd	r30, Y+3	; 0x03
    22c6:	fc 81       	ldd	r31, Y+4	; 0x04
    22c8:	80 83       	st	Z, r24
    22ca:	02 c0       	rjmp	.+4      	; 0x22d0 <GPIO_read_port_argument+0x40>
	}
	else
	{
		status=F_PASS;
    22cc:	82 e0       	ldi	r24, 0x02	; 2
    22ce:	89 83       	std	Y+1, r24	; 0x01
	}
	return status;
    22d0:	89 81       	ldd	r24, Y+1	; 0x01
}
    22d2:	0f 90       	pop	r0
    22d4:	0f 90       	pop	r0
    22d6:	0f 90       	pop	r0
    22d8:	0f 90       	pop	r0
    22da:	cf 91       	pop	r28
    22dc:	df 91       	pop	r29
    22de:	08 95       	ret

000022e0 <GPIO_read_port>:
uint8 GPIO_read_port(uint8 reg) {
    22e0:	df 93       	push	r29
    22e2:	cf 93       	push	r28
    22e4:	0f 92       	push	r0
    22e6:	cd b7       	in	r28, 0x3d	; 61
    22e8:	de b7       	in	r29, 0x3e	; 62
    22ea:	89 83       	std	Y+1, r24	; 0x01
	return (ReadPort(*registers_input[reg]));
    22ec:	89 81       	ldd	r24, Y+1	; 0x01
    22ee:	88 2f       	mov	r24, r24
    22f0:	90 e0       	ldi	r25, 0x00	; 0
    22f2:	88 0f       	add	r24, r24
    22f4:	99 1f       	adc	r25, r25
    22f6:	fc 01       	movw	r30, r24
    22f8:	eb 56       	subi	r30, 0x6B	; 107
    22fa:	ff 4f       	sbci	r31, 0xFF	; 255
    22fc:	01 90       	ld	r0, Z+
    22fe:	f0 81       	ld	r31, Z
    2300:	e0 2d       	mov	r30, r0
    2302:	80 81       	ld	r24, Z
}
    2304:	0f 90       	pop	r0
    2306:	cf 91       	pop	r28
    2308:	df 91       	pop	r29
    230a:	08 95       	ret

0000230c <GPIO_set_pullup>:

GPIO_error_t GPIO_set_pullup(uint8 reg, uint8 pin)
{
    230c:	df 93       	push	r29
    230e:	cf 93       	push	r28
    2310:	00 d0       	rcall	.+0      	; 0x2312 <GPIO_set_pullup+0x6>
    2312:	0f 92       	push	r0
    2314:	cd b7       	in	r28, 0x3d	; 61
    2316:	de b7       	in	r29, 0x3e	; 62
    2318:	8a 83       	std	Y+2, r24	; 0x02
    231a:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    231c:	81 e0       	ldi	r24, 0x01	; 1
    231e:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    2320:	8b 81       	ldd	r24, Y+3	; 0x03
    2322:	88 30       	cpi	r24, 0x08	; 8
    2324:	88 f5       	brcc	.+98     	; 0x2388 <GPIO_set_pullup+0x7c>
	{
		WRITE_BIT(*registers_data[reg] , pin,GPIO_HIGH);
    2326:	8a 81       	ldd	r24, Y+2	; 0x02
    2328:	88 2f       	mov	r24, r24
    232a:	90 e0       	ldi	r25, 0x00	; 0
    232c:	88 0f       	add	r24, r24
    232e:	99 1f       	adc	r25, r25
    2330:	fc 01       	movw	r30, r24
    2332:	e3 57       	subi	r30, 0x73	; 115
    2334:	ff 4f       	sbci	r31, 0xFF	; 255
    2336:	a0 81       	ld	r26, Z
    2338:	b1 81       	ldd	r27, Z+1	; 0x01
    233a:	8a 81       	ldd	r24, Y+2	; 0x02
    233c:	88 2f       	mov	r24, r24
    233e:	90 e0       	ldi	r25, 0x00	; 0
    2340:	88 0f       	add	r24, r24
    2342:	99 1f       	adc	r25, r25
    2344:	fc 01       	movw	r30, r24
    2346:	e3 57       	subi	r30, 0x73	; 115
    2348:	ff 4f       	sbci	r31, 0xFF	; 255
    234a:	01 90       	ld	r0, Z+
    234c:	f0 81       	ld	r31, Z
    234e:	e0 2d       	mov	r30, r0
    2350:	80 81       	ld	r24, Z
    2352:	48 2f       	mov	r20, r24
    2354:	8b 81       	ldd	r24, Y+3	; 0x03
    2356:	28 2f       	mov	r18, r24
    2358:	30 e0       	ldi	r19, 0x00	; 0
    235a:	81 e0       	ldi	r24, 0x01	; 1
    235c:	90 e0       	ldi	r25, 0x00	; 0
    235e:	02 c0       	rjmp	.+4      	; 0x2364 <GPIO_set_pullup+0x58>
    2360:	88 0f       	add	r24, r24
    2362:	99 1f       	adc	r25, r25
    2364:	2a 95       	dec	r18
    2366:	e2 f7       	brpl	.-8      	; 0x2360 <GPIO_set_pullup+0x54>
    2368:	80 95       	com	r24
    236a:	48 23       	and	r20, r24
    236c:	8b 81       	ldd	r24, Y+3	; 0x03
    236e:	28 2f       	mov	r18, r24
    2370:	30 e0       	ldi	r19, 0x00	; 0
    2372:	81 e0       	ldi	r24, 0x01	; 1
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	02 2e       	mov	r0, r18
    2378:	02 c0       	rjmp	.+4      	; 0x237e <GPIO_set_pullup+0x72>
    237a:	88 0f       	add	r24, r24
    237c:	99 1f       	adc	r25, r25
    237e:	0a 94       	dec	r0
    2380:	e2 f7       	brpl	.-8      	; 0x237a <GPIO_set_pullup+0x6e>
    2382:	84 2b       	or	r24, r20
    2384:	8c 93       	st	X, r24
    2386:	02 c0       	rjmp	.+4      	; 0x238c <GPIO_set_pullup+0x80>
	}
	else
	{
		state = F_PASS;
    2388:	82 e0       	ldi	r24, 0x02	; 2
    238a:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    238c:	89 81       	ldd	r24, Y+1	; 0x01
}
    238e:	0f 90       	pop	r0
    2390:	0f 90       	pop	r0
    2392:	0f 90       	pop	r0
    2394:	cf 91       	pop	r28
    2396:	df 91       	pop	r29
    2398:	08 95       	ret

0000239a <GPIO_set_pulldown>:
GPIO_error_t GPIO_set_pulldown(uint8 reg, uint8 pin)
{
    239a:	df 93       	push	r29
    239c:	cf 93       	push	r28
    239e:	00 d0       	rcall	.+0      	; 0x23a0 <GPIO_set_pulldown+0x6>
    23a0:	0f 92       	push	r0
    23a2:	cd b7       	in	r28, 0x3d	; 61
    23a4:	de b7       	in	r29, 0x3e	; 62
    23a6:	8a 83       	std	Y+2, r24	; 0x02
    23a8:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    23aa:	81 e0       	ldi	r24, 0x01	; 1
    23ac:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    23ae:	8b 81       	ldd	r24, Y+3	; 0x03
    23b0:	88 30       	cpi	r24, 0x08	; 8
    23b2:	30 f5       	brcc	.+76     	; 0x2400 <GPIO_set_pulldown+0x66>
	{
		WRITE_BIT(*registers_data[reg] , pin,LOW);
    23b4:	8a 81       	ldd	r24, Y+2	; 0x02
    23b6:	88 2f       	mov	r24, r24
    23b8:	90 e0       	ldi	r25, 0x00	; 0
    23ba:	88 0f       	add	r24, r24
    23bc:	99 1f       	adc	r25, r25
    23be:	fc 01       	movw	r30, r24
    23c0:	e3 57       	subi	r30, 0x73	; 115
    23c2:	ff 4f       	sbci	r31, 0xFF	; 255
    23c4:	a0 81       	ld	r26, Z
    23c6:	b1 81       	ldd	r27, Z+1	; 0x01
    23c8:	8a 81       	ldd	r24, Y+2	; 0x02
    23ca:	88 2f       	mov	r24, r24
    23cc:	90 e0       	ldi	r25, 0x00	; 0
    23ce:	88 0f       	add	r24, r24
    23d0:	99 1f       	adc	r25, r25
    23d2:	fc 01       	movw	r30, r24
    23d4:	e3 57       	subi	r30, 0x73	; 115
    23d6:	ff 4f       	sbci	r31, 0xFF	; 255
    23d8:	01 90       	ld	r0, Z+
    23da:	f0 81       	ld	r31, Z
    23dc:	e0 2d       	mov	r30, r0
    23de:	80 81       	ld	r24, Z
    23e0:	48 2f       	mov	r20, r24
    23e2:	8b 81       	ldd	r24, Y+3	; 0x03
    23e4:	28 2f       	mov	r18, r24
    23e6:	30 e0       	ldi	r19, 0x00	; 0
    23e8:	81 e0       	ldi	r24, 0x01	; 1
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	02 2e       	mov	r0, r18
    23ee:	02 c0       	rjmp	.+4      	; 0x23f4 <GPIO_set_pulldown+0x5a>
    23f0:	88 0f       	add	r24, r24
    23f2:	99 1f       	adc	r25, r25
    23f4:	0a 94       	dec	r0
    23f6:	e2 f7       	brpl	.-8      	; 0x23f0 <GPIO_set_pulldown+0x56>
    23f8:	80 95       	com	r24
    23fa:	84 23       	and	r24, r20
    23fc:	8c 93       	st	X, r24
    23fe:	02 c0       	rjmp	.+4      	; 0x2404 <GPIO_set_pulldown+0x6a>
	}
	else
	{
		state = F_PASS;
    2400:	82 e0       	ldi	r24, 0x02	; 2
    2402:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    2404:	89 81       	ldd	r24, Y+1	; 0x01
}
    2406:	0f 90       	pop	r0
    2408:	0f 90       	pop	r0
    240a:	0f 90       	pop	r0
    240c:	cf 91       	pop	r28
    240e:	df 91       	pop	r29
    2410:	08 95       	ret

00002412 <GPIO_set_gpiopad>:
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
    2412:	df 93       	push	r29
    2414:	cf 93       	push	r28
    2416:	0f 92       	push	r0
    2418:	cd b7       	in	r28, 0x3d	; 61
    241a:	de b7       	in	r29, 0x3e	; 62
	for (uint8 index=0;index<=MAX_PINS;index++)
    241c:	19 82       	std	Y+1, r1	; 0x01
    241e:	31 c0       	rjmp	.+98     	; 0x2482 <GPIO_set_gpiopad+0x70>
	{
		if (GPIO_pad.pin_select[index]==1)
    2420:	89 81       	ldd	r24, Y+1	; 0x01
    2422:	28 2f       	mov	r18, r24
    2424:	30 e0       	ldi	r19, 0x00	; 0
    2426:	ce 01       	movw	r24, r28
    2428:	07 96       	adiw	r24, 0x07	; 7
    242a:	fc 01       	movw	r30, r24
    242c:	e2 0f       	add	r30, r18
    242e:	f3 1f       	adc	r31, r19
    2430:	80 81       	ld	r24, Z
    2432:	81 30       	cpi	r24, 0x01	; 1
    2434:	19 f5       	brne	.+70     	; 0x247c <GPIO_set_gpiopad+0x6a>
		{
			GPIO_init_pin(GPIO_pad.port_name ,index , GPIO_pad.pin_direction[index]);
    2436:	4e 81       	ldd	r20, Y+6	; 0x06
    2438:	89 81       	ldd	r24, Y+1	; 0x01
    243a:	28 2f       	mov	r18, r24
    243c:	30 e0       	ldi	r19, 0x00	; 0
    243e:	ce 01       	movw	r24, r28
    2440:	0f 96       	adiw	r24, 0x0f	; 15
    2442:	fc 01       	movw	r30, r24
    2444:	e2 0f       	add	r30, r18
    2446:	f3 1f       	adc	r31, r19
    2448:	90 81       	ld	r25, Z
    244a:	84 2f       	mov	r24, r20
    244c:	69 81       	ldd	r22, Y+1	; 0x01
    244e:	49 2f       	mov	r20, r25
    2450:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
			if (GPIO_pad.pin_res_type[index]==1)
    2454:	89 81       	ldd	r24, Y+1	; 0x01
    2456:	28 2f       	mov	r18, r24
    2458:	30 e0       	ldi	r19, 0x00	; 0
    245a:	ce 01       	movw	r24, r28
    245c:	47 96       	adiw	r24, 0x17	; 23
    245e:	fc 01       	movw	r30, r24
    2460:	e2 0f       	add	r30, r18
    2462:	f3 1f       	adc	r31, r19
    2464:	80 81       	ld	r24, Z
    2466:	81 30       	cpi	r24, 0x01	; 1
    2468:	29 f4       	brne	.+10     	; 0x2474 <GPIO_set_gpiopad+0x62>
			{
				GPIO_set_pullup(GPIO_pad.port_name,index);
    246a:	8e 81       	ldd	r24, Y+6	; 0x06
    246c:	69 81       	ldd	r22, Y+1	; 0x01
    246e:	0e 94 86 11 	call	0x230c	; 0x230c <GPIO_set_pullup>
    2472:	04 c0       	rjmp	.+8      	; 0x247c <GPIO_set_gpiopad+0x6a>
			}else
			{
				GPIO_set_pulldown(GPIO_pad.port_name,index);
    2474:	8e 81       	ldd	r24, Y+6	; 0x06
    2476:	69 81       	ldd	r22, Y+1	; 0x01
    2478:	0e 94 cd 11 	call	0x239a	; 0x239a <GPIO_set_pulldown>
	}
	return state;
}
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
	for (uint8 index=0;index<=MAX_PINS;index++)
    247c:	89 81       	ldd	r24, Y+1	; 0x01
    247e:	8f 5f       	subi	r24, 0xFF	; 255
    2480:	89 83       	std	Y+1, r24	; 0x01
    2482:	89 81       	ldd	r24, Y+1	; 0x01
    2484:	88 30       	cpi	r24, 0x08	; 8
    2486:	60 f2       	brcs	.-104    	; 0x2420 <GPIO_set_gpiopad+0xe>
				GPIO_set_pulldown(GPIO_pad.port_name,index);
			}

		}
	}
}
    2488:	0f 90       	pop	r0
    248a:	cf 91       	pop	r28
    248c:	df 91       	pop	r29
    248e:	08 95       	ret

00002490 <init_GPIO_INT0_interrupt>:

/************************************************************************/
/*                      Interrupt Functions                             */
/************************************************************************/
static void init_GPIO_INT0_interrupt(GPIO_interrupt_t *obj){
    2490:	df 93       	push	r29
    2492:	cf 93       	push	r28
    2494:	00 d0       	rcall	.+0      	; 0x2496 <init_GPIO_INT0_interrupt+0x6>
    2496:	cd b7       	in	r28, 0x3d	; 61
    2498:	de b7       	in	r29, 0x3e	; 62
    249a:	9a 83       	std	Y+2, r25	; 0x02
    249c:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int0_ptr = obj->interruptFunctionPtr;//local pointerto function ->fun//setcallback
    249e:	e9 81       	ldd	r30, Y+1	; 0x01
    24a0:	fa 81       	ldd	r31, Y+2	; 0x02
    24a2:	82 81       	ldd	r24, Z+2	; 0x02
    24a4:	93 81       	ldd	r25, Z+3	; 0x03
    24a6:	90 93 1e 01 	sts	0x011E, r25
    24aa:	80 93 1d 01 	sts	0x011D, r24
	WRITE_BIT(GICR , PIN_6 , HIGH);//Peripheral interrupt 0
    24ae:	ab e5       	ldi	r26, 0x5B	; 91
    24b0:	b0 e0       	ldi	r27, 0x00	; 0
    24b2:	eb e5       	ldi	r30, 0x5B	; 91
    24b4:	f0 e0       	ldi	r31, 0x00	; 0
    24b6:	80 81       	ld	r24, Z
    24b8:	80 64       	ori	r24, 0x40	; 64
    24ba:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    24bc:	e9 81       	ldd	r30, Y+1	; 0x01
    24be:	fa 81       	ldd	r31, Y+2	; 0x02
    24c0:	81 81       	ldd	r24, Z+1	; 0x01
    24c2:	81 30       	cpi	r24, 0x01	; 1
    24c4:	79 f4       	brne	.+30     	; 0x24e4 <init_GPIO_INT0_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    24c6:	a5 e5       	ldi	r26, 0x55	; 85
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e5 e5       	ldi	r30, 0x55	; 85
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	80 81       	ld	r24, Z
    24d0:	8e 7f       	andi	r24, 0xFE	; 254
    24d2:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    24d4:	a5 e5       	ldi	r26, 0x55	; 85
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	e5 e5       	ldi	r30, 0x55	; 85
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	80 81       	ld	r24, Z
    24de:	8d 7f       	andi	r24, 0xFD	; 253
    24e0:	8c 93       	st	X, r24
    24e2:	3b c0       	rjmp	.+118    	; 0x255a <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    24e4:	e9 81       	ldd	r30, Y+1	; 0x01
    24e6:	fa 81       	ldd	r31, Y+2	; 0x02
    24e8:	81 81       	ldd	r24, Z+1	; 0x01
    24ea:	82 30       	cpi	r24, 0x02	; 2
    24ec:	79 f4       	brne	.+30     	; 0x250c <init_GPIO_INT0_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    24ee:	a5 e5       	ldi	r26, 0x55	; 85
    24f0:	b0 e0       	ldi	r27, 0x00	; 0
    24f2:	e5 e5       	ldi	r30, 0x55	; 85
    24f4:	f0 e0       	ldi	r31, 0x00	; 0
    24f6:	80 81       	ld	r24, Z
    24f8:	81 60       	ori	r24, 0x01	; 1
    24fa:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    24fc:	a5 e5       	ldi	r26, 0x55	; 85
    24fe:	b0 e0       	ldi	r27, 0x00	; 0
    2500:	e5 e5       	ldi	r30, 0x55	; 85
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	80 81       	ld	r24, Z
    2506:	8d 7f       	andi	r24, 0xFD	; 253
    2508:	8c 93       	st	X, r24
    250a:	27 c0       	rjmp	.+78     	; 0x255a <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    250c:	e9 81       	ldd	r30, Y+1	; 0x01
    250e:	fa 81       	ldd	r31, Y+2	; 0x02
    2510:	81 81       	ldd	r24, Z+1	; 0x01
    2512:	83 30       	cpi	r24, 0x03	; 3
    2514:	79 f4       	brne	.+30     	; 0x2534 <init_GPIO_INT0_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    2516:	a5 e5       	ldi	r26, 0x55	; 85
    2518:	b0 e0       	ldi	r27, 0x00	; 0
    251a:	e5 e5       	ldi	r30, 0x55	; 85
    251c:	f0 e0       	ldi	r31, 0x00	; 0
    251e:	80 81       	ld	r24, Z
    2520:	8e 7f       	andi	r24, 0xFE	; 254
    2522:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    2524:	a5 e5       	ldi	r26, 0x55	; 85
    2526:	b0 e0       	ldi	r27, 0x00	; 0
    2528:	e5 e5       	ldi	r30, 0x55	; 85
    252a:	f0 e0       	ldi	r31, 0x00	; 0
    252c:	80 81       	ld	r24, Z
    252e:	82 60       	ori	r24, 0x02	; 2
    2530:	8c 93       	st	X, r24
    2532:	13 c0       	rjmp	.+38     	; 0x255a <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    2534:	e9 81       	ldd	r30, Y+1	; 0x01
    2536:	fa 81       	ldd	r31, Y+2	; 0x02
    2538:	81 81       	ldd	r24, Z+1	; 0x01
    253a:	84 30       	cpi	r24, 0x04	; 4
    253c:	71 f4       	brne	.+28     	; 0x255a <init_GPIO_INT0_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    253e:	a5 e5       	ldi	r26, 0x55	; 85
    2540:	b0 e0       	ldi	r27, 0x00	; 0
    2542:	e5 e5       	ldi	r30, 0x55	; 85
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	80 81       	ld	r24, Z
    2548:	81 60       	ori	r24, 0x01	; 1
    254a:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    254c:	a5 e5       	ldi	r26, 0x55	; 85
    254e:	b0 e0       	ldi	r27, 0x00	; 0
    2550:	e5 e5       	ldi	r30, 0x55	; 85
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	82 60       	ori	r24, 0x02	; 2
    2558:	8c 93       	st	X, r24
	}
}
    255a:	0f 90       	pop	r0
    255c:	0f 90       	pop	r0
    255e:	cf 91       	pop	r28
    2560:	df 91       	pop	r29
    2562:	08 95       	ret

00002564 <init_GPIO_INT1_interrupt>:
//-----------------------------------------------------------------------
static void init_GPIO_INT1_interrupt(GPIO_interrupt_t *obj){
    2564:	df 93       	push	r29
    2566:	cf 93       	push	r28
    2568:	00 d0       	rcall	.+0      	; 0x256a <init_GPIO_INT1_interrupt+0x6>
    256a:	cd b7       	in	r28, 0x3d	; 61
    256c:	de b7       	in	r29, 0x3e	; 62
    256e:	9a 83       	std	Y+2, r25	; 0x02
    2570:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int1_ptr = obj->interruptFunctionPtr;
    2572:	e9 81       	ldd	r30, Y+1	; 0x01
    2574:	fa 81       	ldd	r31, Y+2	; 0x02
    2576:	82 81       	ldd	r24, Z+2	; 0x02
    2578:	93 81       	ldd	r25, Z+3	; 0x03
    257a:	90 93 20 01 	sts	0x0120, r25
    257e:	80 93 1f 01 	sts	0x011F, r24
	WRITE_BIT(GICR , PIN_7 , HIGH);
    2582:	ab e5       	ldi	r26, 0x5B	; 91
    2584:	b0 e0       	ldi	r27, 0x00	; 0
    2586:	eb e5       	ldi	r30, 0x5B	; 91
    2588:	f0 e0       	ldi	r31, 0x00	; 0
    258a:	80 81       	ld	r24, Z
    258c:	80 68       	ori	r24, 0x80	; 128
    258e:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    2590:	e9 81       	ldd	r30, Y+1	; 0x01
    2592:	fa 81       	ldd	r31, Y+2	; 0x02
    2594:	81 81       	ldd	r24, Z+1	; 0x01
    2596:	81 30       	cpi	r24, 0x01	; 1
    2598:	79 f4       	brne	.+30     	; 0x25b8 <init_GPIO_INT1_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    259a:	a5 e5       	ldi	r26, 0x55	; 85
    259c:	b0 e0       	ldi	r27, 0x00	; 0
    259e:	e5 e5       	ldi	r30, 0x55	; 85
    25a0:	f0 e0       	ldi	r31, 0x00	; 0
    25a2:	80 81       	ld	r24, Z
    25a4:	8b 7f       	andi	r24, 0xFB	; 251
    25a6:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    25a8:	a5 e5       	ldi	r26, 0x55	; 85
    25aa:	b0 e0       	ldi	r27, 0x00	; 0
    25ac:	e5 e5       	ldi	r30, 0x55	; 85
    25ae:	f0 e0       	ldi	r31, 0x00	; 0
    25b0:	80 81       	ld	r24, Z
    25b2:	87 7f       	andi	r24, 0xF7	; 247
    25b4:	8c 93       	st	X, r24
    25b6:	3b c0       	rjmp	.+118    	; 0x262e <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    25b8:	e9 81       	ldd	r30, Y+1	; 0x01
    25ba:	fa 81       	ldd	r31, Y+2	; 0x02
    25bc:	81 81       	ldd	r24, Z+1	; 0x01
    25be:	82 30       	cpi	r24, 0x02	; 2
    25c0:	79 f4       	brne	.+30     	; 0x25e0 <init_GPIO_INT1_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    25c2:	a5 e5       	ldi	r26, 0x55	; 85
    25c4:	b0 e0       	ldi	r27, 0x00	; 0
    25c6:	e5 e5       	ldi	r30, 0x55	; 85
    25c8:	f0 e0       	ldi	r31, 0x00	; 0
    25ca:	80 81       	ld	r24, Z
    25cc:	84 60       	ori	r24, 0x04	; 4
    25ce:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    25d0:	a5 e5       	ldi	r26, 0x55	; 85
    25d2:	b0 e0       	ldi	r27, 0x00	; 0
    25d4:	e5 e5       	ldi	r30, 0x55	; 85
    25d6:	f0 e0       	ldi	r31, 0x00	; 0
    25d8:	80 81       	ld	r24, Z
    25da:	87 7f       	andi	r24, 0xF7	; 247
    25dc:	8c 93       	st	X, r24
    25de:	27 c0       	rjmp	.+78     	; 0x262e <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    25e0:	e9 81       	ldd	r30, Y+1	; 0x01
    25e2:	fa 81       	ldd	r31, Y+2	; 0x02
    25e4:	81 81       	ldd	r24, Z+1	; 0x01
    25e6:	83 30       	cpi	r24, 0x03	; 3
    25e8:	79 f4       	brne	.+30     	; 0x2608 <init_GPIO_INT1_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    25ea:	a5 e5       	ldi	r26, 0x55	; 85
    25ec:	b0 e0       	ldi	r27, 0x00	; 0
    25ee:	e5 e5       	ldi	r30, 0x55	; 85
    25f0:	f0 e0       	ldi	r31, 0x00	; 0
    25f2:	80 81       	ld	r24, Z
    25f4:	8b 7f       	andi	r24, 0xFB	; 251
    25f6:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    25f8:	a5 e5       	ldi	r26, 0x55	; 85
    25fa:	b0 e0       	ldi	r27, 0x00	; 0
    25fc:	e5 e5       	ldi	r30, 0x55	; 85
    25fe:	f0 e0       	ldi	r31, 0x00	; 0
    2600:	80 81       	ld	r24, Z
    2602:	88 60       	ori	r24, 0x08	; 8
    2604:	8c 93       	st	X, r24
    2606:	13 c0       	rjmp	.+38     	; 0x262e <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    2608:	e9 81       	ldd	r30, Y+1	; 0x01
    260a:	fa 81       	ldd	r31, Y+2	; 0x02
    260c:	81 81       	ldd	r24, Z+1	; 0x01
    260e:	84 30       	cpi	r24, 0x04	; 4
    2610:	71 f4       	brne	.+28     	; 0x262e <init_GPIO_INT1_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    2612:	a5 e5       	ldi	r26, 0x55	; 85
    2614:	b0 e0       	ldi	r27, 0x00	; 0
    2616:	e5 e5       	ldi	r30, 0x55	; 85
    2618:	f0 e0       	ldi	r31, 0x00	; 0
    261a:	80 81       	ld	r24, Z
    261c:	84 60       	ori	r24, 0x04	; 4
    261e:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    2620:	a5 e5       	ldi	r26, 0x55	; 85
    2622:	b0 e0       	ldi	r27, 0x00	; 0
    2624:	e5 e5       	ldi	r30, 0x55	; 85
    2626:	f0 e0       	ldi	r31, 0x00	; 0
    2628:	80 81       	ld	r24, Z
    262a:	88 60       	ori	r24, 0x08	; 8
    262c:	8c 93       	st	X, r24
	}

}
    262e:	0f 90       	pop	r0
    2630:	0f 90       	pop	r0
    2632:	cf 91       	pop	r28
    2634:	df 91       	pop	r29
    2636:	08 95       	ret

00002638 <init_GPIO_INT2_interrupt>:
//----------------------------------------------------------------------
static void init_GPIO_INT2_interrupt(GPIO_interrupt_t *obj){
    2638:	df 93       	push	r29
    263a:	cf 93       	push	r28
    263c:	00 d0       	rcall	.+0      	; 0x263e <init_GPIO_INT2_interrupt+0x6>
    263e:	cd b7       	in	r28, 0x3d	; 61
    2640:	de b7       	in	r29, 0x3e	; 62
    2642:	9a 83       	std	Y+2, r25	; 0x02
    2644:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int2_ptr = obj->interruptFunctionPtr;//localptr
    2646:	e9 81       	ldd	r30, Y+1	; 0x01
    2648:	fa 81       	ldd	r31, Y+2	; 0x02
    264a:	82 81       	ldd	r24, Z+2	; 0x02
    264c:	93 81       	ldd	r25, Z+3	; 0x03
    264e:	90 93 22 01 	sts	0x0122, r25
    2652:	80 93 21 01 	sts	0x0121, r24
	WRITE_BIT(GICR , PIN_5 , HIGH);
    2656:	ab e5       	ldi	r26, 0x5B	; 91
    2658:	b0 e0       	ldi	r27, 0x00	; 0
    265a:	eb e5       	ldi	r30, 0x5B	; 91
    265c:	f0 e0       	ldi	r31, 0x00	; 0
    265e:	80 81       	ld	r24, Z
    2660:	80 62       	ori	r24, 0x20	; 32
    2662:	8c 93       	st	X, r24

	if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    2664:	e9 81       	ldd	r30, Y+1	; 0x01
    2666:	fa 81       	ldd	r31, Y+2	; 0x02
    2668:	81 81       	ldd	r24, Z+1	; 0x01
    266a:	83 30       	cpi	r24, 0x03	; 3
    266c:	41 f4       	brne	.+16     	; 0x267e <init_GPIO_INT2_interrupt+0x46>
	{
		WRITE_BIT(MCUCSR , PIN_6 , LOW);
    266e:	a4 e5       	ldi	r26, 0x54	; 84
    2670:	b0 e0       	ldi	r27, 0x00	; 0
    2672:	e4 e5       	ldi	r30, 0x54	; 84
    2674:	f0 e0       	ldi	r31, 0x00	; 0
    2676:	80 81       	ld	r24, Z
    2678:	8f 7b       	andi	r24, 0xBF	; 191
    267a:	8c 93       	st	X, r24
    267c:	0c c0       	rjmp	.+24     	; 0x2696 <init_GPIO_INT2_interrupt+0x5e>

	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    267e:	e9 81       	ldd	r30, Y+1	; 0x01
    2680:	fa 81       	ldd	r31, Y+2	; 0x02
    2682:	81 81       	ldd	r24, Z+1	; 0x01
    2684:	84 30       	cpi	r24, 0x04	; 4
    2686:	39 f4       	brne	.+14     	; 0x2696 <init_GPIO_INT2_interrupt+0x5e>
	{
		WRITE_BIT(MCUCSR , PIN_6 , HIGH);
    2688:	a4 e5       	ldi	r26, 0x54	; 84
    268a:	b0 e0       	ldi	r27, 0x00	; 0
    268c:	e4 e5       	ldi	r30, 0x54	; 84
    268e:	f0 e0       	ldi	r31, 0x00	; 0
    2690:	80 81       	ld	r24, Z
    2692:	80 64       	ori	r24, 0x40	; 64
    2694:	8c 93       	st	X, r24
	}

}
    2696:	0f 90       	pop	r0
    2698:	0f 90       	pop	r0
    269a:	cf 91       	pop	r28
    269c:	df 91       	pop	r29
    269e:	08 95       	ret

000026a0 <GPIO_init_interrupt>:
//-----------------------------------------------------------------------

void GPIO_init_interrupt(GPIO_interrupt_t *obj){
    26a0:	df 93       	push	r29
    26a2:	cf 93       	push	r28
    26a4:	00 d0       	rcall	.+0      	; 0x26a6 <GPIO_init_interrupt+0x6>
    26a6:	cd b7       	in	r28, 0x3d	; 61
    26a8:	de b7       	in	r29, 0x3e	; 62
    26aa:	9a 83       	std	Y+2, r25	; 0x02
    26ac:	89 83       	std	Y+1, r24	; 0x01

	//sei();//global interrupt enable
	if (obj->interruptPinSelect == EXT_INTERRPUT_INT0_PD2)
    26ae:	e9 81       	ldd	r30, Y+1	; 0x01
    26b0:	fa 81       	ldd	r31, Y+2	; 0x02
    26b2:	80 81       	ld	r24, Z
    26b4:	81 30       	cpi	r24, 0x01	; 1
    26b6:	29 f4       	brne	.+10     	; 0x26c2 <GPIO_init_interrupt+0x22>
	{
		init_GPIO_INT0_interrupt(obj);
    26b8:	89 81       	ldd	r24, Y+1	; 0x01
    26ba:	9a 81       	ldd	r25, Y+2	; 0x02
    26bc:	0e 94 48 12 	call	0x2490	; 0x2490 <init_GPIO_INT0_interrupt>
    26c0:	13 c0       	rjmp	.+38     	; 0x26e8 <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT1_PD3)
    26c2:	e9 81       	ldd	r30, Y+1	; 0x01
    26c4:	fa 81       	ldd	r31, Y+2	; 0x02
    26c6:	80 81       	ld	r24, Z
    26c8:	82 30       	cpi	r24, 0x02	; 2
    26ca:	29 f4       	brne	.+10     	; 0x26d6 <GPIO_init_interrupt+0x36>
	{
		init_GPIO_INT1_interrupt(obj);
    26cc:	89 81       	ldd	r24, Y+1	; 0x01
    26ce:	9a 81       	ldd	r25, Y+2	; 0x02
    26d0:	0e 94 b2 12 	call	0x2564	; 0x2564 <init_GPIO_INT1_interrupt>
    26d4:	09 c0       	rjmp	.+18     	; 0x26e8 <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT2_PB2)
    26d6:	e9 81       	ldd	r30, Y+1	; 0x01
    26d8:	fa 81       	ldd	r31, Y+2	; 0x02
    26da:	80 81       	ld	r24, Z
    26dc:	83 30       	cpi	r24, 0x03	; 3
    26de:	21 f4       	brne	.+8      	; 0x26e8 <GPIO_init_interrupt+0x48>
	{
		init_GPIO_INT2_interrupt(obj);
    26e0:	89 81       	ldd	r24, Y+1	; 0x01
    26e2:	9a 81       	ldd	r25, Y+2	; 0x02
    26e4:	0e 94 1c 13 	call	0x2638	; 0x2638 <init_GPIO_INT2_interrupt>
	}
}
    26e8:	0f 90       	pop	r0
    26ea:	0f 90       	pop	r0
    26ec:	cf 91       	pop	r28
    26ee:	df 91       	pop	r29
    26f0:	08 95       	ret

000026f2 <GPIOInterrupt_SetEdge>:

void GPIOInterrupt_SetEdge(	GPIO_interruptSenseControl_t interruptSenseControl )
{
    26f2:	df 93       	push	r29
    26f4:	cf 93       	push	r28
    26f6:	0f 92       	push	r0
    26f8:	cd b7       	in	r28, 0x3d	; 61
    26fa:	de b7       	in	r29, 0x3e	; 62
    26fc:	89 83       	std	Y+1, r24	; 0x01
	if (interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    26fe:	89 81       	ldd	r24, Y+1	; 0x01
    2700:	83 30       	cpi	r24, 0x03	; 3
    2702:	79 f4       	brne	.+30     	; 0x2722 <GPIOInterrupt_SetEdge+0x30>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    2704:	a5 e5       	ldi	r26, 0x55	; 85
    2706:	b0 e0       	ldi	r27, 0x00	; 0
    2708:	e5 e5       	ldi	r30, 0x55	; 85
    270a:	f0 e0       	ldi	r31, 0x00	; 0
    270c:	80 81       	ld	r24, Z
    270e:	8e 7f       	andi	r24, 0xFE	; 254
    2710:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    2712:	a5 e5       	ldi	r26, 0x55	; 85
    2714:	b0 e0       	ldi	r27, 0x00	; 0
    2716:	e5 e5       	ldi	r30, 0x55	; 85
    2718:	f0 e0       	ldi	r31, 0x00	; 0
    271a:	80 81       	ld	r24, Z
    271c:	82 60       	ori	r24, 0x02	; 2
    271e:	8c 93       	st	X, r24
    2720:	11 c0       	rjmp	.+34     	; 0x2744 <GPIOInterrupt_SetEdge+0x52>

	}
	else if (interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    2722:	89 81       	ldd	r24, Y+1	; 0x01
    2724:	84 30       	cpi	r24, 0x04	; 4
    2726:	71 f4       	brne	.+28     	; 0x2744 <GPIOInterrupt_SetEdge+0x52>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    2728:	a5 e5       	ldi	r26, 0x55	; 85
    272a:	b0 e0       	ldi	r27, 0x00	; 0
    272c:	e5 e5       	ldi	r30, 0x55	; 85
    272e:	f0 e0       	ldi	r31, 0x00	; 0
    2730:	80 81       	ld	r24, Z
    2732:	81 60       	ori	r24, 0x01	; 1
    2734:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    2736:	a5 e5       	ldi	r26, 0x55	; 85
    2738:	b0 e0       	ldi	r27, 0x00	; 0
    273a:	e5 e5       	ldi	r30, 0x55	; 85
    273c:	f0 e0       	ldi	r31, 0x00	; 0
    273e:	80 81       	ld	r24, Z
    2740:	82 60       	ori	r24, 0x02	; 2
    2742:	8c 93       	st	X, r24
	}

}
    2744:	0f 90       	pop	r0
    2746:	cf 91       	pop	r28
    2748:	df 91       	pop	r29
    274a:	08 95       	ret

0000274c <GPIOInterrupt_SetCallBack>:
void GPIOInterrupt_SetCallBack(	 void(*interruptFunctionPtr)(void))
{
    274c:	df 93       	push	r29
    274e:	cf 93       	push	r28
    2750:	00 d0       	rcall	.+0      	; 0x2752 <GPIOInterrupt_SetCallBack+0x6>
    2752:	cd b7       	in	r28, 0x3d	; 61
    2754:	de b7       	in	r29, 0x3e	; 62
    2756:	9a 83       	std	Y+2, r25	; 0x02
    2758:	89 83       	std	Y+1, r24	; 0x01
	GPIO_int0_ptr = interruptFunctionPtr;//local pointerto function ->fun//setcallback
    275a:	89 81       	ldd	r24, Y+1	; 0x01
    275c:	9a 81       	ldd	r25, Y+2	; 0x02
    275e:	90 93 1e 01 	sts	0x011E, r25
    2762:	80 93 1d 01 	sts	0x011D, r24

}
    2766:	0f 90       	pop	r0
    2768:	0f 90       	pop	r0
    276a:	cf 91       	pop	r28
    276c:	df 91       	pop	r29
    276e:	08 95       	ret

00002770 <__vector_1>:
//------------------------------------------
ISR(INT0_vect){
    2770:	1f 92       	push	r1
    2772:	0f 92       	push	r0
    2774:	0f b6       	in	r0, 0x3f	; 63
    2776:	0f 92       	push	r0
    2778:	11 24       	eor	r1, r1
    277a:	2f 93       	push	r18
    277c:	3f 93       	push	r19
    277e:	4f 93       	push	r20
    2780:	5f 93       	push	r21
    2782:	6f 93       	push	r22
    2784:	7f 93       	push	r23
    2786:	8f 93       	push	r24
    2788:	9f 93       	push	r25
    278a:	af 93       	push	r26
    278c:	bf 93       	push	r27
    278e:	ef 93       	push	r30
    2790:	ff 93       	push	r31
    2792:	df 93       	push	r29
    2794:	cf 93       	push	r28
    2796:	cd b7       	in	r28, 0x3d	; 61
    2798:	de b7       	in	r29, 0x3e	; 62

	GPIO_int0_ptr();
    279a:	e0 91 1d 01 	lds	r30, 0x011D
    279e:	f0 91 1e 01 	lds	r31, 0x011E
    27a2:	09 95       	icall
}
    27a4:	cf 91       	pop	r28
    27a6:	df 91       	pop	r29
    27a8:	ff 91       	pop	r31
    27aa:	ef 91       	pop	r30
    27ac:	bf 91       	pop	r27
    27ae:	af 91       	pop	r26
    27b0:	9f 91       	pop	r25
    27b2:	8f 91       	pop	r24
    27b4:	7f 91       	pop	r23
    27b6:	6f 91       	pop	r22
    27b8:	5f 91       	pop	r21
    27ba:	4f 91       	pop	r20
    27bc:	3f 91       	pop	r19
    27be:	2f 91       	pop	r18
    27c0:	0f 90       	pop	r0
    27c2:	0f be       	out	0x3f, r0	; 63
    27c4:	0f 90       	pop	r0
    27c6:	1f 90       	pop	r1
    27c8:	18 95       	reti

000027ca <__vector_3>:
//-------------------------------------
//ISR(INT1_vect){
//	(*GPIO_int1_ptr)();
//}
//-----------------------------------
ISR(INT2_vect){
    27ca:	1f 92       	push	r1
    27cc:	0f 92       	push	r0
    27ce:	0f b6       	in	r0, 0x3f	; 63
    27d0:	0f 92       	push	r0
    27d2:	11 24       	eor	r1, r1
    27d4:	2f 93       	push	r18
    27d6:	3f 93       	push	r19
    27d8:	4f 93       	push	r20
    27da:	5f 93       	push	r21
    27dc:	6f 93       	push	r22
    27de:	7f 93       	push	r23
    27e0:	8f 93       	push	r24
    27e2:	9f 93       	push	r25
    27e4:	af 93       	push	r26
    27e6:	bf 93       	push	r27
    27e8:	ef 93       	push	r30
    27ea:	ff 93       	push	r31
    27ec:	df 93       	push	r29
    27ee:	cf 93       	push	r28
    27f0:	cd b7       	in	r28, 0x3d	; 61
    27f2:	de b7       	in	r29, 0x3e	; 62
	(*GPIO_int2_ptr)();
    27f4:	e0 91 21 01 	lds	r30, 0x0121
    27f8:	f0 91 22 01 	lds	r31, 0x0122
    27fc:	09 95       	icall
}
    27fe:	cf 91       	pop	r28
    2800:	df 91       	pop	r29
    2802:	ff 91       	pop	r31
    2804:	ef 91       	pop	r30
    2806:	bf 91       	pop	r27
    2808:	af 91       	pop	r26
    280a:	9f 91       	pop	r25
    280c:	8f 91       	pop	r24
    280e:	7f 91       	pop	r23
    2810:	6f 91       	pop	r22
    2812:	5f 91       	pop	r21
    2814:	4f 91       	pop	r20
    2816:	3f 91       	pop	r19
    2818:	2f 91       	pop	r18
    281a:	0f 90       	pop	r0
    281c:	0f be       	out	0x3f, r0	; 63
    281e:	0f 90       	pop	r0
    2820:	1f 90       	pop	r1
    2822:	18 95       	reti

00002824 <LCD_WriteCommand>:
}
/************************************* 4 BIT Mode separated Pins functions********************************************/
#elif (LCD_MODE==M_4BIT_SEPARATED)

static void LCD_WriteCommand(uint8 Command)
{
    2824:	df 93       	push	r29
    2826:	cf 93       	push	r28
    2828:	cd b7       	in	r28, 0x3d	; 61
    282a:	de b7       	in	r29, 0x3e	; 62
    282c:	e9 97       	sbiw	r28, 0x39	; 57
    282e:	0f b6       	in	r0, 0x3f	; 63
    2830:	f8 94       	cli
    2832:	de bf       	out	0x3e, r29	; 62
    2834:	0f be       	out	0x3f, r0	; 63
    2836:	cd bf       	out	0x3d, r28	; 61
    2838:	89 af       	std	Y+57, r24	; 0x39
	GPIO_write_pin(LCD_PORT_CONTROL,RS,LOW);
    283a:	80 e0       	ldi	r24, 0x00	; 0
    283c:	61 e0       	ldi	r22, 0x01	; 1
    283e:	40 e0       	ldi	r20, 0x00	; 0
    2840:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,RW,LOW);
    2844:	80 e0       	ldi	r24, 0x00	; 0
    2846:	62 e0       	ldi	r22, 0x02	; 2
    2848:	40 e0       	ldi	r20, 0x00	; 0
    284a:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Command,4));
    284e:	89 ad       	ldd	r24, Y+57	; 0x39
    2850:	82 95       	swap	r24
    2852:	8f 70       	andi	r24, 0x0F	; 15
    2854:	98 2f       	mov	r25, r24
    2856:	91 70       	andi	r25, 0x01	; 1
    2858:	80 e0       	ldi	r24, 0x00	; 0
    285a:	64 e0       	ldi	r22, 0x04	; 4
    285c:	49 2f       	mov	r20, r25
    285e:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Command,5));
    2862:	89 ad       	ldd	r24, Y+57	; 0x39
    2864:	82 95       	swap	r24
    2866:	86 95       	lsr	r24
    2868:	87 70       	andi	r24, 0x07	; 7
    286a:	98 2f       	mov	r25, r24
    286c:	91 70       	andi	r25, 0x01	; 1
    286e:	80 e0       	ldi	r24, 0x00	; 0
    2870:	65 e0       	ldi	r22, 0x05	; 5
    2872:	49 2f       	mov	r20, r25
    2874:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Command,6));
    2878:	89 ad       	ldd	r24, Y+57	; 0x39
    287a:	82 95       	swap	r24
    287c:	86 95       	lsr	r24
    287e:	86 95       	lsr	r24
    2880:	83 70       	andi	r24, 0x03	; 3
    2882:	98 2f       	mov	r25, r24
    2884:	91 70       	andi	r25, 0x01	; 1
    2886:	80 e0       	ldi	r24, 0x00	; 0
    2888:	66 e0       	ldi	r22, 0x06	; 6
    288a:	49 2f       	mov	r20, r25
    288c:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Command,7));
    2890:	89 ad       	ldd	r24, Y+57	; 0x39
    2892:	98 2f       	mov	r25, r24
    2894:	99 1f       	adc	r25, r25
    2896:	99 27       	eor	r25, r25
    2898:	99 1f       	adc	r25, r25
    289a:	80 e0       	ldi	r24, 0x00	; 0
    289c:	67 e0       	ldi	r22, 0x07	; 7
    289e:	49 2f       	mov	r20, r25
    28a0:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    28a4:	80 e0       	ldi	r24, 0x00	; 0
    28a6:	63 e0       	ldi	r22, 0x03	; 3
    28a8:	41 e0       	ldi	r20, 0x01	; 1
    28aa:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    28ae:	80 e0       	ldi	r24, 0x00	; 0
    28b0:	90 e0       	ldi	r25, 0x00	; 0
    28b2:	a0 e0       	ldi	r26, 0x00	; 0
    28b4:	b0 e4       	ldi	r27, 0x40	; 64
    28b6:	8d ab       	std	Y+53, r24	; 0x35
    28b8:	9e ab       	std	Y+54, r25	; 0x36
    28ba:	af ab       	std	Y+55, r26	; 0x37
    28bc:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28be:	6d a9       	ldd	r22, Y+53	; 0x35
    28c0:	7e a9       	ldd	r23, Y+54	; 0x36
    28c2:	8f a9       	ldd	r24, Y+55	; 0x37
    28c4:	98 ad       	ldd	r25, Y+56	; 0x38
    28c6:	20 e0       	ldi	r18, 0x00	; 0
    28c8:	30 e0       	ldi	r19, 0x00	; 0
    28ca:	4a e7       	ldi	r20, 0x7A	; 122
    28cc:	55 e4       	ldi	r21, 0x45	; 69
    28ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28d2:	dc 01       	movw	r26, r24
    28d4:	cb 01       	movw	r24, r22
    28d6:	89 ab       	std	Y+49, r24	; 0x31
    28d8:	9a ab       	std	Y+50, r25	; 0x32
    28da:	ab ab       	std	Y+51, r26	; 0x33
    28dc:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    28de:	69 a9       	ldd	r22, Y+49	; 0x31
    28e0:	7a a9       	ldd	r23, Y+50	; 0x32
    28e2:	8b a9       	ldd	r24, Y+51	; 0x33
    28e4:	9c a9       	ldd	r25, Y+52	; 0x34
    28e6:	20 e0       	ldi	r18, 0x00	; 0
    28e8:	30 e0       	ldi	r19, 0x00	; 0
    28ea:	40 e8       	ldi	r20, 0x80	; 128
    28ec:	5f e3       	ldi	r21, 0x3F	; 63
    28ee:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    28f2:	88 23       	and	r24, r24
    28f4:	2c f4       	brge	.+10     	; 0x2900 <LCD_WriteCommand+0xdc>
		__ticks = 1;
    28f6:	81 e0       	ldi	r24, 0x01	; 1
    28f8:	90 e0       	ldi	r25, 0x00	; 0
    28fa:	98 ab       	std	Y+48, r25	; 0x30
    28fc:	8f a7       	std	Y+47, r24	; 0x2f
    28fe:	3f c0       	rjmp	.+126    	; 0x297e <LCD_WriteCommand+0x15a>
	else if (__tmp > 65535)
    2900:	69 a9       	ldd	r22, Y+49	; 0x31
    2902:	7a a9       	ldd	r23, Y+50	; 0x32
    2904:	8b a9       	ldd	r24, Y+51	; 0x33
    2906:	9c a9       	ldd	r25, Y+52	; 0x34
    2908:	20 e0       	ldi	r18, 0x00	; 0
    290a:	3f ef       	ldi	r19, 0xFF	; 255
    290c:	4f e7       	ldi	r20, 0x7F	; 127
    290e:	57 e4       	ldi	r21, 0x47	; 71
    2910:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2914:	18 16       	cp	r1, r24
    2916:	4c f5       	brge	.+82     	; 0x296a <LCD_WriteCommand+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2918:	6d a9       	ldd	r22, Y+53	; 0x35
    291a:	7e a9       	ldd	r23, Y+54	; 0x36
    291c:	8f a9       	ldd	r24, Y+55	; 0x37
    291e:	98 ad       	ldd	r25, Y+56	; 0x38
    2920:	20 e0       	ldi	r18, 0x00	; 0
    2922:	30 e0       	ldi	r19, 0x00	; 0
    2924:	40 e2       	ldi	r20, 0x20	; 32
    2926:	51 e4       	ldi	r21, 0x41	; 65
    2928:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    292c:	dc 01       	movw	r26, r24
    292e:	cb 01       	movw	r24, r22
    2930:	bc 01       	movw	r22, r24
    2932:	cd 01       	movw	r24, r26
    2934:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2938:	dc 01       	movw	r26, r24
    293a:	cb 01       	movw	r24, r22
    293c:	98 ab       	std	Y+48, r25	; 0x30
    293e:	8f a7       	std	Y+47, r24	; 0x2f
    2940:	0f c0       	rjmp	.+30     	; 0x2960 <LCD_WriteCommand+0x13c>
    2942:	80 e9       	ldi	r24, 0x90	; 144
    2944:	91 e0       	ldi	r25, 0x01	; 1
    2946:	9e a7       	std	Y+46, r25	; 0x2e
    2948:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    294a:	8d a5       	ldd	r24, Y+45	; 0x2d
    294c:	9e a5       	ldd	r25, Y+46	; 0x2e
    294e:	01 97       	sbiw	r24, 0x01	; 1
    2950:	f1 f7       	brne	.-4      	; 0x294e <LCD_WriteCommand+0x12a>
    2952:	9e a7       	std	Y+46, r25	; 0x2e
    2954:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2956:	8f a5       	ldd	r24, Y+47	; 0x2f
    2958:	98 a9       	ldd	r25, Y+48	; 0x30
    295a:	01 97       	sbiw	r24, 0x01	; 1
    295c:	98 ab       	std	Y+48, r25	; 0x30
    295e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2960:	8f a5       	ldd	r24, Y+47	; 0x2f
    2962:	98 a9       	ldd	r25, Y+48	; 0x30
    2964:	00 97       	sbiw	r24, 0x00	; 0
    2966:	69 f7       	brne	.-38     	; 0x2942 <LCD_WriteCommand+0x11e>
    2968:	14 c0       	rjmp	.+40     	; 0x2992 <LCD_WriteCommand+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    296a:	69 a9       	ldd	r22, Y+49	; 0x31
    296c:	7a a9       	ldd	r23, Y+50	; 0x32
    296e:	8b a9       	ldd	r24, Y+51	; 0x33
    2970:	9c a9       	ldd	r25, Y+52	; 0x34
    2972:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2976:	dc 01       	movw	r26, r24
    2978:	cb 01       	movw	r24, r22
    297a:	98 ab       	std	Y+48, r25	; 0x30
    297c:	8f a7       	std	Y+47, r24	; 0x2f
    297e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2980:	98 a9       	ldd	r25, Y+48	; 0x30
    2982:	9c a7       	std	Y+44, r25	; 0x2c
    2984:	8b a7       	std	Y+43, r24	; 0x2b
    2986:	8b a5       	ldd	r24, Y+43	; 0x2b
    2988:	9c a5       	ldd	r25, Y+44	; 0x2c
    298a:	01 97       	sbiw	r24, 0x01	; 1
    298c:	f1 f7       	brne	.-4      	; 0x298a <LCD_WriteCommand+0x166>
    298e:	9c a7       	std	Y+44, r25	; 0x2c
    2990:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    2992:	80 e0       	ldi	r24, 0x00	; 0
    2994:	63 e0       	ldi	r22, 0x03	; 3
    2996:	40 e0       	ldi	r20, 0x00	; 0
    2998:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    299c:	80 e0       	ldi	r24, 0x00	; 0
    299e:	90 e0       	ldi	r25, 0x00	; 0
    29a0:	a0 e0       	ldi	r26, 0x00	; 0
    29a2:	b0 e4       	ldi	r27, 0x40	; 64
    29a4:	8f a3       	std	Y+39, r24	; 0x27
    29a6:	98 a7       	std	Y+40, r25	; 0x28
    29a8:	a9 a7       	std	Y+41, r26	; 0x29
    29aa:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    29ac:	6f a1       	ldd	r22, Y+39	; 0x27
    29ae:	78 a5       	ldd	r23, Y+40	; 0x28
    29b0:	89 a5       	ldd	r24, Y+41	; 0x29
    29b2:	9a a5       	ldd	r25, Y+42	; 0x2a
    29b4:	20 e0       	ldi	r18, 0x00	; 0
    29b6:	30 e0       	ldi	r19, 0x00	; 0
    29b8:	4a e7       	ldi	r20, 0x7A	; 122
    29ba:	55 e4       	ldi	r21, 0x45	; 69
    29bc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29c0:	dc 01       	movw	r26, r24
    29c2:	cb 01       	movw	r24, r22
    29c4:	8b a3       	std	Y+35, r24	; 0x23
    29c6:	9c a3       	std	Y+36, r25	; 0x24
    29c8:	ad a3       	std	Y+37, r26	; 0x25
    29ca:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    29cc:	6b a1       	ldd	r22, Y+35	; 0x23
    29ce:	7c a1       	ldd	r23, Y+36	; 0x24
    29d0:	8d a1       	ldd	r24, Y+37	; 0x25
    29d2:	9e a1       	ldd	r25, Y+38	; 0x26
    29d4:	20 e0       	ldi	r18, 0x00	; 0
    29d6:	30 e0       	ldi	r19, 0x00	; 0
    29d8:	40 e8       	ldi	r20, 0x80	; 128
    29da:	5f e3       	ldi	r21, 0x3F	; 63
    29dc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    29e0:	88 23       	and	r24, r24
    29e2:	2c f4       	brge	.+10     	; 0x29ee <LCD_WriteCommand+0x1ca>
		__ticks = 1;
    29e4:	81 e0       	ldi	r24, 0x01	; 1
    29e6:	90 e0       	ldi	r25, 0x00	; 0
    29e8:	9a a3       	std	Y+34, r25	; 0x22
    29ea:	89 a3       	std	Y+33, r24	; 0x21
    29ec:	3f c0       	rjmp	.+126    	; 0x2a6c <LCD_WriteCommand+0x248>
	else if (__tmp > 65535)
    29ee:	6b a1       	ldd	r22, Y+35	; 0x23
    29f0:	7c a1       	ldd	r23, Y+36	; 0x24
    29f2:	8d a1       	ldd	r24, Y+37	; 0x25
    29f4:	9e a1       	ldd	r25, Y+38	; 0x26
    29f6:	20 e0       	ldi	r18, 0x00	; 0
    29f8:	3f ef       	ldi	r19, 0xFF	; 255
    29fa:	4f e7       	ldi	r20, 0x7F	; 127
    29fc:	57 e4       	ldi	r21, 0x47	; 71
    29fe:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a02:	18 16       	cp	r1, r24
    2a04:	4c f5       	brge	.+82     	; 0x2a58 <LCD_WriteCommand+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a06:	6f a1       	ldd	r22, Y+39	; 0x27
    2a08:	78 a5       	ldd	r23, Y+40	; 0x28
    2a0a:	89 a5       	ldd	r24, Y+41	; 0x29
    2a0c:	9a a5       	ldd	r25, Y+42	; 0x2a
    2a0e:	20 e0       	ldi	r18, 0x00	; 0
    2a10:	30 e0       	ldi	r19, 0x00	; 0
    2a12:	40 e2       	ldi	r20, 0x20	; 32
    2a14:	51 e4       	ldi	r21, 0x41	; 65
    2a16:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a1a:	dc 01       	movw	r26, r24
    2a1c:	cb 01       	movw	r24, r22
    2a1e:	bc 01       	movw	r22, r24
    2a20:	cd 01       	movw	r24, r26
    2a22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a26:	dc 01       	movw	r26, r24
    2a28:	cb 01       	movw	r24, r22
    2a2a:	9a a3       	std	Y+34, r25	; 0x22
    2a2c:	89 a3       	std	Y+33, r24	; 0x21
    2a2e:	0f c0       	rjmp	.+30     	; 0x2a4e <LCD_WriteCommand+0x22a>
    2a30:	80 e9       	ldi	r24, 0x90	; 144
    2a32:	91 e0       	ldi	r25, 0x01	; 1
    2a34:	98 a3       	std	Y+32, r25	; 0x20
    2a36:	8f 8f       	std	Y+31, r24	; 0x1f
    2a38:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2a3a:	98 a1       	ldd	r25, Y+32	; 0x20
    2a3c:	01 97       	sbiw	r24, 0x01	; 1
    2a3e:	f1 f7       	brne	.-4      	; 0x2a3c <LCD_WriteCommand+0x218>
    2a40:	98 a3       	std	Y+32, r25	; 0x20
    2a42:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a44:	89 a1       	ldd	r24, Y+33	; 0x21
    2a46:	9a a1       	ldd	r25, Y+34	; 0x22
    2a48:	01 97       	sbiw	r24, 0x01	; 1
    2a4a:	9a a3       	std	Y+34, r25	; 0x22
    2a4c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a4e:	89 a1       	ldd	r24, Y+33	; 0x21
    2a50:	9a a1       	ldd	r25, Y+34	; 0x22
    2a52:	00 97       	sbiw	r24, 0x00	; 0
    2a54:	69 f7       	brne	.-38     	; 0x2a30 <LCD_WriteCommand+0x20c>
    2a56:	14 c0       	rjmp	.+40     	; 0x2a80 <LCD_WriteCommand+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a58:	6b a1       	ldd	r22, Y+35	; 0x23
    2a5a:	7c a1       	ldd	r23, Y+36	; 0x24
    2a5c:	8d a1       	ldd	r24, Y+37	; 0x25
    2a5e:	9e a1       	ldd	r25, Y+38	; 0x26
    2a60:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a64:	dc 01       	movw	r26, r24
    2a66:	cb 01       	movw	r24, r22
    2a68:	9a a3       	std	Y+34, r25	; 0x22
    2a6a:	89 a3       	std	Y+33, r24	; 0x21
    2a6c:	89 a1       	ldd	r24, Y+33	; 0x21
    2a6e:	9a a1       	ldd	r25, Y+34	; 0x22
    2a70:	9e 8f       	std	Y+30, r25	; 0x1e
    2a72:	8d 8f       	std	Y+29, r24	; 0x1d
    2a74:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2a76:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2a78:	01 97       	sbiw	r24, 0x01	; 1
    2a7a:	f1 f7       	brne	.-4      	; 0x2a78 <LCD_WriteCommand+0x254>
    2a7c:	9e 8f       	std	Y+30, r25	; 0x1e
    2a7e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Command,0));
    2a80:	89 ad       	ldd	r24, Y+57	; 0x39
    2a82:	98 2f       	mov	r25, r24
    2a84:	91 70       	andi	r25, 0x01	; 1
    2a86:	80 e0       	ldi	r24, 0x00	; 0
    2a88:	64 e0       	ldi	r22, 0x04	; 4
    2a8a:	49 2f       	mov	r20, r25
    2a8c:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Command,1));
    2a90:	89 ad       	ldd	r24, Y+57	; 0x39
    2a92:	86 95       	lsr	r24
    2a94:	98 2f       	mov	r25, r24
    2a96:	91 70       	andi	r25, 0x01	; 1
    2a98:	80 e0       	ldi	r24, 0x00	; 0
    2a9a:	65 e0       	ldi	r22, 0x05	; 5
    2a9c:	49 2f       	mov	r20, r25
    2a9e:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Command,2));
    2aa2:	89 ad       	ldd	r24, Y+57	; 0x39
    2aa4:	86 95       	lsr	r24
    2aa6:	86 95       	lsr	r24
    2aa8:	98 2f       	mov	r25, r24
    2aaa:	91 70       	andi	r25, 0x01	; 1
    2aac:	80 e0       	ldi	r24, 0x00	; 0
    2aae:	66 e0       	ldi	r22, 0x06	; 6
    2ab0:	49 2f       	mov	r20, r25
    2ab2:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Command,3));
    2ab6:	89 ad       	ldd	r24, Y+57	; 0x39
    2ab8:	86 95       	lsr	r24
    2aba:	86 95       	lsr	r24
    2abc:	86 95       	lsr	r24
    2abe:	98 2f       	mov	r25, r24
    2ac0:	91 70       	andi	r25, 0x01	; 1
    2ac2:	80 e0       	ldi	r24, 0x00	; 0
    2ac4:	67 e0       	ldi	r22, 0x07	; 7
    2ac6:	49 2f       	mov	r20, r25
    2ac8:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    2acc:	80 e0       	ldi	r24, 0x00	; 0
    2ace:	63 e0       	ldi	r22, 0x03	; 3
    2ad0:	41 e0       	ldi	r20, 0x01	; 1
    2ad2:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    2ad6:	80 e0       	ldi	r24, 0x00	; 0
    2ad8:	90 e0       	ldi	r25, 0x00	; 0
    2ada:	a0 e0       	ldi	r26, 0x00	; 0
    2adc:	b0 e4       	ldi	r27, 0x40	; 64
    2ade:	89 8f       	std	Y+25, r24	; 0x19
    2ae0:	9a 8f       	std	Y+26, r25	; 0x1a
    2ae2:	ab 8f       	std	Y+27, r26	; 0x1b
    2ae4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ae6:	69 8d       	ldd	r22, Y+25	; 0x19
    2ae8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2aea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2aec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2aee:	20 e0       	ldi	r18, 0x00	; 0
    2af0:	30 e0       	ldi	r19, 0x00	; 0
    2af2:	4a e7       	ldi	r20, 0x7A	; 122
    2af4:	55 e4       	ldi	r21, 0x45	; 69
    2af6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2afa:	dc 01       	movw	r26, r24
    2afc:	cb 01       	movw	r24, r22
    2afe:	8d 8b       	std	Y+21, r24	; 0x15
    2b00:	9e 8b       	std	Y+22, r25	; 0x16
    2b02:	af 8b       	std	Y+23, r26	; 0x17
    2b04:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2b06:	6d 89       	ldd	r22, Y+21	; 0x15
    2b08:	7e 89       	ldd	r23, Y+22	; 0x16
    2b0a:	8f 89       	ldd	r24, Y+23	; 0x17
    2b0c:	98 8d       	ldd	r25, Y+24	; 0x18
    2b0e:	20 e0       	ldi	r18, 0x00	; 0
    2b10:	30 e0       	ldi	r19, 0x00	; 0
    2b12:	40 e8       	ldi	r20, 0x80	; 128
    2b14:	5f e3       	ldi	r21, 0x3F	; 63
    2b16:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b1a:	88 23       	and	r24, r24
    2b1c:	2c f4       	brge	.+10     	; 0x2b28 <LCD_WriteCommand+0x304>
		__ticks = 1;
    2b1e:	81 e0       	ldi	r24, 0x01	; 1
    2b20:	90 e0       	ldi	r25, 0x00	; 0
    2b22:	9c 8b       	std	Y+20, r25	; 0x14
    2b24:	8b 8b       	std	Y+19, r24	; 0x13
    2b26:	3f c0       	rjmp	.+126    	; 0x2ba6 <LCD_WriteCommand+0x382>
	else if (__tmp > 65535)
    2b28:	6d 89       	ldd	r22, Y+21	; 0x15
    2b2a:	7e 89       	ldd	r23, Y+22	; 0x16
    2b2c:	8f 89       	ldd	r24, Y+23	; 0x17
    2b2e:	98 8d       	ldd	r25, Y+24	; 0x18
    2b30:	20 e0       	ldi	r18, 0x00	; 0
    2b32:	3f ef       	ldi	r19, 0xFF	; 255
    2b34:	4f e7       	ldi	r20, 0x7F	; 127
    2b36:	57 e4       	ldi	r21, 0x47	; 71
    2b38:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2b3c:	18 16       	cp	r1, r24
    2b3e:	4c f5       	brge	.+82     	; 0x2b92 <LCD_WriteCommand+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b40:	69 8d       	ldd	r22, Y+25	; 0x19
    2b42:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b44:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b46:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b48:	20 e0       	ldi	r18, 0x00	; 0
    2b4a:	30 e0       	ldi	r19, 0x00	; 0
    2b4c:	40 e2       	ldi	r20, 0x20	; 32
    2b4e:	51 e4       	ldi	r21, 0x41	; 65
    2b50:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b54:	dc 01       	movw	r26, r24
    2b56:	cb 01       	movw	r24, r22
    2b58:	bc 01       	movw	r22, r24
    2b5a:	cd 01       	movw	r24, r26
    2b5c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b60:	dc 01       	movw	r26, r24
    2b62:	cb 01       	movw	r24, r22
    2b64:	9c 8b       	std	Y+20, r25	; 0x14
    2b66:	8b 8b       	std	Y+19, r24	; 0x13
    2b68:	0f c0       	rjmp	.+30     	; 0x2b88 <LCD_WriteCommand+0x364>
    2b6a:	80 e9       	ldi	r24, 0x90	; 144
    2b6c:	91 e0       	ldi	r25, 0x01	; 1
    2b6e:	9a 8b       	std	Y+18, r25	; 0x12
    2b70:	89 8b       	std	Y+17, r24	; 0x11
    2b72:	89 89       	ldd	r24, Y+17	; 0x11
    2b74:	9a 89       	ldd	r25, Y+18	; 0x12
    2b76:	01 97       	sbiw	r24, 0x01	; 1
    2b78:	f1 f7       	brne	.-4      	; 0x2b76 <LCD_WriteCommand+0x352>
    2b7a:	9a 8b       	std	Y+18, r25	; 0x12
    2b7c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b7e:	8b 89       	ldd	r24, Y+19	; 0x13
    2b80:	9c 89       	ldd	r25, Y+20	; 0x14
    2b82:	01 97       	sbiw	r24, 0x01	; 1
    2b84:	9c 8b       	std	Y+20, r25	; 0x14
    2b86:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b88:	8b 89       	ldd	r24, Y+19	; 0x13
    2b8a:	9c 89       	ldd	r25, Y+20	; 0x14
    2b8c:	00 97       	sbiw	r24, 0x00	; 0
    2b8e:	69 f7       	brne	.-38     	; 0x2b6a <LCD_WriteCommand+0x346>
    2b90:	14 c0       	rjmp	.+40     	; 0x2bba <LCD_WriteCommand+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b92:	6d 89       	ldd	r22, Y+21	; 0x15
    2b94:	7e 89       	ldd	r23, Y+22	; 0x16
    2b96:	8f 89       	ldd	r24, Y+23	; 0x17
    2b98:	98 8d       	ldd	r25, Y+24	; 0x18
    2b9a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b9e:	dc 01       	movw	r26, r24
    2ba0:	cb 01       	movw	r24, r22
    2ba2:	9c 8b       	std	Y+20, r25	; 0x14
    2ba4:	8b 8b       	std	Y+19, r24	; 0x13
    2ba6:	8b 89       	ldd	r24, Y+19	; 0x13
    2ba8:	9c 89       	ldd	r25, Y+20	; 0x14
    2baa:	98 8b       	std	Y+16, r25	; 0x10
    2bac:	8f 87       	std	Y+15, r24	; 0x0f
    2bae:	8f 85       	ldd	r24, Y+15	; 0x0f
    2bb0:	98 89       	ldd	r25, Y+16	; 0x10
    2bb2:	01 97       	sbiw	r24, 0x01	; 1
    2bb4:	f1 f7       	brne	.-4      	; 0x2bb2 <LCD_WriteCommand+0x38e>
    2bb6:	98 8b       	std	Y+16, r25	; 0x10
    2bb8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    2bba:	80 e0       	ldi	r24, 0x00	; 0
    2bbc:	63 e0       	ldi	r22, 0x03	; 3
    2bbe:	40 e0       	ldi	r20, 0x00	; 0
    2bc0:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    2bc4:	80 e0       	ldi	r24, 0x00	; 0
    2bc6:	90 e0       	ldi	r25, 0x00	; 0
    2bc8:	a0 e0       	ldi	r26, 0x00	; 0
    2bca:	b0 e4       	ldi	r27, 0x40	; 64
    2bcc:	8b 87       	std	Y+11, r24	; 0x0b
    2bce:	9c 87       	std	Y+12, r25	; 0x0c
    2bd0:	ad 87       	std	Y+13, r26	; 0x0d
    2bd2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2bd4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bd6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bd8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bda:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bdc:	20 e0       	ldi	r18, 0x00	; 0
    2bde:	30 e0       	ldi	r19, 0x00	; 0
    2be0:	4a e7       	ldi	r20, 0x7A	; 122
    2be2:	55 e4       	ldi	r21, 0x45	; 69
    2be4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2be8:	dc 01       	movw	r26, r24
    2bea:	cb 01       	movw	r24, r22
    2bec:	8f 83       	std	Y+7, r24	; 0x07
    2bee:	98 87       	std	Y+8, r25	; 0x08
    2bf0:	a9 87       	std	Y+9, r26	; 0x09
    2bf2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2bf4:	6f 81       	ldd	r22, Y+7	; 0x07
    2bf6:	78 85       	ldd	r23, Y+8	; 0x08
    2bf8:	89 85       	ldd	r24, Y+9	; 0x09
    2bfa:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bfc:	20 e0       	ldi	r18, 0x00	; 0
    2bfe:	30 e0       	ldi	r19, 0x00	; 0
    2c00:	40 e8       	ldi	r20, 0x80	; 128
    2c02:	5f e3       	ldi	r21, 0x3F	; 63
    2c04:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2c08:	88 23       	and	r24, r24
    2c0a:	2c f4       	brge	.+10     	; 0x2c16 <LCD_WriteCommand+0x3f2>
		__ticks = 1;
    2c0c:	81 e0       	ldi	r24, 0x01	; 1
    2c0e:	90 e0       	ldi	r25, 0x00	; 0
    2c10:	9e 83       	std	Y+6, r25	; 0x06
    2c12:	8d 83       	std	Y+5, r24	; 0x05
    2c14:	3f c0       	rjmp	.+126    	; 0x2c94 <LCD_WriteCommand+0x470>
	else if (__tmp > 65535)
    2c16:	6f 81       	ldd	r22, Y+7	; 0x07
    2c18:	78 85       	ldd	r23, Y+8	; 0x08
    2c1a:	89 85       	ldd	r24, Y+9	; 0x09
    2c1c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c1e:	20 e0       	ldi	r18, 0x00	; 0
    2c20:	3f ef       	ldi	r19, 0xFF	; 255
    2c22:	4f e7       	ldi	r20, 0x7F	; 127
    2c24:	57 e4       	ldi	r21, 0x47	; 71
    2c26:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2c2a:	18 16       	cp	r1, r24
    2c2c:	4c f5       	brge	.+82     	; 0x2c80 <LCD_WriteCommand+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c2e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c30:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c32:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c34:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c36:	20 e0       	ldi	r18, 0x00	; 0
    2c38:	30 e0       	ldi	r19, 0x00	; 0
    2c3a:	40 e2       	ldi	r20, 0x20	; 32
    2c3c:	51 e4       	ldi	r21, 0x41	; 65
    2c3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c42:	dc 01       	movw	r26, r24
    2c44:	cb 01       	movw	r24, r22
    2c46:	bc 01       	movw	r22, r24
    2c48:	cd 01       	movw	r24, r26
    2c4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c4e:	dc 01       	movw	r26, r24
    2c50:	cb 01       	movw	r24, r22
    2c52:	9e 83       	std	Y+6, r25	; 0x06
    2c54:	8d 83       	std	Y+5, r24	; 0x05
    2c56:	0f c0       	rjmp	.+30     	; 0x2c76 <LCD_WriteCommand+0x452>
    2c58:	80 e9       	ldi	r24, 0x90	; 144
    2c5a:	91 e0       	ldi	r25, 0x01	; 1
    2c5c:	9c 83       	std	Y+4, r25	; 0x04
    2c5e:	8b 83       	std	Y+3, r24	; 0x03
    2c60:	8b 81       	ldd	r24, Y+3	; 0x03
    2c62:	9c 81       	ldd	r25, Y+4	; 0x04
    2c64:	01 97       	sbiw	r24, 0x01	; 1
    2c66:	f1 f7       	brne	.-4      	; 0x2c64 <LCD_WriteCommand+0x440>
    2c68:	9c 83       	std	Y+4, r25	; 0x04
    2c6a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c6c:	8d 81       	ldd	r24, Y+5	; 0x05
    2c6e:	9e 81       	ldd	r25, Y+6	; 0x06
    2c70:	01 97       	sbiw	r24, 0x01	; 1
    2c72:	9e 83       	std	Y+6, r25	; 0x06
    2c74:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c76:	8d 81       	ldd	r24, Y+5	; 0x05
    2c78:	9e 81       	ldd	r25, Y+6	; 0x06
    2c7a:	00 97       	sbiw	r24, 0x00	; 0
    2c7c:	69 f7       	brne	.-38     	; 0x2c58 <LCD_WriteCommand+0x434>
    2c7e:	14 c0       	rjmp	.+40     	; 0x2ca8 <LCD_WriteCommand+0x484>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c80:	6f 81       	ldd	r22, Y+7	; 0x07
    2c82:	78 85       	ldd	r23, Y+8	; 0x08
    2c84:	89 85       	ldd	r24, Y+9	; 0x09
    2c86:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c8c:	dc 01       	movw	r26, r24
    2c8e:	cb 01       	movw	r24, r22
    2c90:	9e 83       	std	Y+6, r25	; 0x06
    2c92:	8d 83       	std	Y+5, r24	; 0x05
    2c94:	8d 81       	ldd	r24, Y+5	; 0x05
    2c96:	9e 81       	ldd	r25, Y+6	; 0x06
    2c98:	9a 83       	std	Y+2, r25	; 0x02
    2c9a:	89 83       	std	Y+1, r24	; 0x01
    2c9c:	89 81       	ldd	r24, Y+1	; 0x01
    2c9e:	9a 81       	ldd	r25, Y+2	; 0x02
    2ca0:	01 97       	sbiw	r24, 0x01	; 1
    2ca2:	f1 f7       	brne	.-4      	; 0x2ca0 <LCD_WriteCommand+0x47c>
    2ca4:	9a 83       	std	Y+2, r25	; 0x02
    2ca6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    2ca8:	e9 96       	adiw	r28, 0x39	; 57
    2caa:	0f b6       	in	r0, 0x3f	; 63
    2cac:	f8 94       	cli
    2cae:	de bf       	out	0x3e, r29	; 62
    2cb0:	0f be       	out	0x3f, r0	; 63
    2cb2:	cd bf       	out	0x3d, r28	; 61
    2cb4:	cf 91       	pop	r28
    2cb6:	df 91       	pop	r29
    2cb8:	08 95       	ret

00002cba <LCD_WriteData>:

static void LCD_WriteData(uint8 Data)
{
    2cba:	df 93       	push	r29
    2cbc:	cf 93       	push	r28
    2cbe:	cd b7       	in	r28, 0x3d	; 61
    2cc0:	de b7       	in	r29, 0x3e	; 62
    2cc2:	e9 97       	sbiw	r28, 0x39	; 57
    2cc4:	0f b6       	in	r0, 0x3f	; 63
    2cc6:	f8 94       	cli
    2cc8:	de bf       	out	0x3e, r29	; 62
    2cca:	0f be       	out	0x3f, r0	; 63
    2ccc:	cd bf       	out	0x3d, r28	; 61
    2cce:	89 af       	std	Y+57, r24	; 0x39
	GPIO_write_pin(LCD_PORT_CONTROL,RS,HIGH);
    2cd0:	80 e0       	ldi	r24, 0x00	; 0
    2cd2:	61 e0       	ldi	r22, 0x01	; 1
    2cd4:	41 e0       	ldi	r20, 0x01	; 1
    2cd6:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,RW,LOW);
    2cda:	80 e0       	ldi	r24, 0x00	; 0
    2cdc:	62 e0       	ldi	r22, 0x02	; 2
    2cde:	40 e0       	ldi	r20, 0x00	; 0
    2ce0:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Data,4));
    2ce4:	89 ad       	ldd	r24, Y+57	; 0x39
    2ce6:	82 95       	swap	r24
    2ce8:	8f 70       	andi	r24, 0x0F	; 15
    2cea:	98 2f       	mov	r25, r24
    2cec:	91 70       	andi	r25, 0x01	; 1
    2cee:	80 e0       	ldi	r24, 0x00	; 0
    2cf0:	64 e0       	ldi	r22, 0x04	; 4
    2cf2:	49 2f       	mov	r20, r25
    2cf4:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Data,5));
    2cf8:	89 ad       	ldd	r24, Y+57	; 0x39
    2cfa:	82 95       	swap	r24
    2cfc:	86 95       	lsr	r24
    2cfe:	87 70       	andi	r24, 0x07	; 7
    2d00:	98 2f       	mov	r25, r24
    2d02:	91 70       	andi	r25, 0x01	; 1
    2d04:	80 e0       	ldi	r24, 0x00	; 0
    2d06:	65 e0       	ldi	r22, 0x05	; 5
    2d08:	49 2f       	mov	r20, r25
    2d0a:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Data,6));
    2d0e:	89 ad       	ldd	r24, Y+57	; 0x39
    2d10:	82 95       	swap	r24
    2d12:	86 95       	lsr	r24
    2d14:	86 95       	lsr	r24
    2d16:	83 70       	andi	r24, 0x03	; 3
    2d18:	98 2f       	mov	r25, r24
    2d1a:	91 70       	andi	r25, 0x01	; 1
    2d1c:	80 e0       	ldi	r24, 0x00	; 0
    2d1e:	66 e0       	ldi	r22, 0x06	; 6
    2d20:	49 2f       	mov	r20, r25
    2d22:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Data,7));
    2d26:	89 ad       	ldd	r24, Y+57	; 0x39
    2d28:	98 2f       	mov	r25, r24
    2d2a:	99 1f       	adc	r25, r25
    2d2c:	99 27       	eor	r25, r25
    2d2e:	99 1f       	adc	r25, r25
    2d30:	80 e0       	ldi	r24, 0x00	; 0
    2d32:	67 e0       	ldi	r22, 0x07	; 7
    2d34:	49 2f       	mov	r20, r25
    2d36:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    2d3a:	80 e0       	ldi	r24, 0x00	; 0
    2d3c:	63 e0       	ldi	r22, 0x03	; 3
    2d3e:	41 e0       	ldi	r20, 0x01	; 1
    2d40:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    2d44:	80 e0       	ldi	r24, 0x00	; 0
    2d46:	90 e0       	ldi	r25, 0x00	; 0
    2d48:	a0 e0       	ldi	r26, 0x00	; 0
    2d4a:	b0 e4       	ldi	r27, 0x40	; 64
    2d4c:	8d ab       	std	Y+53, r24	; 0x35
    2d4e:	9e ab       	std	Y+54, r25	; 0x36
    2d50:	af ab       	std	Y+55, r26	; 0x37
    2d52:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d54:	6d a9       	ldd	r22, Y+53	; 0x35
    2d56:	7e a9       	ldd	r23, Y+54	; 0x36
    2d58:	8f a9       	ldd	r24, Y+55	; 0x37
    2d5a:	98 ad       	ldd	r25, Y+56	; 0x38
    2d5c:	20 e0       	ldi	r18, 0x00	; 0
    2d5e:	30 e0       	ldi	r19, 0x00	; 0
    2d60:	4a e7       	ldi	r20, 0x7A	; 122
    2d62:	55 e4       	ldi	r21, 0x45	; 69
    2d64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d68:	dc 01       	movw	r26, r24
    2d6a:	cb 01       	movw	r24, r22
    2d6c:	89 ab       	std	Y+49, r24	; 0x31
    2d6e:	9a ab       	std	Y+50, r25	; 0x32
    2d70:	ab ab       	std	Y+51, r26	; 0x33
    2d72:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2d74:	69 a9       	ldd	r22, Y+49	; 0x31
    2d76:	7a a9       	ldd	r23, Y+50	; 0x32
    2d78:	8b a9       	ldd	r24, Y+51	; 0x33
    2d7a:	9c a9       	ldd	r25, Y+52	; 0x34
    2d7c:	20 e0       	ldi	r18, 0x00	; 0
    2d7e:	30 e0       	ldi	r19, 0x00	; 0
    2d80:	40 e8       	ldi	r20, 0x80	; 128
    2d82:	5f e3       	ldi	r21, 0x3F	; 63
    2d84:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2d88:	88 23       	and	r24, r24
    2d8a:	2c f4       	brge	.+10     	; 0x2d96 <LCD_WriteData+0xdc>
		__ticks = 1;
    2d8c:	81 e0       	ldi	r24, 0x01	; 1
    2d8e:	90 e0       	ldi	r25, 0x00	; 0
    2d90:	98 ab       	std	Y+48, r25	; 0x30
    2d92:	8f a7       	std	Y+47, r24	; 0x2f
    2d94:	3f c0       	rjmp	.+126    	; 0x2e14 <LCD_WriteData+0x15a>
	else if (__tmp > 65535)
    2d96:	69 a9       	ldd	r22, Y+49	; 0x31
    2d98:	7a a9       	ldd	r23, Y+50	; 0x32
    2d9a:	8b a9       	ldd	r24, Y+51	; 0x33
    2d9c:	9c a9       	ldd	r25, Y+52	; 0x34
    2d9e:	20 e0       	ldi	r18, 0x00	; 0
    2da0:	3f ef       	ldi	r19, 0xFF	; 255
    2da2:	4f e7       	ldi	r20, 0x7F	; 127
    2da4:	57 e4       	ldi	r21, 0x47	; 71
    2da6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2daa:	18 16       	cp	r1, r24
    2dac:	4c f5       	brge	.+82     	; 0x2e00 <LCD_WriteData+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2dae:	6d a9       	ldd	r22, Y+53	; 0x35
    2db0:	7e a9       	ldd	r23, Y+54	; 0x36
    2db2:	8f a9       	ldd	r24, Y+55	; 0x37
    2db4:	98 ad       	ldd	r25, Y+56	; 0x38
    2db6:	20 e0       	ldi	r18, 0x00	; 0
    2db8:	30 e0       	ldi	r19, 0x00	; 0
    2dba:	40 e2       	ldi	r20, 0x20	; 32
    2dbc:	51 e4       	ldi	r21, 0x41	; 65
    2dbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dc2:	dc 01       	movw	r26, r24
    2dc4:	cb 01       	movw	r24, r22
    2dc6:	bc 01       	movw	r22, r24
    2dc8:	cd 01       	movw	r24, r26
    2dca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dce:	dc 01       	movw	r26, r24
    2dd0:	cb 01       	movw	r24, r22
    2dd2:	98 ab       	std	Y+48, r25	; 0x30
    2dd4:	8f a7       	std	Y+47, r24	; 0x2f
    2dd6:	0f c0       	rjmp	.+30     	; 0x2df6 <LCD_WriteData+0x13c>
    2dd8:	80 e9       	ldi	r24, 0x90	; 144
    2dda:	91 e0       	ldi	r25, 0x01	; 1
    2ddc:	9e a7       	std	Y+46, r25	; 0x2e
    2dde:	8d a7       	std	Y+45, r24	; 0x2d
    2de0:	8d a5       	ldd	r24, Y+45	; 0x2d
    2de2:	9e a5       	ldd	r25, Y+46	; 0x2e
    2de4:	01 97       	sbiw	r24, 0x01	; 1
    2de6:	f1 f7       	brne	.-4      	; 0x2de4 <LCD_WriteData+0x12a>
    2de8:	9e a7       	std	Y+46, r25	; 0x2e
    2dea:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2dec:	8f a5       	ldd	r24, Y+47	; 0x2f
    2dee:	98 a9       	ldd	r25, Y+48	; 0x30
    2df0:	01 97       	sbiw	r24, 0x01	; 1
    2df2:	98 ab       	std	Y+48, r25	; 0x30
    2df4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2df6:	8f a5       	ldd	r24, Y+47	; 0x2f
    2df8:	98 a9       	ldd	r25, Y+48	; 0x30
    2dfa:	00 97       	sbiw	r24, 0x00	; 0
    2dfc:	69 f7       	brne	.-38     	; 0x2dd8 <LCD_WriteData+0x11e>
    2dfe:	14 c0       	rjmp	.+40     	; 0x2e28 <LCD_WriteData+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e00:	69 a9       	ldd	r22, Y+49	; 0x31
    2e02:	7a a9       	ldd	r23, Y+50	; 0x32
    2e04:	8b a9       	ldd	r24, Y+51	; 0x33
    2e06:	9c a9       	ldd	r25, Y+52	; 0x34
    2e08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e0c:	dc 01       	movw	r26, r24
    2e0e:	cb 01       	movw	r24, r22
    2e10:	98 ab       	std	Y+48, r25	; 0x30
    2e12:	8f a7       	std	Y+47, r24	; 0x2f
    2e14:	8f a5       	ldd	r24, Y+47	; 0x2f
    2e16:	98 a9       	ldd	r25, Y+48	; 0x30
    2e18:	9c a7       	std	Y+44, r25	; 0x2c
    2e1a:	8b a7       	std	Y+43, r24	; 0x2b
    2e1c:	8b a5       	ldd	r24, Y+43	; 0x2b
    2e1e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2e20:	01 97       	sbiw	r24, 0x01	; 1
    2e22:	f1 f7       	brne	.-4      	; 0x2e20 <LCD_WriteData+0x166>
    2e24:	9c a7       	std	Y+44, r25	; 0x2c
    2e26:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    2e28:	80 e0       	ldi	r24, 0x00	; 0
    2e2a:	63 e0       	ldi	r22, 0x03	; 3
    2e2c:	40 e0       	ldi	r20, 0x00	; 0
    2e2e:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    2e32:	80 e0       	ldi	r24, 0x00	; 0
    2e34:	90 e0       	ldi	r25, 0x00	; 0
    2e36:	a0 e0       	ldi	r26, 0x00	; 0
    2e38:	b0 e4       	ldi	r27, 0x40	; 64
    2e3a:	8f a3       	std	Y+39, r24	; 0x27
    2e3c:	98 a7       	std	Y+40, r25	; 0x28
    2e3e:	a9 a7       	std	Y+41, r26	; 0x29
    2e40:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e42:	6f a1       	ldd	r22, Y+39	; 0x27
    2e44:	78 a5       	ldd	r23, Y+40	; 0x28
    2e46:	89 a5       	ldd	r24, Y+41	; 0x29
    2e48:	9a a5       	ldd	r25, Y+42	; 0x2a
    2e4a:	20 e0       	ldi	r18, 0x00	; 0
    2e4c:	30 e0       	ldi	r19, 0x00	; 0
    2e4e:	4a e7       	ldi	r20, 0x7A	; 122
    2e50:	55 e4       	ldi	r21, 0x45	; 69
    2e52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e56:	dc 01       	movw	r26, r24
    2e58:	cb 01       	movw	r24, r22
    2e5a:	8b a3       	std	Y+35, r24	; 0x23
    2e5c:	9c a3       	std	Y+36, r25	; 0x24
    2e5e:	ad a3       	std	Y+37, r26	; 0x25
    2e60:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2e62:	6b a1       	ldd	r22, Y+35	; 0x23
    2e64:	7c a1       	ldd	r23, Y+36	; 0x24
    2e66:	8d a1       	ldd	r24, Y+37	; 0x25
    2e68:	9e a1       	ldd	r25, Y+38	; 0x26
    2e6a:	20 e0       	ldi	r18, 0x00	; 0
    2e6c:	30 e0       	ldi	r19, 0x00	; 0
    2e6e:	40 e8       	ldi	r20, 0x80	; 128
    2e70:	5f e3       	ldi	r21, 0x3F	; 63
    2e72:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e76:	88 23       	and	r24, r24
    2e78:	2c f4       	brge	.+10     	; 0x2e84 <LCD_WriteData+0x1ca>
		__ticks = 1;
    2e7a:	81 e0       	ldi	r24, 0x01	; 1
    2e7c:	90 e0       	ldi	r25, 0x00	; 0
    2e7e:	9a a3       	std	Y+34, r25	; 0x22
    2e80:	89 a3       	std	Y+33, r24	; 0x21
    2e82:	3f c0       	rjmp	.+126    	; 0x2f02 <LCD_WriteData+0x248>
	else if (__tmp > 65535)
    2e84:	6b a1       	ldd	r22, Y+35	; 0x23
    2e86:	7c a1       	ldd	r23, Y+36	; 0x24
    2e88:	8d a1       	ldd	r24, Y+37	; 0x25
    2e8a:	9e a1       	ldd	r25, Y+38	; 0x26
    2e8c:	20 e0       	ldi	r18, 0x00	; 0
    2e8e:	3f ef       	ldi	r19, 0xFF	; 255
    2e90:	4f e7       	ldi	r20, 0x7F	; 127
    2e92:	57 e4       	ldi	r21, 0x47	; 71
    2e94:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e98:	18 16       	cp	r1, r24
    2e9a:	4c f5       	brge	.+82     	; 0x2eee <LCD_WriteData+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e9c:	6f a1       	ldd	r22, Y+39	; 0x27
    2e9e:	78 a5       	ldd	r23, Y+40	; 0x28
    2ea0:	89 a5       	ldd	r24, Y+41	; 0x29
    2ea2:	9a a5       	ldd	r25, Y+42	; 0x2a
    2ea4:	20 e0       	ldi	r18, 0x00	; 0
    2ea6:	30 e0       	ldi	r19, 0x00	; 0
    2ea8:	40 e2       	ldi	r20, 0x20	; 32
    2eaa:	51 e4       	ldi	r21, 0x41	; 65
    2eac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2eb0:	dc 01       	movw	r26, r24
    2eb2:	cb 01       	movw	r24, r22
    2eb4:	bc 01       	movw	r22, r24
    2eb6:	cd 01       	movw	r24, r26
    2eb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ebc:	dc 01       	movw	r26, r24
    2ebe:	cb 01       	movw	r24, r22
    2ec0:	9a a3       	std	Y+34, r25	; 0x22
    2ec2:	89 a3       	std	Y+33, r24	; 0x21
    2ec4:	0f c0       	rjmp	.+30     	; 0x2ee4 <LCD_WriteData+0x22a>
    2ec6:	80 e9       	ldi	r24, 0x90	; 144
    2ec8:	91 e0       	ldi	r25, 0x01	; 1
    2eca:	98 a3       	std	Y+32, r25	; 0x20
    2ecc:	8f 8f       	std	Y+31, r24	; 0x1f
    2ece:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2ed0:	98 a1       	ldd	r25, Y+32	; 0x20
    2ed2:	01 97       	sbiw	r24, 0x01	; 1
    2ed4:	f1 f7       	brne	.-4      	; 0x2ed2 <LCD_WriteData+0x218>
    2ed6:	98 a3       	std	Y+32, r25	; 0x20
    2ed8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eda:	89 a1       	ldd	r24, Y+33	; 0x21
    2edc:	9a a1       	ldd	r25, Y+34	; 0x22
    2ede:	01 97       	sbiw	r24, 0x01	; 1
    2ee0:	9a a3       	std	Y+34, r25	; 0x22
    2ee2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ee4:	89 a1       	ldd	r24, Y+33	; 0x21
    2ee6:	9a a1       	ldd	r25, Y+34	; 0x22
    2ee8:	00 97       	sbiw	r24, 0x00	; 0
    2eea:	69 f7       	brne	.-38     	; 0x2ec6 <LCD_WriteData+0x20c>
    2eec:	14 c0       	rjmp	.+40     	; 0x2f16 <LCD_WriteData+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2eee:	6b a1       	ldd	r22, Y+35	; 0x23
    2ef0:	7c a1       	ldd	r23, Y+36	; 0x24
    2ef2:	8d a1       	ldd	r24, Y+37	; 0x25
    2ef4:	9e a1       	ldd	r25, Y+38	; 0x26
    2ef6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2efa:	dc 01       	movw	r26, r24
    2efc:	cb 01       	movw	r24, r22
    2efe:	9a a3       	std	Y+34, r25	; 0x22
    2f00:	89 a3       	std	Y+33, r24	; 0x21
    2f02:	89 a1       	ldd	r24, Y+33	; 0x21
    2f04:	9a a1       	ldd	r25, Y+34	; 0x22
    2f06:	9e 8f       	std	Y+30, r25	; 0x1e
    2f08:	8d 8f       	std	Y+29, r24	; 0x1d
    2f0a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f0c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2f0e:	01 97       	sbiw	r24, 0x01	; 1
    2f10:	f1 f7       	brne	.-4      	; 0x2f0e <LCD_WriteData+0x254>
    2f12:	9e 8f       	std	Y+30, r25	; 0x1e
    2f14:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Data,0));
    2f16:	89 ad       	ldd	r24, Y+57	; 0x39
    2f18:	98 2f       	mov	r25, r24
    2f1a:	91 70       	andi	r25, 0x01	; 1
    2f1c:	80 e0       	ldi	r24, 0x00	; 0
    2f1e:	64 e0       	ldi	r22, 0x04	; 4
    2f20:	49 2f       	mov	r20, r25
    2f22:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Data,1));
    2f26:	89 ad       	ldd	r24, Y+57	; 0x39
    2f28:	86 95       	lsr	r24
    2f2a:	98 2f       	mov	r25, r24
    2f2c:	91 70       	andi	r25, 0x01	; 1
    2f2e:	80 e0       	ldi	r24, 0x00	; 0
    2f30:	65 e0       	ldi	r22, 0x05	; 5
    2f32:	49 2f       	mov	r20, r25
    2f34:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Data,2));
    2f38:	89 ad       	ldd	r24, Y+57	; 0x39
    2f3a:	86 95       	lsr	r24
    2f3c:	86 95       	lsr	r24
    2f3e:	98 2f       	mov	r25, r24
    2f40:	91 70       	andi	r25, 0x01	; 1
    2f42:	80 e0       	ldi	r24, 0x00	; 0
    2f44:	66 e0       	ldi	r22, 0x06	; 6
    2f46:	49 2f       	mov	r20, r25
    2f48:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Data,3));
    2f4c:	89 ad       	ldd	r24, Y+57	; 0x39
    2f4e:	86 95       	lsr	r24
    2f50:	86 95       	lsr	r24
    2f52:	86 95       	lsr	r24
    2f54:	98 2f       	mov	r25, r24
    2f56:	91 70       	andi	r25, 0x01	; 1
    2f58:	80 e0       	ldi	r24, 0x00	; 0
    2f5a:	67 e0       	ldi	r22, 0x07	; 7
    2f5c:	49 2f       	mov	r20, r25
    2f5e:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    2f62:	80 e0       	ldi	r24, 0x00	; 0
    2f64:	63 e0       	ldi	r22, 0x03	; 3
    2f66:	41 e0       	ldi	r20, 0x01	; 1
    2f68:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    2f6c:	80 e0       	ldi	r24, 0x00	; 0
    2f6e:	90 e0       	ldi	r25, 0x00	; 0
    2f70:	a0 e0       	ldi	r26, 0x00	; 0
    2f72:	b0 e4       	ldi	r27, 0x40	; 64
    2f74:	89 8f       	std	Y+25, r24	; 0x19
    2f76:	9a 8f       	std	Y+26, r25	; 0x1a
    2f78:	ab 8f       	std	Y+27, r26	; 0x1b
    2f7a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f7c:	69 8d       	ldd	r22, Y+25	; 0x19
    2f7e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2f80:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2f82:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2f84:	20 e0       	ldi	r18, 0x00	; 0
    2f86:	30 e0       	ldi	r19, 0x00	; 0
    2f88:	4a e7       	ldi	r20, 0x7A	; 122
    2f8a:	55 e4       	ldi	r21, 0x45	; 69
    2f8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f90:	dc 01       	movw	r26, r24
    2f92:	cb 01       	movw	r24, r22
    2f94:	8d 8b       	std	Y+21, r24	; 0x15
    2f96:	9e 8b       	std	Y+22, r25	; 0x16
    2f98:	af 8b       	std	Y+23, r26	; 0x17
    2f9a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2f9c:	6d 89       	ldd	r22, Y+21	; 0x15
    2f9e:	7e 89       	ldd	r23, Y+22	; 0x16
    2fa0:	8f 89       	ldd	r24, Y+23	; 0x17
    2fa2:	98 8d       	ldd	r25, Y+24	; 0x18
    2fa4:	20 e0       	ldi	r18, 0x00	; 0
    2fa6:	30 e0       	ldi	r19, 0x00	; 0
    2fa8:	40 e8       	ldi	r20, 0x80	; 128
    2faa:	5f e3       	ldi	r21, 0x3F	; 63
    2fac:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2fb0:	88 23       	and	r24, r24
    2fb2:	2c f4       	brge	.+10     	; 0x2fbe <LCD_WriteData+0x304>
		__ticks = 1;
    2fb4:	81 e0       	ldi	r24, 0x01	; 1
    2fb6:	90 e0       	ldi	r25, 0x00	; 0
    2fb8:	9c 8b       	std	Y+20, r25	; 0x14
    2fba:	8b 8b       	std	Y+19, r24	; 0x13
    2fbc:	3f c0       	rjmp	.+126    	; 0x303c <LCD_WriteData+0x382>
	else if (__tmp > 65535)
    2fbe:	6d 89       	ldd	r22, Y+21	; 0x15
    2fc0:	7e 89       	ldd	r23, Y+22	; 0x16
    2fc2:	8f 89       	ldd	r24, Y+23	; 0x17
    2fc4:	98 8d       	ldd	r25, Y+24	; 0x18
    2fc6:	20 e0       	ldi	r18, 0x00	; 0
    2fc8:	3f ef       	ldi	r19, 0xFF	; 255
    2fca:	4f e7       	ldi	r20, 0x7F	; 127
    2fcc:	57 e4       	ldi	r21, 0x47	; 71
    2fce:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2fd2:	18 16       	cp	r1, r24
    2fd4:	4c f5       	brge	.+82     	; 0x3028 <LCD_WriteData+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fd6:	69 8d       	ldd	r22, Y+25	; 0x19
    2fd8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2fda:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2fdc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2fde:	20 e0       	ldi	r18, 0x00	; 0
    2fe0:	30 e0       	ldi	r19, 0x00	; 0
    2fe2:	40 e2       	ldi	r20, 0x20	; 32
    2fe4:	51 e4       	ldi	r21, 0x41	; 65
    2fe6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fea:	dc 01       	movw	r26, r24
    2fec:	cb 01       	movw	r24, r22
    2fee:	bc 01       	movw	r22, r24
    2ff0:	cd 01       	movw	r24, r26
    2ff2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ff6:	dc 01       	movw	r26, r24
    2ff8:	cb 01       	movw	r24, r22
    2ffa:	9c 8b       	std	Y+20, r25	; 0x14
    2ffc:	8b 8b       	std	Y+19, r24	; 0x13
    2ffe:	0f c0       	rjmp	.+30     	; 0x301e <LCD_WriteData+0x364>
    3000:	80 e9       	ldi	r24, 0x90	; 144
    3002:	91 e0       	ldi	r25, 0x01	; 1
    3004:	9a 8b       	std	Y+18, r25	; 0x12
    3006:	89 8b       	std	Y+17, r24	; 0x11
    3008:	89 89       	ldd	r24, Y+17	; 0x11
    300a:	9a 89       	ldd	r25, Y+18	; 0x12
    300c:	01 97       	sbiw	r24, 0x01	; 1
    300e:	f1 f7       	brne	.-4      	; 0x300c <LCD_WriteData+0x352>
    3010:	9a 8b       	std	Y+18, r25	; 0x12
    3012:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3014:	8b 89       	ldd	r24, Y+19	; 0x13
    3016:	9c 89       	ldd	r25, Y+20	; 0x14
    3018:	01 97       	sbiw	r24, 0x01	; 1
    301a:	9c 8b       	std	Y+20, r25	; 0x14
    301c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    301e:	8b 89       	ldd	r24, Y+19	; 0x13
    3020:	9c 89       	ldd	r25, Y+20	; 0x14
    3022:	00 97       	sbiw	r24, 0x00	; 0
    3024:	69 f7       	brne	.-38     	; 0x3000 <LCD_WriteData+0x346>
    3026:	14 c0       	rjmp	.+40     	; 0x3050 <LCD_WriteData+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3028:	6d 89       	ldd	r22, Y+21	; 0x15
    302a:	7e 89       	ldd	r23, Y+22	; 0x16
    302c:	8f 89       	ldd	r24, Y+23	; 0x17
    302e:	98 8d       	ldd	r25, Y+24	; 0x18
    3030:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3034:	dc 01       	movw	r26, r24
    3036:	cb 01       	movw	r24, r22
    3038:	9c 8b       	std	Y+20, r25	; 0x14
    303a:	8b 8b       	std	Y+19, r24	; 0x13
    303c:	8b 89       	ldd	r24, Y+19	; 0x13
    303e:	9c 89       	ldd	r25, Y+20	; 0x14
    3040:	98 8b       	std	Y+16, r25	; 0x10
    3042:	8f 87       	std	Y+15, r24	; 0x0f
    3044:	8f 85       	ldd	r24, Y+15	; 0x0f
    3046:	98 89       	ldd	r25, Y+16	; 0x10
    3048:	01 97       	sbiw	r24, 0x01	; 1
    304a:	f1 f7       	brne	.-4      	; 0x3048 <LCD_WriteData+0x38e>
    304c:	98 8b       	std	Y+16, r25	; 0x10
    304e:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    3050:	80 e0       	ldi	r24, 0x00	; 0
    3052:	63 e0       	ldi	r22, 0x03	; 3
    3054:	40 e0       	ldi	r20, 0x00	; 0
    3056:	0e 94 09 10 	call	0x2012	; 0x2012 <GPIO_write_pin>
    305a:	80 e0       	ldi	r24, 0x00	; 0
    305c:	90 e0       	ldi	r25, 0x00	; 0
    305e:	a0 e0       	ldi	r26, 0x00	; 0
    3060:	b0 e4       	ldi	r27, 0x40	; 64
    3062:	8b 87       	std	Y+11, r24	; 0x0b
    3064:	9c 87       	std	Y+12, r25	; 0x0c
    3066:	ad 87       	std	Y+13, r26	; 0x0d
    3068:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    306a:	6b 85       	ldd	r22, Y+11	; 0x0b
    306c:	7c 85       	ldd	r23, Y+12	; 0x0c
    306e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3070:	9e 85       	ldd	r25, Y+14	; 0x0e
    3072:	20 e0       	ldi	r18, 0x00	; 0
    3074:	30 e0       	ldi	r19, 0x00	; 0
    3076:	4a e7       	ldi	r20, 0x7A	; 122
    3078:	55 e4       	ldi	r21, 0x45	; 69
    307a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    307e:	dc 01       	movw	r26, r24
    3080:	cb 01       	movw	r24, r22
    3082:	8f 83       	std	Y+7, r24	; 0x07
    3084:	98 87       	std	Y+8, r25	; 0x08
    3086:	a9 87       	std	Y+9, r26	; 0x09
    3088:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    308a:	6f 81       	ldd	r22, Y+7	; 0x07
    308c:	78 85       	ldd	r23, Y+8	; 0x08
    308e:	89 85       	ldd	r24, Y+9	; 0x09
    3090:	9a 85       	ldd	r25, Y+10	; 0x0a
    3092:	20 e0       	ldi	r18, 0x00	; 0
    3094:	30 e0       	ldi	r19, 0x00	; 0
    3096:	40 e8       	ldi	r20, 0x80	; 128
    3098:	5f e3       	ldi	r21, 0x3F	; 63
    309a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    309e:	88 23       	and	r24, r24
    30a0:	2c f4       	brge	.+10     	; 0x30ac <LCD_WriteData+0x3f2>
		__ticks = 1;
    30a2:	81 e0       	ldi	r24, 0x01	; 1
    30a4:	90 e0       	ldi	r25, 0x00	; 0
    30a6:	9e 83       	std	Y+6, r25	; 0x06
    30a8:	8d 83       	std	Y+5, r24	; 0x05
    30aa:	3f c0       	rjmp	.+126    	; 0x312a <LCD_WriteData+0x470>
	else if (__tmp > 65535)
    30ac:	6f 81       	ldd	r22, Y+7	; 0x07
    30ae:	78 85       	ldd	r23, Y+8	; 0x08
    30b0:	89 85       	ldd	r24, Y+9	; 0x09
    30b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    30b4:	20 e0       	ldi	r18, 0x00	; 0
    30b6:	3f ef       	ldi	r19, 0xFF	; 255
    30b8:	4f e7       	ldi	r20, 0x7F	; 127
    30ba:	57 e4       	ldi	r21, 0x47	; 71
    30bc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    30c0:	18 16       	cp	r1, r24
    30c2:	4c f5       	brge	.+82     	; 0x3116 <LCD_WriteData+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    30c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    30c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    30ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    30cc:	20 e0       	ldi	r18, 0x00	; 0
    30ce:	30 e0       	ldi	r19, 0x00	; 0
    30d0:	40 e2       	ldi	r20, 0x20	; 32
    30d2:	51 e4       	ldi	r21, 0x41	; 65
    30d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30d8:	dc 01       	movw	r26, r24
    30da:	cb 01       	movw	r24, r22
    30dc:	bc 01       	movw	r22, r24
    30de:	cd 01       	movw	r24, r26
    30e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30e4:	dc 01       	movw	r26, r24
    30e6:	cb 01       	movw	r24, r22
    30e8:	9e 83       	std	Y+6, r25	; 0x06
    30ea:	8d 83       	std	Y+5, r24	; 0x05
    30ec:	0f c0       	rjmp	.+30     	; 0x310c <LCD_WriteData+0x452>
    30ee:	80 e9       	ldi	r24, 0x90	; 144
    30f0:	91 e0       	ldi	r25, 0x01	; 1
    30f2:	9c 83       	std	Y+4, r25	; 0x04
    30f4:	8b 83       	std	Y+3, r24	; 0x03
    30f6:	8b 81       	ldd	r24, Y+3	; 0x03
    30f8:	9c 81       	ldd	r25, Y+4	; 0x04
    30fa:	01 97       	sbiw	r24, 0x01	; 1
    30fc:	f1 f7       	brne	.-4      	; 0x30fa <LCD_WriteData+0x440>
    30fe:	9c 83       	std	Y+4, r25	; 0x04
    3100:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3102:	8d 81       	ldd	r24, Y+5	; 0x05
    3104:	9e 81       	ldd	r25, Y+6	; 0x06
    3106:	01 97       	sbiw	r24, 0x01	; 1
    3108:	9e 83       	std	Y+6, r25	; 0x06
    310a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    310c:	8d 81       	ldd	r24, Y+5	; 0x05
    310e:	9e 81       	ldd	r25, Y+6	; 0x06
    3110:	00 97       	sbiw	r24, 0x00	; 0
    3112:	69 f7       	brne	.-38     	; 0x30ee <LCD_WriteData+0x434>
    3114:	14 c0       	rjmp	.+40     	; 0x313e <LCD_WriteData+0x484>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3116:	6f 81       	ldd	r22, Y+7	; 0x07
    3118:	78 85       	ldd	r23, Y+8	; 0x08
    311a:	89 85       	ldd	r24, Y+9	; 0x09
    311c:	9a 85       	ldd	r25, Y+10	; 0x0a
    311e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3122:	dc 01       	movw	r26, r24
    3124:	cb 01       	movw	r24, r22
    3126:	9e 83       	std	Y+6, r25	; 0x06
    3128:	8d 83       	std	Y+5, r24	; 0x05
    312a:	8d 81       	ldd	r24, Y+5	; 0x05
    312c:	9e 81       	ldd	r25, Y+6	; 0x06
    312e:	9a 83       	std	Y+2, r25	; 0x02
    3130:	89 83       	std	Y+1, r24	; 0x01
    3132:	89 81       	ldd	r24, Y+1	; 0x01
    3134:	9a 81       	ldd	r25, Y+2	; 0x02
    3136:	01 97       	sbiw	r24, 0x01	; 1
    3138:	f1 f7       	brne	.-4      	; 0x3136 <LCD_WriteData+0x47c>
    313a:	9a 83       	std	Y+2, r25	; 0x02
    313c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    313e:	e9 96       	adiw	r28, 0x39	; 57
    3140:	0f b6       	in	r0, 0x3f	; 63
    3142:	f8 94       	cli
    3144:	de bf       	out	0x3e, r29	; 62
    3146:	0f be       	out	0x3f, r0	; 63
    3148:	cd bf       	out	0x3d, r28	; 61
    314a:	cf 91       	pop	r28
    314c:	df 91       	pop	r29
    314e:	08 95       	ret

00003150 <LCD_Init>:
void LCD_Init(void)
{	
    3150:	0f 93       	push	r16
    3152:	1f 93       	push	r17
    3154:	df 93       	push	r29
    3156:	cf 93       	push	r28
    3158:	cd b7       	in	r28, 0x3d	; 61
    315a:	de b7       	in	r29, 0x3e	; 62
    315c:	c6 54       	subi	r28, 0x46	; 70
    315e:	d0 40       	sbci	r29, 0x00	; 0
    3160:	0f b6       	in	r0, 0x3f	; 63
    3162:	f8 94       	cli
    3164:	de bf       	out	0x3e, r29	; 62
    3166:	0f be       	out	0x3f, r0	; 63
    3168:	cd bf       	out	0x3d, r28	; 61
	GPIO_init_pin(LCD_PORT,D4,GPIO_OUTPUT);
    316a:	80 e0       	ldi	r24, 0x00	; 0
    316c:	64 e0       	ldi	r22, 0x04	; 4
    316e:	41 e0       	ldi	r20, 0x01	; 1
    3170:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D5,GPIO_OUTPUT);
    3174:	80 e0       	ldi	r24, 0x00	; 0
    3176:	65 e0       	ldi	r22, 0x05	; 5
    3178:	41 e0       	ldi	r20, 0x01	; 1
    317a:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D6,GPIO_OUTPUT);
    317e:	80 e0       	ldi	r24, 0x00	; 0
    3180:	66 e0       	ldi	r22, 0x06	; 6
    3182:	41 e0       	ldi	r20, 0x01	; 1
    3184:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D7,GPIO_OUTPUT);
    3188:	80 e0       	ldi	r24, 0x00	; 0
    318a:	67 e0       	ldi	r22, 0x07	; 7
    318c:	41 e0       	ldi	r20, 0x01	; 1
    318e:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,RS,GPIO_OUTPUT);
    3192:	80 e0       	ldi	r24, 0x00	; 0
    3194:	61 e0       	ldi	r22, 0x01	; 1
    3196:	41 e0       	ldi	r20, 0x01	; 1
    3198:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,RW,GPIO_OUTPUT);
    319c:	80 e0       	ldi	r24, 0x00	; 0
    319e:	62 e0       	ldi	r22, 0x02	; 2
    31a0:	41 e0       	ldi	r20, 0x01	; 1
    31a2:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,EN,GPIO_OUTPUT);
    31a6:	80 e0       	ldi	r24, 0x00	; 0
    31a8:	63 e0       	ldi	r22, 0x03	; 3
    31aa:	41 e0       	ldi	r20, 0x01	; 1
    31ac:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
    31b0:	fe 01       	movw	r30, r28
    31b2:	ed 5b       	subi	r30, 0xBD	; 189
    31b4:	ff 4f       	sbci	r31, 0xFF	; 255
    31b6:	80 e0       	ldi	r24, 0x00	; 0
    31b8:	90 e0       	ldi	r25, 0x00	; 0
    31ba:	a8 e4       	ldi	r26, 0x48	; 72
    31bc:	b2 e4       	ldi	r27, 0x42	; 66
    31be:	80 83       	st	Z, r24
    31c0:	91 83       	std	Z+1, r25	; 0x01
    31c2:	a2 83       	std	Z+2, r26	; 0x02
    31c4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31c6:	8e 01       	movw	r16, r28
    31c8:	01 5c       	subi	r16, 0xC1	; 193
    31ca:	1f 4f       	sbci	r17, 0xFF	; 255
    31cc:	fe 01       	movw	r30, r28
    31ce:	ed 5b       	subi	r30, 0xBD	; 189
    31d0:	ff 4f       	sbci	r31, 0xFF	; 255
    31d2:	60 81       	ld	r22, Z
    31d4:	71 81       	ldd	r23, Z+1	; 0x01
    31d6:	82 81       	ldd	r24, Z+2	; 0x02
    31d8:	93 81       	ldd	r25, Z+3	; 0x03
    31da:	20 e0       	ldi	r18, 0x00	; 0
    31dc:	30 e0       	ldi	r19, 0x00	; 0
    31de:	4a e7       	ldi	r20, 0x7A	; 122
    31e0:	55 e4       	ldi	r21, 0x45	; 69
    31e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31e6:	dc 01       	movw	r26, r24
    31e8:	cb 01       	movw	r24, r22
    31ea:	f8 01       	movw	r30, r16
    31ec:	80 83       	st	Z, r24
    31ee:	91 83       	std	Z+1, r25	; 0x01
    31f0:	a2 83       	std	Z+2, r26	; 0x02
    31f2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    31f4:	fe 01       	movw	r30, r28
    31f6:	ff 96       	adiw	r30, 0x3f	; 63
    31f8:	60 81       	ld	r22, Z
    31fa:	71 81       	ldd	r23, Z+1	; 0x01
    31fc:	82 81       	ldd	r24, Z+2	; 0x02
    31fe:	93 81       	ldd	r25, Z+3	; 0x03
    3200:	20 e0       	ldi	r18, 0x00	; 0
    3202:	30 e0       	ldi	r19, 0x00	; 0
    3204:	40 e8       	ldi	r20, 0x80	; 128
    3206:	5f e3       	ldi	r21, 0x3F	; 63
    3208:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    320c:	88 23       	and	r24, r24
    320e:	2c f4       	brge	.+10     	; 0x321a <LCD_Init+0xca>
		__ticks = 1;
    3210:	81 e0       	ldi	r24, 0x01	; 1
    3212:	90 e0       	ldi	r25, 0x00	; 0
    3214:	9e af       	std	Y+62, r25	; 0x3e
    3216:	8d af       	std	Y+61, r24	; 0x3d
    3218:	46 c0       	rjmp	.+140    	; 0x32a6 <LCD_Init+0x156>
	else if (__tmp > 65535)
    321a:	fe 01       	movw	r30, r28
    321c:	ff 96       	adiw	r30, 0x3f	; 63
    321e:	60 81       	ld	r22, Z
    3220:	71 81       	ldd	r23, Z+1	; 0x01
    3222:	82 81       	ldd	r24, Z+2	; 0x02
    3224:	93 81       	ldd	r25, Z+3	; 0x03
    3226:	20 e0       	ldi	r18, 0x00	; 0
    3228:	3f ef       	ldi	r19, 0xFF	; 255
    322a:	4f e7       	ldi	r20, 0x7F	; 127
    322c:	57 e4       	ldi	r21, 0x47	; 71
    322e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3232:	18 16       	cp	r1, r24
    3234:	64 f5       	brge	.+88     	; 0x328e <LCD_Init+0x13e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3236:	fe 01       	movw	r30, r28
    3238:	ed 5b       	subi	r30, 0xBD	; 189
    323a:	ff 4f       	sbci	r31, 0xFF	; 255
    323c:	60 81       	ld	r22, Z
    323e:	71 81       	ldd	r23, Z+1	; 0x01
    3240:	82 81       	ldd	r24, Z+2	; 0x02
    3242:	93 81       	ldd	r25, Z+3	; 0x03
    3244:	20 e0       	ldi	r18, 0x00	; 0
    3246:	30 e0       	ldi	r19, 0x00	; 0
    3248:	40 e2       	ldi	r20, 0x20	; 32
    324a:	51 e4       	ldi	r21, 0x41	; 65
    324c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3250:	dc 01       	movw	r26, r24
    3252:	cb 01       	movw	r24, r22
    3254:	bc 01       	movw	r22, r24
    3256:	cd 01       	movw	r24, r26
    3258:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    325c:	dc 01       	movw	r26, r24
    325e:	cb 01       	movw	r24, r22
    3260:	9e af       	std	Y+62, r25	; 0x3e
    3262:	8d af       	std	Y+61, r24	; 0x3d
    3264:	0f c0       	rjmp	.+30     	; 0x3284 <LCD_Init+0x134>
    3266:	80 e9       	ldi	r24, 0x90	; 144
    3268:	91 e0       	ldi	r25, 0x01	; 1
    326a:	9c af       	std	Y+60, r25	; 0x3c
    326c:	8b af       	std	Y+59, r24	; 0x3b
    326e:	8b ad       	ldd	r24, Y+59	; 0x3b
    3270:	9c ad       	ldd	r25, Y+60	; 0x3c
    3272:	01 97       	sbiw	r24, 0x01	; 1
    3274:	f1 f7       	brne	.-4      	; 0x3272 <LCD_Init+0x122>
    3276:	9c af       	std	Y+60, r25	; 0x3c
    3278:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    327a:	8d ad       	ldd	r24, Y+61	; 0x3d
    327c:	9e ad       	ldd	r25, Y+62	; 0x3e
    327e:	01 97       	sbiw	r24, 0x01	; 1
    3280:	9e af       	std	Y+62, r25	; 0x3e
    3282:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3284:	8d ad       	ldd	r24, Y+61	; 0x3d
    3286:	9e ad       	ldd	r25, Y+62	; 0x3e
    3288:	00 97       	sbiw	r24, 0x00	; 0
    328a:	69 f7       	brne	.-38     	; 0x3266 <LCD_Init+0x116>
    328c:	16 c0       	rjmp	.+44     	; 0x32ba <LCD_Init+0x16a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    328e:	fe 01       	movw	r30, r28
    3290:	ff 96       	adiw	r30, 0x3f	; 63
    3292:	60 81       	ld	r22, Z
    3294:	71 81       	ldd	r23, Z+1	; 0x01
    3296:	82 81       	ldd	r24, Z+2	; 0x02
    3298:	93 81       	ldd	r25, Z+3	; 0x03
    329a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    329e:	dc 01       	movw	r26, r24
    32a0:	cb 01       	movw	r24, r22
    32a2:	9e af       	std	Y+62, r25	; 0x3e
    32a4:	8d af       	std	Y+61, r24	; 0x3d
    32a6:	8d ad       	ldd	r24, Y+61	; 0x3d
    32a8:	9e ad       	ldd	r25, Y+62	; 0x3e
    32aa:	9a af       	std	Y+58, r25	; 0x3a
    32ac:	89 af       	std	Y+57, r24	; 0x39
    32ae:	89 ad       	ldd	r24, Y+57	; 0x39
    32b0:	9a ad       	ldd	r25, Y+58	; 0x3a
    32b2:	01 97       	sbiw	r24, 0x01	; 1
    32b4:	f1 f7       	brne	.-4      	; 0x32b2 <LCD_Init+0x162>
    32b6:	9a af       	std	Y+58, r25	; 0x3a
    32b8:	89 af       	std	Y+57, r24	; 0x39
	
	_delay_ms(50);          // said in Data sheet to delay after power on for 1st time
	LCD_WriteCommand(0x02);//4 bit mode only
    32ba:	82 e0       	ldi	r24, 0x02	; 2
    32bc:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
    32c0:	80 e0       	ldi	r24, 0x00	; 0
    32c2:	90 e0       	ldi	r25, 0x00	; 0
    32c4:	a0 e8       	ldi	r26, 0x80	; 128
    32c6:	bf e3       	ldi	r27, 0x3F	; 63
    32c8:	8d ab       	std	Y+53, r24	; 0x35
    32ca:	9e ab       	std	Y+54, r25	; 0x36
    32cc:	af ab       	std	Y+55, r26	; 0x37
    32ce:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32d0:	6d a9       	ldd	r22, Y+53	; 0x35
    32d2:	7e a9       	ldd	r23, Y+54	; 0x36
    32d4:	8f a9       	ldd	r24, Y+55	; 0x37
    32d6:	98 ad       	ldd	r25, Y+56	; 0x38
    32d8:	20 e0       	ldi	r18, 0x00	; 0
    32da:	30 e0       	ldi	r19, 0x00	; 0
    32dc:	4a e7       	ldi	r20, 0x7A	; 122
    32de:	55 e4       	ldi	r21, 0x45	; 69
    32e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32e4:	dc 01       	movw	r26, r24
    32e6:	cb 01       	movw	r24, r22
    32e8:	89 ab       	std	Y+49, r24	; 0x31
    32ea:	9a ab       	std	Y+50, r25	; 0x32
    32ec:	ab ab       	std	Y+51, r26	; 0x33
    32ee:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    32f0:	69 a9       	ldd	r22, Y+49	; 0x31
    32f2:	7a a9       	ldd	r23, Y+50	; 0x32
    32f4:	8b a9       	ldd	r24, Y+51	; 0x33
    32f6:	9c a9       	ldd	r25, Y+52	; 0x34
    32f8:	20 e0       	ldi	r18, 0x00	; 0
    32fa:	30 e0       	ldi	r19, 0x00	; 0
    32fc:	40 e8       	ldi	r20, 0x80	; 128
    32fe:	5f e3       	ldi	r21, 0x3F	; 63
    3300:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3304:	88 23       	and	r24, r24
    3306:	2c f4       	brge	.+10     	; 0x3312 <LCD_Init+0x1c2>
		__ticks = 1;
    3308:	81 e0       	ldi	r24, 0x01	; 1
    330a:	90 e0       	ldi	r25, 0x00	; 0
    330c:	98 ab       	std	Y+48, r25	; 0x30
    330e:	8f a7       	std	Y+47, r24	; 0x2f
    3310:	3f c0       	rjmp	.+126    	; 0x3390 <LCD_Init+0x240>
	else if (__tmp > 65535)
    3312:	69 a9       	ldd	r22, Y+49	; 0x31
    3314:	7a a9       	ldd	r23, Y+50	; 0x32
    3316:	8b a9       	ldd	r24, Y+51	; 0x33
    3318:	9c a9       	ldd	r25, Y+52	; 0x34
    331a:	20 e0       	ldi	r18, 0x00	; 0
    331c:	3f ef       	ldi	r19, 0xFF	; 255
    331e:	4f e7       	ldi	r20, 0x7F	; 127
    3320:	57 e4       	ldi	r21, 0x47	; 71
    3322:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3326:	18 16       	cp	r1, r24
    3328:	4c f5       	brge	.+82     	; 0x337c <LCD_Init+0x22c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    332a:	6d a9       	ldd	r22, Y+53	; 0x35
    332c:	7e a9       	ldd	r23, Y+54	; 0x36
    332e:	8f a9       	ldd	r24, Y+55	; 0x37
    3330:	98 ad       	ldd	r25, Y+56	; 0x38
    3332:	20 e0       	ldi	r18, 0x00	; 0
    3334:	30 e0       	ldi	r19, 0x00	; 0
    3336:	40 e2       	ldi	r20, 0x20	; 32
    3338:	51 e4       	ldi	r21, 0x41	; 65
    333a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    333e:	dc 01       	movw	r26, r24
    3340:	cb 01       	movw	r24, r22
    3342:	bc 01       	movw	r22, r24
    3344:	cd 01       	movw	r24, r26
    3346:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    334a:	dc 01       	movw	r26, r24
    334c:	cb 01       	movw	r24, r22
    334e:	98 ab       	std	Y+48, r25	; 0x30
    3350:	8f a7       	std	Y+47, r24	; 0x2f
    3352:	0f c0       	rjmp	.+30     	; 0x3372 <LCD_Init+0x222>
    3354:	80 e9       	ldi	r24, 0x90	; 144
    3356:	91 e0       	ldi	r25, 0x01	; 1
    3358:	9e a7       	std	Y+46, r25	; 0x2e
    335a:	8d a7       	std	Y+45, r24	; 0x2d
    335c:	8d a5       	ldd	r24, Y+45	; 0x2d
    335e:	9e a5       	ldd	r25, Y+46	; 0x2e
    3360:	01 97       	sbiw	r24, 0x01	; 1
    3362:	f1 f7       	brne	.-4      	; 0x3360 <LCD_Init+0x210>
    3364:	9e a7       	std	Y+46, r25	; 0x2e
    3366:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3368:	8f a5       	ldd	r24, Y+47	; 0x2f
    336a:	98 a9       	ldd	r25, Y+48	; 0x30
    336c:	01 97       	sbiw	r24, 0x01	; 1
    336e:	98 ab       	std	Y+48, r25	; 0x30
    3370:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3372:	8f a5       	ldd	r24, Y+47	; 0x2f
    3374:	98 a9       	ldd	r25, Y+48	; 0x30
    3376:	00 97       	sbiw	r24, 0x00	; 0
    3378:	69 f7       	brne	.-38     	; 0x3354 <LCD_Init+0x204>
    337a:	14 c0       	rjmp	.+40     	; 0x33a4 <LCD_Init+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    337c:	69 a9       	ldd	r22, Y+49	; 0x31
    337e:	7a a9       	ldd	r23, Y+50	; 0x32
    3380:	8b a9       	ldd	r24, Y+51	; 0x33
    3382:	9c a9       	ldd	r25, Y+52	; 0x34
    3384:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3388:	dc 01       	movw	r26, r24
    338a:	cb 01       	movw	r24, r22
    338c:	98 ab       	std	Y+48, r25	; 0x30
    338e:	8f a7       	std	Y+47, r24	; 0x2f
    3390:	8f a5       	ldd	r24, Y+47	; 0x2f
    3392:	98 a9       	ldd	r25, Y+48	; 0x30
    3394:	9c a7       	std	Y+44, r25	; 0x2c
    3396:	8b a7       	std	Y+43, r24	; 0x2b
    3398:	8b a5       	ldd	r24, Y+43	; 0x2b
    339a:	9c a5       	ldd	r25, Y+44	; 0x2c
    339c:	01 97       	sbiw	r24, 0x01	; 1
    339e:	f1 f7       	brne	.-4      	; 0x339c <LCD_Init+0x24c>
    33a0:	9c a7       	std	Y+44, r25	; 0x2c
    33a2:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	LCD_WriteCommand(0x28); //N=1 , F=0
    33a4:	88 e2       	ldi	r24, 0x28	; 40
    33a6:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
    33aa:	80 e0       	ldi	r24, 0x00	; 0
    33ac:	90 e0       	ldi	r25, 0x00	; 0
    33ae:	a0 e8       	ldi	r26, 0x80	; 128
    33b0:	bf e3       	ldi	r27, 0x3F	; 63
    33b2:	8f a3       	std	Y+39, r24	; 0x27
    33b4:	98 a7       	std	Y+40, r25	; 0x28
    33b6:	a9 a7       	std	Y+41, r26	; 0x29
    33b8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    33ba:	6f a1       	ldd	r22, Y+39	; 0x27
    33bc:	78 a5       	ldd	r23, Y+40	; 0x28
    33be:	89 a5       	ldd	r24, Y+41	; 0x29
    33c0:	9a a5       	ldd	r25, Y+42	; 0x2a
    33c2:	20 e0       	ldi	r18, 0x00	; 0
    33c4:	30 e0       	ldi	r19, 0x00	; 0
    33c6:	4a e7       	ldi	r20, 0x7A	; 122
    33c8:	55 e4       	ldi	r21, 0x45	; 69
    33ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33ce:	dc 01       	movw	r26, r24
    33d0:	cb 01       	movw	r24, r22
    33d2:	8b a3       	std	Y+35, r24	; 0x23
    33d4:	9c a3       	std	Y+36, r25	; 0x24
    33d6:	ad a3       	std	Y+37, r26	; 0x25
    33d8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    33da:	6b a1       	ldd	r22, Y+35	; 0x23
    33dc:	7c a1       	ldd	r23, Y+36	; 0x24
    33de:	8d a1       	ldd	r24, Y+37	; 0x25
    33e0:	9e a1       	ldd	r25, Y+38	; 0x26
    33e2:	20 e0       	ldi	r18, 0x00	; 0
    33e4:	30 e0       	ldi	r19, 0x00	; 0
    33e6:	40 e8       	ldi	r20, 0x80	; 128
    33e8:	5f e3       	ldi	r21, 0x3F	; 63
    33ea:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    33ee:	88 23       	and	r24, r24
    33f0:	2c f4       	brge	.+10     	; 0x33fc <LCD_Init+0x2ac>
		__ticks = 1;
    33f2:	81 e0       	ldi	r24, 0x01	; 1
    33f4:	90 e0       	ldi	r25, 0x00	; 0
    33f6:	9a a3       	std	Y+34, r25	; 0x22
    33f8:	89 a3       	std	Y+33, r24	; 0x21
    33fa:	3f c0       	rjmp	.+126    	; 0x347a <LCD_Init+0x32a>
	else if (__tmp > 65535)
    33fc:	6b a1       	ldd	r22, Y+35	; 0x23
    33fe:	7c a1       	ldd	r23, Y+36	; 0x24
    3400:	8d a1       	ldd	r24, Y+37	; 0x25
    3402:	9e a1       	ldd	r25, Y+38	; 0x26
    3404:	20 e0       	ldi	r18, 0x00	; 0
    3406:	3f ef       	ldi	r19, 0xFF	; 255
    3408:	4f e7       	ldi	r20, 0x7F	; 127
    340a:	57 e4       	ldi	r21, 0x47	; 71
    340c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3410:	18 16       	cp	r1, r24
    3412:	4c f5       	brge	.+82     	; 0x3466 <LCD_Init+0x316>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3414:	6f a1       	ldd	r22, Y+39	; 0x27
    3416:	78 a5       	ldd	r23, Y+40	; 0x28
    3418:	89 a5       	ldd	r24, Y+41	; 0x29
    341a:	9a a5       	ldd	r25, Y+42	; 0x2a
    341c:	20 e0       	ldi	r18, 0x00	; 0
    341e:	30 e0       	ldi	r19, 0x00	; 0
    3420:	40 e2       	ldi	r20, 0x20	; 32
    3422:	51 e4       	ldi	r21, 0x41	; 65
    3424:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3428:	dc 01       	movw	r26, r24
    342a:	cb 01       	movw	r24, r22
    342c:	bc 01       	movw	r22, r24
    342e:	cd 01       	movw	r24, r26
    3430:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3434:	dc 01       	movw	r26, r24
    3436:	cb 01       	movw	r24, r22
    3438:	9a a3       	std	Y+34, r25	; 0x22
    343a:	89 a3       	std	Y+33, r24	; 0x21
    343c:	0f c0       	rjmp	.+30     	; 0x345c <LCD_Init+0x30c>
    343e:	80 e9       	ldi	r24, 0x90	; 144
    3440:	91 e0       	ldi	r25, 0x01	; 1
    3442:	98 a3       	std	Y+32, r25	; 0x20
    3444:	8f 8f       	std	Y+31, r24	; 0x1f
    3446:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3448:	98 a1       	ldd	r25, Y+32	; 0x20
    344a:	01 97       	sbiw	r24, 0x01	; 1
    344c:	f1 f7       	brne	.-4      	; 0x344a <LCD_Init+0x2fa>
    344e:	98 a3       	std	Y+32, r25	; 0x20
    3450:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3452:	89 a1       	ldd	r24, Y+33	; 0x21
    3454:	9a a1       	ldd	r25, Y+34	; 0x22
    3456:	01 97       	sbiw	r24, 0x01	; 1
    3458:	9a a3       	std	Y+34, r25	; 0x22
    345a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    345c:	89 a1       	ldd	r24, Y+33	; 0x21
    345e:	9a a1       	ldd	r25, Y+34	; 0x22
    3460:	00 97       	sbiw	r24, 0x00	; 0
    3462:	69 f7       	brne	.-38     	; 0x343e <LCD_Init+0x2ee>
    3464:	14 c0       	rjmp	.+40     	; 0x348e <LCD_Init+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3466:	6b a1       	ldd	r22, Y+35	; 0x23
    3468:	7c a1       	ldd	r23, Y+36	; 0x24
    346a:	8d a1       	ldd	r24, Y+37	; 0x25
    346c:	9e a1       	ldd	r25, Y+38	; 0x26
    346e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3472:	dc 01       	movw	r26, r24
    3474:	cb 01       	movw	r24, r22
    3476:	9a a3       	std	Y+34, r25	; 0x22
    3478:	89 a3       	std	Y+33, r24	; 0x21
    347a:	89 a1       	ldd	r24, Y+33	; 0x21
    347c:	9a a1       	ldd	r25, Y+34	; 0x22
    347e:	9e 8f       	std	Y+30, r25	; 0x1e
    3480:	8d 8f       	std	Y+29, r24	; 0x1d
    3482:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3484:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3486:	01 97       	sbiw	r24, 0x01	; 1
    3488:	f1 f7       	brne	.-4      	; 0x3486 <LCD_Init+0x336>
    348a:	9e 8f       	std	Y+30, r25	; 0x1e
    348c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);           //delay 1ms a must delay as said in Data sheet
	LCD_WriteCommand(0x0c); //D=1(LCD itself on or off) C=0, B=0
    348e:	8c e0       	ldi	r24, 0x0C	; 12
    3490:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
    3494:	80 e0       	ldi	r24, 0x00	; 0
    3496:	90 e0       	ldi	r25, 0x00	; 0
    3498:	a0 e8       	ldi	r26, 0x80	; 128
    349a:	bf e3       	ldi	r27, 0x3F	; 63
    349c:	89 8f       	std	Y+25, r24	; 0x19
    349e:	9a 8f       	std	Y+26, r25	; 0x1a
    34a0:	ab 8f       	std	Y+27, r26	; 0x1b
    34a2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    34a4:	69 8d       	ldd	r22, Y+25	; 0x19
    34a6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    34a8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    34aa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    34ac:	20 e0       	ldi	r18, 0x00	; 0
    34ae:	30 e0       	ldi	r19, 0x00	; 0
    34b0:	4a e7       	ldi	r20, 0x7A	; 122
    34b2:	55 e4       	ldi	r21, 0x45	; 69
    34b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34b8:	dc 01       	movw	r26, r24
    34ba:	cb 01       	movw	r24, r22
    34bc:	8d 8b       	std	Y+21, r24	; 0x15
    34be:	9e 8b       	std	Y+22, r25	; 0x16
    34c0:	af 8b       	std	Y+23, r26	; 0x17
    34c2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    34c4:	6d 89       	ldd	r22, Y+21	; 0x15
    34c6:	7e 89       	ldd	r23, Y+22	; 0x16
    34c8:	8f 89       	ldd	r24, Y+23	; 0x17
    34ca:	98 8d       	ldd	r25, Y+24	; 0x18
    34cc:	20 e0       	ldi	r18, 0x00	; 0
    34ce:	30 e0       	ldi	r19, 0x00	; 0
    34d0:	40 e8       	ldi	r20, 0x80	; 128
    34d2:	5f e3       	ldi	r21, 0x3F	; 63
    34d4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    34d8:	88 23       	and	r24, r24
    34da:	2c f4       	brge	.+10     	; 0x34e6 <LCD_Init+0x396>
		__ticks = 1;
    34dc:	81 e0       	ldi	r24, 0x01	; 1
    34de:	90 e0       	ldi	r25, 0x00	; 0
    34e0:	9c 8b       	std	Y+20, r25	; 0x14
    34e2:	8b 8b       	std	Y+19, r24	; 0x13
    34e4:	3f c0       	rjmp	.+126    	; 0x3564 <LCD_Init+0x414>
	else if (__tmp > 65535)
    34e6:	6d 89       	ldd	r22, Y+21	; 0x15
    34e8:	7e 89       	ldd	r23, Y+22	; 0x16
    34ea:	8f 89       	ldd	r24, Y+23	; 0x17
    34ec:	98 8d       	ldd	r25, Y+24	; 0x18
    34ee:	20 e0       	ldi	r18, 0x00	; 0
    34f0:	3f ef       	ldi	r19, 0xFF	; 255
    34f2:	4f e7       	ldi	r20, 0x7F	; 127
    34f4:	57 e4       	ldi	r21, 0x47	; 71
    34f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    34fa:	18 16       	cp	r1, r24
    34fc:	4c f5       	brge	.+82     	; 0x3550 <LCD_Init+0x400>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34fe:	69 8d       	ldd	r22, Y+25	; 0x19
    3500:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3502:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3504:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3506:	20 e0       	ldi	r18, 0x00	; 0
    3508:	30 e0       	ldi	r19, 0x00	; 0
    350a:	40 e2       	ldi	r20, 0x20	; 32
    350c:	51 e4       	ldi	r21, 0x41	; 65
    350e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3512:	dc 01       	movw	r26, r24
    3514:	cb 01       	movw	r24, r22
    3516:	bc 01       	movw	r22, r24
    3518:	cd 01       	movw	r24, r26
    351a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    351e:	dc 01       	movw	r26, r24
    3520:	cb 01       	movw	r24, r22
    3522:	9c 8b       	std	Y+20, r25	; 0x14
    3524:	8b 8b       	std	Y+19, r24	; 0x13
    3526:	0f c0       	rjmp	.+30     	; 0x3546 <LCD_Init+0x3f6>
    3528:	80 e9       	ldi	r24, 0x90	; 144
    352a:	91 e0       	ldi	r25, 0x01	; 1
    352c:	9a 8b       	std	Y+18, r25	; 0x12
    352e:	89 8b       	std	Y+17, r24	; 0x11
    3530:	89 89       	ldd	r24, Y+17	; 0x11
    3532:	9a 89       	ldd	r25, Y+18	; 0x12
    3534:	01 97       	sbiw	r24, 0x01	; 1
    3536:	f1 f7       	brne	.-4      	; 0x3534 <LCD_Init+0x3e4>
    3538:	9a 8b       	std	Y+18, r25	; 0x12
    353a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    353c:	8b 89       	ldd	r24, Y+19	; 0x13
    353e:	9c 89       	ldd	r25, Y+20	; 0x14
    3540:	01 97       	sbiw	r24, 0x01	; 1
    3542:	9c 8b       	std	Y+20, r25	; 0x14
    3544:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3546:	8b 89       	ldd	r24, Y+19	; 0x13
    3548:	9c 89       	ldd	r25, Y+20	; 0x14
    354a:	00 97       	sbiw	r24, 0x00	; 0
    354c:	69 f7       	brne	.-38     	; 0x3528 <LCD_Init+0x3d8>
    354e:	14 c0       	rjmp	.+40     	; 0x3578 <LCD_Init+0x428>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3550:	6d 89       	ldd	r22, Y+21	; 0x15
    3552:	7e 89       	ldd	r23, Y+22	; 0x16
    3554:	8f 89       	ldd	r24, Y+23	; 0x17
    3556:	98 8d       	ldd	r25, Y+24	; 0x18
    3558:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    355c:	dc 01       	movw	r26, r24
    355e:	cb 01       	movw	r24, r22
    3560:	9c 8b       	std	Y+20, r25	; 0x14
    3562:	8b 8b       	std	Y+19, r24	; 0x13
    3564:	8b 89       	ldd	r24, Y+19	; 0x13
    3566:	9c 89       	ldd	r25, Y+20	; 0x14
    3568:	98 8b       	std	Y+16, r25	; 0x10
    356a:	8f 87       	std	Y+15, r24	; 0x0f
    356c:	8f 85       	ldd	r24, Y+15	; 0x0f
    356e:	98 89       	ldd	r25, Y+16	; 0x10
    3570:	01 97       	sbiw	r24, 0x01	; 1
    3572:	f1 f7       	brne	.-4      	; 0x3570 <LCD_Init+0x420>
    3574:	98 8b       	std	Y+16, r25	; 0x10
    3576:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);    //delay 1ms
	LCD_WriteCommand(0x01); //clear LCD
    3578:	81 e0       	ldi	r24, 0x01	; 1
    357a:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
    357e:	80 e0       	ldi	r24, 0x00	; 0
    3580:	90 e0       	ldi	r25, 0x00	; 0
    3582:	a0 ea       	ldi	r26, 0xA0	; 160
    3584:	b1 e4       	ldi	r27, 0x41	; 65
    3586:	8b 87       	std	Y+11, r24	; 0x0b
    3588:	9c 87       	std	Y+12, r25	; 0x0c
    358a:	ad 87       	std	Y+13, r26	; 0x0d
    358c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    358e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3590:	7c 85       	ldd	r23, Y+12	; 0x0c
    3592:	8d 85       	ldd	r24, Y+13	; 0x0d
    3594:	9e 85       	ldd	r25, Y+14	; 0x0e
    3596:	20 e0       	ldi	r18, 0x00	; 0
    3598:	30 e0       	ldi	r19, 0x00	; 0
    359a:	4a e7       	ldi	r20, 0x7A	; 122
    359c:	55 e4       	ldi	r21, 0x45	; 69
    359e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35a2:	dc 01       	movw	r26, r24
    35a4:	cb 01       	movw	r24, r22
    35a6:	8f 83       	std	Y+7, r24	; 0x07
    35a8:	98 87       	std	Y+8, r25	; 0x08
    35aa:	a9 87       	std	Y+9, r26	; 0x09
    35ac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    35ae:	6f 81       	ldd	r22, Y+7	; 0x07
    35b0:	78 85       	ldd	r23, Y+8	; 0x08
    35b2:	89 85       	ldd	r24, Y+9	; 0x09
    35b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    35b6:	20 e0       	ldi	r18, 0x00	; 0
    35b8:	30 e0       	ldi	r19, 0x00	; 0
    35ba:	40 e8       	ldi	r20, 0x80	; 128
    35bc:	5f e3       	ldi	r21, 0x3F	; 63
    35be:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    35c2:	88 23       	and	r24, r24
    35c4:	2c f4       	brge	.+10     	; 0x35d0 <LCD_Init+0x480>
		__ticks = 1;
    35c6:	81 e0       	ldi	r24, 0x01	; 1
    35c8:	90 e0       	ldi	r25, 0x00	; 0
    35ca:	9e 83       	std	Y+6, r25	; 0x06
    35cc:	8d 83       	std	Y+5, r24	; 0x05
    35ce:	3f c0       	rjmp	.+126    	; 0x364e <LCD_Init+0x4fe>
	else if (__tmp > 65535)
    35d0:	6f 81       	ldd	r22, Y+7	; 0x07
    35d2:	78 85       	ldd	r23, Y+8	; 0x08
    35d4:	89 85       	ldd	r24, Y+9	; 0x09
    35d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    35d8:	20 e0       	ldi	r18, 0x00	; 0
    35da:	3f ef       	ldi	r19, 0xFF	; 255
    35dc:	4f e7       	ldi	r20, 0x7F	; 127
    35de:	57 e4       	ldi	r21, 0x47	; 71
    35e0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    35e4:	18 16       	cp	r1, r24
    35e6:	4c f5       	brge	.+82     	; 0x363a <LCD_Init+0x4ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    35ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    35ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    35ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    35f0:	20 e0       	ldi	r18, 0x00	; 0
    35f2:	30 e0       	ldi	r19, 0x00	; 0
    35f4:	40 e2       	ldi	r20, 0x20	; 32
    35f6:	51 e4       	ldi	r21, 0x41	; 65
    35f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35fc:	dc 01       	movw	r26, r24
    35fe:	cb 01       	movw	r24, r22
    3600:	bc 01       	movw	r22, r24
    3602:	cd 01       	movw	r24, r26
    3604:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3608:	dc 01       	movw	r26, r24
    360a:	cb 01       	movw	r24, r22
    360c:	9e 83       	std	Y+6, r25	; 0x06
    360e:	8d 83       	std	Y+5, r24	; 0x05
    3610:	0f c0       	rjmp	.+30     	; 0x3630 <LCD_Init+0x4e0>
    3612:	80 e9       	ldi	r24, 0x90	; 144
    3614:	91 e0       	ldi	r25, 0x01	; 1
    3616:	9c 83       	std	Y+4, r25	; 0x04
    3618:	8b 83       	std	Y+3, r24	; 0x03
    361a:	8b 81       	ldd	r24, Y+3	; 0x03
    361c:	9c 81       	ldd	r25, Y+4	; 0x04
    361e:	01 97       	sbiw	r24, 0x01	; 1
    3620:	f1 f7       	brne	.-4      	; 0x361e <LCD_Init+0x4ce>
    3622:	9c 83       	std	Y+4, r25	; 0x04
    3624:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3626:	8d 81       	ldd	r24, Y+5	; 0x05
    3628:	9e 81       	ldd	r25, Y+6	; 0x06
    362a:	01 97       	sbiw	r24, 0x01	; 1
    362c:	9e 83       	std	Y+6, r25	; 0x06
    362e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3630:	8d 81       	ldd	r24, Y+5	; 0x05
    3632:	9e 81       	ldd	r25, Y+6	; 0x06
    3634:	00 97       	sbiw	r24, 0x00	; 0
    3636:	69 f7       	brne	.-38     	; 0x3612 <LCD_Init+0x4c2>
    3638:	14 c0       	rjmp	.+40     	; 0x3662 <LCD_Init+0x512>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    363a:	6f 81       	ldd	r22, Y+7	; 0x07
    363c:	78 85       	ldd	r23, Y+8	; 0x08
    363e:	89 85       	ldd	r24, Y+9	; 0x09
    3640:	9a 85       	ldd	r25, Y+10	; 0x0a
    3642:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3646:	dc 01       	movw	r26, r24
    3648:	cb 01       	movw	r24, r22
    364a:	9e 83       	std	Y+6, r25	; 0x06
    364c:	8d 83       	std	Y+5, r24	; 0x05
    364e:	8d 81       	ldd	r24, Y+5	; 0x05
    3650:	9e 81       	ldd	r25, Y+6	; 0x06
    3652:	9a 83       	std	Y+2, r25	; 0x02
    3654:	89 83       	std	Y+1, r24	; 0x01
    3656:	89 81       	ldd	r24, Y+1	; 0x01
    3658:	9a 81       	ldd	r25, Y+2	; 0x02
    365a:	01 97       	sbiw	r24, 0x01	; 1
    365c:	f1 f7       	brne	.-4      	; 0x365a <LCD_Init+0x50a>
    365e:	9a 83       	std	Y+2, r25	; 0x02
    3660:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);
	LCD_WriteCommand(0x06);
    3662:	86 e0       	ldi	r24, 0x06	; 6
    3664:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
	LCD_WriteCommand(0x80);
    3668:	80 e8       	ldi	r24, 0x80	; 128
    366a:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
}
    366e:	ca 5b       	subi	r28, 0xBA	; 186
    3670:	df 4f       	sbci	r29, 0xFF	; 255
    3672:	0f b6       	in	r0, 0x3f	; 63
    3674:	f8 94       	cli
    3676:	de bf       	out	0x3e, r29	; 62
    3678:	0f be       	out	0x3f, r0	; 63
    367a:	cd bf       	out	0x3d, r28	; 61
    367c:	cf 91       	pop	r28
    367e:	df 91       	pop	r29
    3680:	1f 91       	pop	r17
    3682:	0f 91       	pop	r16
    3684:	08 95       	ret

00003686 <LCD_WriteChar>:
#endif

/*************************** service functions*****************************************************/
void LCD_WriteChar(uint8 character)
{
    3686:	df 93       	push	r29
    3688:	cf 93       	push	r28
    368a:	0f 92       	push	r0
    368c:	cd b7       	in	r28, 0x3d	; 61
    368e:	de b7       	in	r29, 0x3e	; 62
    3690:	89 83       	std	Y+1, r24	; 0x01
	LCD_WriteData(character);
    3692:	89 81       	ldd	r24, Y+1	; 0x01
    3694:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
}
    3698:	0f 90       	pop	r0
    369a:	cf 91       	pop	r28
    369c:	df 91       	pop	r29
    369e:	08 95       	ret

000036a0 <LCD_WriteSentence>:



void LCD_WriteSentence(uint8 *PtrSentance)//"ahmed0"
{
    36a0:	df 93       	push	r29
    36a2:	cf 93       	push	r28
    36a4:	00 d0       	rcall	.+0      	; 0x36a6 <LCD_WriteSentence+0x6>
    36a6:	0f 92       	push	r0
    36a8:	cd b7       	in	r28, 0x3d	; 61
    36aa:	de b7       	in	r29, 0x3e	; 62
    36ac:	9b 83       	std	Y+3, r25	; 0x03
    36ae:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    36b0:	19 82       	std	Y+1, r1	; 0x01
    36b2:	0e c0       	rjmp	.+28     	; 0x36d0 <LCD_WriteSentence+0x30>
	while(PtrSentance[i])
	{
		LCD_WriteData(PtrSentance[i]);
    36b4:	89 81       	ldd	r24, Y+1	; 0x01
    36b6:	28 2f       	mov	r18, r24
    36b8:	30 e0       	ldi	r19, 0x00	; 0
    36ba:	8a 81       	ldd	r24, Y+2	; 0x02
    36bc:	9b 81       	ldd	r25, Y+3	; 0x03
    36be:	fc 01       	movw	r30, r24
    36c0:	e2 0f       	add	r30, r18
    36c2:	f3 1f       	adc	r31, r19
    36c4:	80 81       	ld	r24, Z
    36c6:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
		i++;
    36ca:	89 81       	ldd	r24, Y+1	; 0x01
    36cc:	8f 5f       	subi	r24, 0xFF	; 255
    36ce:	89 83       	std	Y+1, r24	; 0x01


void LCD_WriteSentence(uint8 *PtrSentance)//"ahmed0"
{
	uint8 i=0;
	while(PtrSentance[i])
    36d0:	89 81       	ldd	r24, Y+1	; 0x01
    36d2:	28 2f       	mov	r18, r24
    36d4:	30 e0       	ldi	r19, 0x00	; 0
    36d6:	8a 81       	ldd	r24, Y+2	; 0x02
    36d8:	9b 81       	ldd	r25, Y+3	; 0x03
    36da:	fc 01       	movw	r30, r24
    36dc:	e2 0f       	add	r30, r18
    36de:	f3 1f       	adc	r31, r19
    36e0:	80 81       	ld	r24, Z
    36e2:	88 23       	and	r24, r24
    36e4:	39 f7       	brne	.-50     	; 0x36b4 <LCD_WriteSentence+0x14>
	{
		LCD_WriteData(PtrSentance[i]);
		i++;
	}
}
    36e6:	0f 90       	pop	r0
    36e8:	0f 90       	pop	r0
    36ea:	0f 90       	pop	r0
    36ec:	cf 91       	pop	r28
    36ee:	df 91       	pop	r29
    36f0:	08 95       	ret

000036f2 <LCD_GoTo>:
void LCD_GoTo(uint8 Line, uint8 x)// 0 1
{
    36f2:	df 93       	push	r29
    36f4:	cf 93       	push	r28
    36f6:	00 d0       	rcall	.+0      	; 0x36f8 <LCD_GoTo+0x6>
    36f8:	cd b7       	in	r28, 0x3d	; 61
    36fa:	de b7       	in	r29, 0x3e	; 62
    36fc:	89 83       	std	Y+1, r24	; 0x01
    36fe:	6a 83       	std	Y+2, r22	; 0x02
	if(0 == Line)
    3700:	89 81       	ldd	r24, Y+1	; 0x01
    3702:	88 23       	and	r24, r24
    3704:	41 f4       	brne	.+16     	; 0x3716 <LCD_GoTo+0x24>
	{
		if ( x <=15)
    3706:	8a 81       	ldd	r24, Y+2	; 0x02
    3708:	80 31       	cpi	r24, 0x10	; 16
    370a:	78 f4       	brcc	.+30     	; 0x372a <LCD_GoTo+0x38>
		{
			LCD_WriteCommand(0x80 + x);
    370c:	8a 81       	ldd	r24, Y+2	; 0x02
    370e:	80 58       	subi	r24, 0x80	; 128
    3710:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
    3714:	0a c0       	rjmp	.+20     	; 0x372a <LCD_GoTo+0x38>
		}
	}
	else if (1 == Line)
    3716:	89 81       	ldd	r24, Y+1	; 0x01
    3718:	81 30       	cpi	r24, 0x01	; 1
    371a:	39 f4       	brne	.+14     	; 0x372a <LCD_GoTo+0x38>
	{
		if ( x <=15)
    371c:	8a 81       	ldd	r24, Y+2	; 0x02
    371e:	80 31       	cpi	r24, 0x10	; 16
    3720:	20 f4       	brcc	.+8      	; 0x372a <LCD_GoTo+0x38>
		{
			LCD_WriteCommand(0xC0 + x);
    3722:	8a 81       	ldd	r24, Y+2	; 0x02
    3724:	80 54       	subi	r24, 0x40	; 64
    3726:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
		}
	}
}
    372a:	0f 90       	pop	r0
    372c:	0f 90       	pop	r0
    372e:	cf 91       	pop	r28
    3730:	df 91       	pop	r29
    3732:	08 95       	ret

00003734 <LCD_WriteNumber>:


void LCD_WriteNumber(uint32 Number)
{
    3734:	0f 93       	push	r16
    3736:	1f 93       	push	r17
    3738:	df 93       	push	r29
    373a:	cf 93       	push	r28
    373c:	cd b7       	in	r28, 0x3d	; 61
    373e:	de b7       	in	r29, 0x3e	; 62
    3740:	60 97       	sbiw	r28, 0x10	; 16
    3742:	0f b6       	in	r0, 0x3f	; 63
    3744:	f8 94       	cli
    3746:	de bf       	out	0x3e, r29	; 62
    3748:	0f be       	out	0x3f, r0	; 63
    374a:	cd bf       	out	0x3d, r28	; 61
    374c:	6d 87       	std	Y+13, r22	; 0x0d
    374e:	7e 87       	std	Y+14, r23	; 0x0e
    3750:	8f 87       	std	Y+15, r24	; 0x0f
    3752:	98 8b       	std	Y+16, r25	; 0x10
	uint8 i=0,j;
    3754:	1a 82       	std	Y+2, r1	; 0x02
	uint8 arr[10]={0};
    3756:	8a e0       	ldi	r24, 0x0A	; 10
    3758:	fe 01       	movw	r30, r28
    375a:	33 96       	adiw	r30, 0x03	; 3
    375c:	df 01       	movw	r26, r30
    375e:	98 2f       	mov	r25, r24
    3760:	1d 92       	st	X+, r1
    3762:	9a 95       	dec	r25
    3764:	e9 f7       	brne	.-6      	; 0x3760 <LCD_WriteNumber+0x2c>
	if(Number==0)
    3766:	8d 85       	ldd	r24, Y+13	; 0x0d
    3768:	9e 85       	ldd	r25, Y+14	; 0x0e
    376a:	af 85       	ldd	r26, Y+15	; 0x0f
    376c:	b8 89       	ldd	r27, Y+16	; 0x10
    376e:	00 97       	sbiw	r24, 0x00	; 0
    3770:	a1 05       	cpc	r26, r1
    3772:	b1 05       	cpc	r27, r1
    3774:	91 f5       	brne	.+100    	; 0x37da <LCD_WriteNumber+0xa6>
	LCD_WriteData('0');
    3776:	80 e3       	ldi	r24, 0x30	; 48
    3778:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
    377c:	4d c0       	rjmp	.+154    	; 0x3818 <LCD_WriteNumber+0xe4>
	else{
			while(Number)
			{
				arr[i]=Number%10+'0';
    377e:	8a 81       	ldd	r24, Y+2	; 0x02
    3780:	08 2f       	mov	r16, r24
    3782:	10 e0       	ldi	r17, 0x00	; 0
    3784:	8d 85       	ldd	r24, Y+13	; 0x0d
    3786:	9e 85       	ldd	r25, Y+14	; 0x0e
    3788:	af 85       	ldd	r26, Y+15	; 0x0f
    378a:	b8 89       	ldd	r27, Y+16	; 0x10
    378c:	2a e0       	ldi	r18, 0x0A	; 10
    378e:	30 e0       	ldi	r19, 0x00	; 0
    3790:	40 e0       	ldi	r20, 0x00	; 0
    3792:	50 e0       	ldi	r21, 0x00	; 0
    3794:	bc 01       	movw	r22, r24
    3796:	cd 01       	movw	r24, r26
    3798:	0e 94 ef 20 	call	0x41de	; 0x41de <__udivmodsi4>
    379c:	dc 01       	movw	r26, r24
    379e:	cb 01       	movw	r24, r22
    37a0:	28 2f       	mov	r18, r24
    37a2:	20 5d       	subi	r18, 0xD0	; 208
    37a4:	ce 01       	movw	r24, r28
    37a6:	03 96       	adiw	r24, 0x03	; 3
    37a8:	fc 01       	movw	r30, r24
    37aa:	e0 0f       	add	r30, r16
    37ac:	f1 1f       	adc	r31, r17
    37ae:	20 83       	st	Z, r18
				Number/=10;
    37b0:	8d 85       	ldd	r24, Y+13	; 0x0d
    37b2:	9e 85       	ldd	r25, Y+14	; 0x0e
    37b4:	af 85       	ldd	r26, Y+15	; 0x0f
    37b6:	b8 89       	ldd	r27, Y+16	; 0x10
    37b8:	2a e0       	ldi	r18, 0x0A	; 10
    37ba:	30 e0       	ldi	r19, 0x00	; 0
    37bc:	40 e0       	ldi	r20, 0x00	; 0
    37be:	50 e0       	ldi	r21, 0x00	; 0
    37c0:	bc 01       	movw	r22, r24
    37c2:	cd 01       	movw	r24, r26
    37c4:	0e 94 ef 20 	call	0x41de	; 0x41de <__udivmodsi4>
    37c8:	da 01       	movw	r26, r20
    37ca:	c9 01       	movw	r24, r18
    37cc:	8d 87       	std	Y+13, r24	; 0x0d
    37ce:	9e 87       	std	Y+14, r25	; 0x0e
    37d0:	af 87       	std	Y+15, r26	; 0x0f
    37d2:	b8 8b       	std	Y+16, r27	; 0x10
				i++;
    37d4:	8a 81       	ldd	r24, Y+2	; 0x02
    37d6:	8f 5f       	subi	r24, 0xFF	; 255
    37d8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0,j;
	uint8 arr[10]={0};
	if(Number==0)
	LCD_WriteData('0');
	else{
			while(Number)
    37da:	8d 85       	ldd	r24, Y+13	; 0x0d
    37dc:	9e 85       	ldd	r25, Y+14	; 0x0e
    37de:	af 85       	ldd	r26, Y+15	; 0x0f
    37e0:	b8 89       	ldd	r27, Y+16	; 0x10
    37e2:	00 97       	sbiw	r24, 0x00	; 0
    37e4:	a1 05       	cpc	r26, r1
    37e6:	b1 05       	cpc	r27, r1
    37e8:	51 f6       	brne	.-108    	; 0x377e <LCD_WriteNumber+0x4a>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    37ea:	8a 81       	ldd	r24, Y+2	; 0x02
    37ec:	89 83       	std	Y+1, r24	; 0x01
    37ee:	11 c0       	rjmp	.+34     	; 0x3812 <LCD_WriteNumber+0xde>
			{
				LCD_WriteData(arr[j-1]);
    37f0:	89 81       	ldd	r24, Y+1	; 0x01
    37f2:	88 2f       	mov	r24, r24
    37f4:	90 e0       	ldi	r25, 0x00	; 0
    37f6:	9c 01       	movw	r18, r24
    37f8:	21 50       	subi	r18, 0x01	; 1
    37fa:	30 40       	sbci	r19, 0x00	; 0
    37fc:	ce 01       	movw	r24, r28
    37fe:	03 96       	adiw	r24, 0x03	; 3
    3800:	fc 01       	movw	r30, r24
    3802:	e2 0f       	add	r30, r18
    3804:	f3 1f       	adc	r31, r19
    3806:	80 81       	ld	r24, Z
    3808:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    380c:	89 81       	ldd	r24, Y+1	; 0x01
    380e:	81 50       	subi	r24, 0x01	; 1
    3810:	89 83       	std	Y+1, r24	; 0x01
    3812:	89 81       	ldd	r24, Y+1	; 0x01
    3814:	88 23       	and	r24, r24
    3816:	61 f7       	brne	.-40     	; 0x37f0 <LCD_WriteNumber+0xbc>
			{
				LCD_WriteData(arr[j-1]);
			}
	   }
}
    3818:	60 96       	adiw	r28, 0x10	; 16
    381a:	0f b6       	in	r0, 0x3f	; 63
    381c:	f8 94       	cli
    381e:	de bf       	out	0x3e, r29	; 62
    3820:	0f be       	out	0x3f, r0	; 63
    3822:	cd bf       	out	0x3d, r28	; 61
    3824:	cf 91       	pop	r28
    3826:	df 91       	pop	r29
    3828:	1f 91       	pop	r17
    382a:	0f 91       	pop	r16
    382c:	08 95       	ret

0000382e <LCD_WriteNumber2>:
void LCD_WriteNumber2(uint16 Number)
{
    382e:	df 93       	push	r29
    3830:	cf 93       	push	r28
    3832:	00 d0       	rcall	.+0      	; 0x3834 <LCD_WriteNumber2+0x6>
    3834:	cd b7       	in	r28, 0x3d	; 61
    3836:	de b7       	in	r29, 0x3e	; 62
    3838:	9a 83       	std	Y+2, r25	; 0x02
    383a:	89 83       	std	Y+1, r24	; 0x01
	LCD_WriteData(Number%10000/1000+'0');
    383c:	89 81       	ldd	r24, Y+1	; 0x01
    383e:	9a 81       	ldd	r25, Y+2	; 0x02
    3840:	20 e1       	ldi	r18, 0x10	; 16
    3842:	37 e2       	ldi	r19, 0x27	; 39
    3844:	b9 01       	movw	r22, r18
    3846:	0e 94 c8 20 	call	0x4190	; 0x4190 <__udivmodhi4>
    384a:	28 ee       	ldi	r18, 0xE8	; 232
    384c:	33 e0       	ldi	r19, 0x03	; 3
    384e:	b9 01       	movw	r22, r18
    3850:	0e 94 c8 20 	call	0x4190	; 0x4190 <__udivmodhi4>
    3854:	cb 01       	movw	r24, r22
    3856:	80 5d       	subi	r24, 0xD0	; 208
    3858:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
	LCD_WriteData(Number%1000/100+'0');
    385c:	89 81       	ldd	r24, Y+1	; 0x01
    385e:	9a 81       	ldd	r25, Y+2	; 0x02
    3860:	28 ee       	ldi	r18, 0xE8	; 232
    3862:	33 e0       	ldi	r19, 0x03	; 3
    3864:	b9 01       	movw	r22, r18
    3866:	0e 94 c8 20 	call	0x4190	; 0x4190 <__udivmodhi4>
    386a:	24 e6       	ldi	r18, 0x64	; 100
    386c:	30 e0       	ldi	r19, 0x00	; 0
    386e:	b9 01       	movw	r22, r18
    3870:	0e 94 c8 20 	call	0x4190	; 0x4190 <__udivmodhi4>
    3874:	cb 01       	movw	r24, r22
    3876:	80 5d       	subi	r24, 0xD0	; 208
    3878:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
	LCD_WriteData(Number%100/10+'0');
    387c:	89 81       	ldd	r24, Y+1	; 0x01
    387e:	9a 81       	ldd	r25, Y+2	; 0x02
    3880:	24 e6       	ldi	r18, 0x64	; 100
    3882:	30 e0       	ldi	r19, 0x00	; 0
    3884:	b9 01       	movw	r22, r18
    3886:	0e 94 c8 20 	call	0x4190	; 0x4190 <__udivmodhi4>
    388a:	2a e0       	ldi	r18, 0x0A	; 10
    388c:	30 e0       	ldi	r19, 0x00	; 0
    388e:	b9 01       	movw	r22, r18
    3890:	0e 94 c8 20 	call	0x4190	; 0x4190 <__udivmodhi4>
    3894:	cb 01       	movw	r24, r22
    3896:	80 5d       	subi	r24, 0xD0	; 208
    3898:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
	LCD_WriteData(Number%10/1+'0');
    389c:	89 81       	ldd	r24, Y+1	; 0x01
    389e:	9a 81       	ldd	r25, Y+2	; 0x02
    38a0:	2a e0       	ldi	r18, 0x0A	; 10
    38a2:	30 e0       	ldi	r19, 0x00	; 0
    38a4:	b9 01       	movw	r22, r18
    38a6:	0e 94 c8 20 	call	0x4190	; 0x4190 <__udivmodhi4>
    38aa:	80 5d       	subi	r24, 0xD0	; 208
    38ac:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
}
    38b0:	0f 90       	pop	r0
    38b2:	0f 90       	pop	r0
    38b4:	cf 91       	pop	r28
    38b6:	df 91       	pop	r29
    38b8:	08 95       	ret

000038ba <convert_data>:
uint8 *convert_data(uint32 val)
{
    38ba:	0f 93       	push	r16
    38bc:	1f 93       	push	r17
    38be:	df 93       	push	r29
    38c0:	cf 93       	push	r28
    38c2:	00 d0       	rcall	.+0      	; 0x38c4 <convert_data+0xa>
    38c4:	00 d0       	rcall	.+0      	; 0x38c6 <convert_data+0xc>
    38c6:	0f 92       	push	r0
    38c8:	cd b7       	in	r28, 0x3d	; 61
    38ca:	de b7       	in	r29, 0x3e	; 62
    38cc:	6a 83       	std	Y+2, r22	; 0x02
    38ce:	7b 83       	std	Y+3, r23	; 0x03
    38d0:	8c 83       	std	Y+4, r24	; 0x04
    38d2:	9d 83       	std	Y+5, r25	; 0x05
	uint8 i=0;
    38d4:	19 82       	std	Y+1, r1	; 0x01
	static uint8 arr[10]={0};
	if(val==0)
    38d6:	8a 81       	ldd	r24, Y+2	; 0x02
    38d8:	9b 81       	ldd	r25, Y+3	; 0x03
    38da:	ac 81       	ldd	r26, Y+4	; 0x04
    38dc:	bd 81       	ldd	r27, Y+5	; 0x05
    38de:	00 97       	sbiw	r24, 0x00	; 0
    38e0:	a1 05       	cpc	r26, r1
    38e2:	b1 05       	cpc	r27, r1
    38e4:	c9 f5       	brne	.+114    	; 0x3958 <convert_data+0x9e>
	{arr[i]='0';}
    38e6:	89 81       	ldd	r24, Y+1	; 0x01
    38e8:	88 2f       	mov	r24, r24
    38ea:	90 e0       	ldi	r25, 0x00	; 0
    38ec:	fc 01       	movw	r30, r24
    38ee:	ed 5d       	subi	r30, 0xDD	; 221
    38f0:	fe 4f       	sbci	r31, 0xFE	; 254
    38f2:	80 e3       	ldi	r24, 0x30	; 48
    38f4:	80 83       	st	Z, r24
    38f6:	38 c0       	rjmp	.+112    	; 0x3968 <convert_data+0xae>
	else{
		while(val)//123
		{
			arr[8-i]=val%10+'0';
    38f8:	89 81       	ldd	r24, Y+1	; 0x01
    38fa:	28 2f       	mov	r18, r24
    38fc:	30 e0       	ldi	r19, 0x00	; 0
    38fe:	88 e0       	ldi	r24, 0x08	; 8
    3900:	90 e0       	ldi	r25, 0x00	; 0
    3902:	8c 01       	movw	r16, r24
    3904:	02 1b       	sub	r16, r18
    3906:	13 0b       	sbc	r17, r19
    3908:	8a 81       	ldd	r24, Y+2	; 0x02
    390a:	9b 81       	ldd	r25, Y+3	; 0x03
    390c:	ac 81       	ldd	r26, Y+4	; 0x04
    390e:	bd 81       	ldd	r27, Y+5	; 0x05
    3910:	2a e0       	ldi	r18, 0x0A	; 10
    3912:	30 e0       	ldi	r19, 0x00	; 0
    3914:	40 e0       	ldi	r20, 0x00	; 0
    3916:	50 e0       	ldi	r21, 0x00	; 0
    3918:	bc 01       	movw	r22, r24
    391a:	cd 01       	movw	r24, r26
    391c:	0e 94 ef 20 	call	0x41de	; 0x41de <__udivmodsi4>
    3920:	dc 01       	movw	r26, r24
    3922:	cb 01       	movw	r24, r22
    3924:	80 5d       	subi	r24, 0xD0	; 208
    3926:	f8 01       	movw	r30, r16
    3928:	ed 5d       	subi	r30, 0xDD	; 221
    392a:	fe 4f       	sbci	r31, 0xFE	; 254
    392c:	80 83       	st	Z, r24
			val/=10;
    392e:	8a 81       	ldd	r24, Y+2	; 0x02
    3930:	9b 81       	ldd	r25, Y+3	; 0x03
    3932:	ac 81       	ldd	r26, Y+4	; 0x04
    3934:	bd 81       	ldd	r27, Y+5	; 0x05
    3936:	2a e0       	ldi	r18, 0x0A	; 10
    3938:	30 e0       	ldi	r19, 0x00	; 0
    393a:	40 e0       	ldi	r20, 0x00	; 0
    393c:	50 e0       	ldi	r21, 0x00	; 0
    393e:	bc 01       	movw	r22, r24
    3940:	cd 01       	movw	r24, r26
    3942:	0e 94 ef 20 	call	0x41de	; 0x41de <__udivmodsi4>
    3946:	da 01       	movw	r26, r20
    3948:	c9 01       	movw	r24, r18
    394a:	8a 83       	std	Y+2, r24	; 0x02
    394c:	9b 83       	std	Y+3, r25	; 0x03
    394e:	ac 83       	std	Y+4, r26	; 0x04
    3950:	bd 83       	std	Y+5, r27	; 0x05
			i++;
    3952:	89 81       	ldd	r24, Y+1	; 0x01
    3954:	8f 5f       	subi	r24, 0xFF	; 255
    3956:	89 83       	std	Y+1, r24	; 0x01
	uint8 i=0;
	static uint8 arr[10]={0};
	if(val==0)
	{arr[i]='0';}
	else{
		while(val)//123
    3958:	8a 81       	ldd	r24, Y+2	; 0x02
    395a:	9b 81       	ldd	r25, Y+3	; 0x03
    395c:	ac 81       	ldd	r26, Y+4	; 0x04
    395e:	bd 81       	ldd	r27, Y+5	; 0x05
    3960:	00 97       	sbiw	r24, 0x00	; 0
    3962:	a1 05       	cpc	r26, r1
    3964:	b1 05       	cpc	r27, r1
    3966:	41 f6       	brne	.-112    	; 0x38f8 <convert_data+0x3e>
			arr[8-i]=val%10+'0';
			val/=10;
			i++;
		}
	}	
	return &arr[8-i+1];
    3968:	89 81       	ldd	r24, Y+1	; 0x01
    396a:	28 2f       	mov	r18, r24
    396c:	30 e0       	ldi	r19, 0x00	; 0
    396e:	89 e0       	ldi	r24, 0x09	; 9
    3970:	90 e0       	ldi	r25, 0x00	; 0
    3972:	82 1b       	sub	r24, r18
    3974:	93 0b       	sbc	r25, r19
    3976:	8d 5d       	subi	r24, 0xDD	; 221
    3978:	9e 4f       	sbci	r25, 0xFE	; 254
}
    397a:	0f 90       	pop	r0
    397c:	0f 90       	pop	r0
    397e:	0f 90       	pop	r0
    3980:	0f 90       	pop	r0
    3982:	0f 90       	pop	r0
    3984:	cf 91       	pop	r28
    3986:	df 91       	pop	r29
    3988:	1f 91       	pop	r17
    398a:	0f 91       	pop	r16
    398c:	08 95       	ret

0000398e <str_to_int>:
 uint32 str_to_int(uint8*ptr)
 {
    398e:	ef 92       	push	r14
    3990:	ff 92       	push	r15
    3992:	0f 93       	push	r16
    3994:	1f 93       	push	r17
    3996:	df 93       	push	r29
    3998:	cf 93       	push	r28
    399a:	cd b7       	in	r28, 0x3d	; 61
    399c:	de b7       	in	r29, 0x3e	; 62
    399e:	28 97       	sbiw	r28, 0x08	; 8
    39a0:	0f b6       	in	r0, 0x3f	; 63
    39a2:	f8 94       	cli
    39a4:	de bf       	out	0x3e, r29	; 62
    39a6:	0f be       	out	0x3f, r0	; 63
    39a8:	cd bf       	out	0x3d, r28	; 61
    39aa:	98 87       	std	Y+8, r25	; 0x08
    39ac:	8f 83       	std	Y+7, r24	; 0x07
	 uint32 number=0;
    39ae:	1b 82       	std	Y+3, r1	; 0x03
    39b0:	1c 82       	std	Y+4, r1	; 0x04
    39b2:	1d 82       	std	Y+5, r1	; 0x05
    39b4:	1e 82       	std	Y+6, r1	; 0x06
	 for(uint16 i=0;i<strlen((char*)ptr);i++)
    39b6:	1a 82       	std	Y+2, r1	; 0x02
    39b8:	19 82       	std	Y+1, r1	; 0x01
    39ba:	2b c0       	rjmp	.+86     	; 0x3a12 <str_to_int+0x84>
	 {
		 number=(ptr[i]-48)+number*10;
    39bc:	2f 81       	ldd	r18, Y+7	; 0x07
    39be:	38 85       	ldd	r19, Y+8	; 0x08
    39c0:	89 81       	ldd	r24, Y+1	; 0x01
    39c2:	9a 81       	ldd	r25, Y+2	; 0x02
    39c4:	f9 01       	movw	r30, r18
    39c6:	e8 0f       	add	r30, r24
    39c8:	f9 1f       	adc	r31, r25
    39ca:	80 81       	ld	r24, Z
    39cc:	88 2f       	mov	r24, r24
    39ce:	90 e0       	ldi	r25, 0x00	; 0
    39d0:	c0 97       	sbiw	r24, 0x30	; 48
    39d2:	7c 01       	movw	r14, r24
    39d4:	00 27       	eor	r16, r16
    39d6:	f7 fc       	sbrc	r15, 7
    39d8:	00 95       	com	r16
    39da:	10 2f       	mov	r17, r16
    39dc:	8b 81       	ldd	r24, Y+3	; 0x03
    39de:	9c 81       	ldd	r25, Y+4	; 0x04
    39e0:	ad 81       	ldd	r26, Y+5	; 0x05
    39e2:	be 81       	ldd	r27, Y+6	; 0x06
    39e4:	2a e0       	ldi	r18, 0x0A	; 10
    39e6:	30 e0       	ldi	r19, 0x00	; 0
    39e8:	40 e0       	ldi	r20, 0x00	; 0
    39ea:	50 e0       	ldi	r21, 0x00	; 0
    39ec:	bc 01       	movw	r22, r24
    39ee:	cd 01       	movw	r24, r26
    39f0:	0e 94 a9 20 	call	0x4152	; 0x4152 <__mulsi3>
    39f4:	dc 01       	movw	r26, r24
    39f6:	cb 01       	movw	r24, r22
    39f8:	8e 0d       	add	r24, r14
    39fa:	9f 1d       	adc	r25, r15
    39fc:	a0 1f       	adc	r26, r16
    39fe:	b1 1f       	adc	r27, r17
    3a00:	8b 83       	std	Y+3, r24	; 0x03
    3a02:	9c 83       	std	Y+4, r25	; 0x04
    3a04:	ad 83       	std	Y+5, r26	; 0x05
    3a06:	be 83       	std	Y+6, r27	; 0x06
	return &arr[8-i+1];
}
 uint32 str_to_int(uint8*ptr)
 {
	 uint32 number=0;
	 for(uint16 i=0;i<strlen((char*)ptr);i++)
    3a08:	89 81       	ldd	r24, Y+1	; 0x01
    3a0a:	9a 81       	ldd	r25, Y+2	; 0x02
    3a0c:	01 96       	adiw	r24, 0x01	; 1
    3a0e:	9a 83       	std	Y+2, r25	; 0x02
    3a10:	89 83       	std	Y+1, r24	; 0x01
    3a12:	8f 81       	ldd	r24, Y+7	; 0x07
    3a14:	98 85       	ldd	r25, Y+8	; 0x08
    3a16:	0e 94 63 21 	call	0x42c6	; 0x42c6 <strlen>
    3a1a:	9c 01       	movw	r18, r24
    3a1c:	89 81       	ldd	r24, Y+1	; 0x01
    3a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    3a20:	82 17       	cp	r24, r18
    3a22:	93 07       	cpc	r25, r19
    3a24:	58 f2       	brcs	.-106    	; 0x39bc <str_to_int+0x2e>
	 {
		 number=(ptr[i]-48)+number*10;
		 
	 }
	 return number;
    3a26:	8b 81       	ldd	r24, Y+3	; 0x03
    3a28:	9c 81       	ldd	r25, Y+4	; 0x04
    3a2a:	ad 81       	ldd	r26, Y+5	; 0x05
    3a2c:	be 81       	ldd	r27, Y+6	; 0x06
 }
    3a2e:	bc 01       	movw	r22, r24
    3a30:	cd 01       	movw	r24, r26
    3a32:	28 96       	adiw	r28, 0x08	; 8
    3a34:	0f b6       	in	r0, 0x3f	; 63
    3a36:	f8 94       	cli
    3a38:	de bf       	out	0x3e, r29	; 62
    3a3a:	0f be       	out	0x3f, r0	; 63
    3a3c:	cd bf       	out	0x3d, r28	; 61
    3a3e:	cf 91       	pop	r28
    3a40:	df 91       	pop	r29
    3a42:	1f 91       	pop	r17
    3a44:	0f 91       	pop	r16
    3a46:	ff 90       	pop	r15
    3a48:	ef 90       	pop	r14
    3a4a:	08 95       	ret

00003a4c <Create_Character>:
void Create_Character(uint8 *Pattern,uint8 Location) {
    3a4c:	df 93       	push	r29
    3a4e:	cf 93       	push	r28
    3a50:	00 d0       	rcall	.+0      	; 0x3a52 <Create_Character+0x6>
    3a52:	00 d0       	rcall	.+0      	; 0x3a54 <Create_Character+0x8>
    3a54:	cd b7       	in	r28, 0x3d	; 61
    3a56:	de b7       	in	r29, 0x3e	; 62
    3a58:	9b 83       	std	Y+3, r25	; 0x03
    3a5a:	8a 83       	std	Y+2, r24	; 0x02
    3a5c:	6c 83       	std	Y+4, r22	; 0x04

	uint8 iLoop=0;
    3a5e:	19 82       	std	Y+1, r1	; 0x01

	LCD_WriteCommand(0x40+(Location*8)); //Send the Address of CGRAM
    3a60:	8c 81       	ldd	r24, Y+4	; 0x04
    3a62:	88 2f       	mov	r24, r24
    3a64:	90 e0       	ldi	r25, 0x00	; 0
    3a66:	08 96       	adiw	r24, 0x08	; 8
    3a68:	88 0f       	add	r24, r24
    3a6a:	99 1f       	adc	r25, r25
    3a6c:	88 0f       	add	r24, r24
    3a6e:	99 1f       	adc	r25, r25
    3a70:	88 0f       	add	r24, r24
    3a72:	99 1f       	adc	r25, r25
    3a74:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>
	for(iLoop=0;iLoop<8;iLoop++)
    3a78:	19 82       	std	Y+1, r1	; 0x01
    3a7a:	0e c0       	rjmp	.+28     	; 0x3a98 <Create_Character+0x4c>
	LCD_WriteData(Pattern[iLoop]); //Pass the bytes of pattern on LCD
    3a7c:	89 81       	ldd	r24, Y+1	; 0x01
    3a7e:	28 2f       	mov	r18, r24
    3a80:	30 e0       	ldi	r19, 0x00	; 0
    3a82:	8a 81       	ldd	r24, Y+2	; 0x02
    3a84:	9b 81       	ldd	r25, Y+3	; 0x03
    3a86:	fc 01       	movw	r30, r24
    3a88:	e2 0f       	add	r30, r18
    3a8a:	f3 1f       	adc	r31, r19
    3a8c:	80 81       	ld	r24, Z
    3a8e:	0e 94 5d 16 	call	0x2cba	; 0x2cba <LCD_WriteData>
void Create_Character(uint8 *Pattern,uint8 Location) {

	uint8 iLoop=0;

	LCD_WriteCommand(0x40+(Location*8)); //Send the Address of CGRAM
	for(iLoop=0;iLoop<8;iLoop++)
    3a92:	89 81       	ldd	r24, Y+1	; 0x01
    3a94:	8f 5f       	subi	r24, 0xFF	; 255
    3a96:	89 83       	std	Y+1, r24	; 0x01
    3a98:	89 81       	ldd	r24, Y+1	; 0x01
    3a9a:	88 30       	cpi	r24, 0x08	; 8
    3a9c:	78 f3       	brcs	.-34     	; 0x3a7c <Create_Character+0x30>
	LCD_WriteData(Pattern[iLoop]); //Pass the bytes of pattern on LCD

}
    3a9e:	0f 90       	pop	r0
    3aa0:	0f 90       	pop	r0
    3aa2:	0f 90       	pop	r0
    3aa4:	0f 90       	pop	r0
    3aa6:	cf 91       	pop	r28
    3aa8:	df 91       	pop	r29
    3aaa:	08 95       	ret

00003aac <LCD_Clear>:
void LCD_Clear(void)
{
    3aac:	df 93       	push	r29
    3aae:	cf 93       	push	r28
    3ab0:	cd b7       	in	r28, 0x3d	; 61
    3ab2:	de b7       	in	r29, 0x3e	; 62

	LCD_WriteCommand(0x01);
    3ab4:	81 e0       	ldi	r24, 0x01	; 1
    3ab6:	0e 94 12 14 	call	0x2824	; 0x2824 <LCD_WriteCommand>

}
    3aba:	cf 91       	pop	r28
    3abc:	df 91       	pop	r29
    3abe:	08 95       	ret

00003ac0 <LCD_out>:

	
 void LCD_out(uint8 Line, uint8 x,uint8 *PtrSentance)
{
    3ac0:	df 93       	push	r29
    3ac2:	cf 93       	push	r28
    3ac4:	00 d0       	rcall	.+0      	; 0x3ac6 <LCD_out+0x6>
    3ac6:	00 d0       	rcall	.+0      	; 0x3ac8 <LCD_out+0x8>
    3ac8:	cd b7       	in	r28, 0x3d	; 61
    3aca:	de b7       	in	r29, 0x3e	; 62
    3acc:	89 83       	std	Y+1, r24	; 0x01
    3ace:	6a 83       	std	Y+2, r22	; 0x02
    3ad0:	5c 83       	std	Y+4, r21	; 0x04
    3ad2:	4b 83       	std	Y+3, r20	; 0x03
	LCD_GoTo( Line,  x);
    3ad4:	89 81       	ldd	r24, Y+1	; 0x01
    3ad6:	6a 81       	ldd	r22, Y+2	; 0x02
    3ad8:	0e 94 79 1b 	call	0x36f2	; 0x36f2 <LCD_GoTo>
	LCD_WriteSentence(PtrSentance);
    3adc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ade:	9c 81       	ldd	r25, Y+4	; 0x04
    3ae0:	0e 94 50 1b 	call	0x36a0	; 0x36a0 <LCD_WriteSentence>
}
    3ae4:	0f 90       	pop	r0
    3ae6:	0f 90       	pop	r0
    3ae8:	0f 90       	pop	r0
    3aea:	0f 90       	pop	r0
    3aec:	cf 91       	pop	r28
    3aee:	df 91       	pop	r29
    3af0:	08 95       	ret

00003af2 <UART_SendString>:
static uint8  *Asynch_receive_str;

/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
    3af2:	df 93       	push	r29
    3af4:	cf 93       	push	r28
    3af6:	00 d0       	rcall	.+0      	; 0x3af8 <UART_SendString+0x6>
    3af8:	0f 92       	push	r0
    3afa:	cd b7       	in	r28, 0x3d	; 61
    3afc:	de b7       	in	r29, 0x3e	; 62
    3afe:	9b 83       	std	Y+3, r25	; 0x03
    3b00:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3b02:	19 82       	std	Y+1, r1	; 0x01
    3b04:	0e c0       	rjmp	.+28     	; 0x3b22 <UART_SendString+0x30>
	while(Str[i] != '\0')
	{
		UART_SendByte(Str[i]);
    3b06:	89 81       	ldd	r24, Y+1	; 0x01
    3b08:	28 2f       	mov	r18, r24
    3b0a:	30 e0       	ldi	r19, 0x00	; 0
    3b0c:	8a 81       	ldd	r24, Y+2	; 0x02
    3b0e:	9b 81       	ldd	r25, Y+3	; 0x03
    3b10:	fc 01       	movw	r30, r24
    3b12:	e2 0f       	add	r30, r18
    3b14:	f3 1f       	adc	r31, r19
    3b16:	80 81       	ld	r24, Z
    3b18:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
		i++;
    3b1c:	89 81       	ldd	r24, Y+1	; 0x01
    3b1e:	8f 5f       	subi	r24, 0xFF	; 255
    3b20:	89 83       	std	Y+1, r24	; 0x01
/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    3b22:	89 81       	ldd	r24, Y+1	; 0x01
    3b24:	28 2f       	mov	r18, r24
    3b26:	30 e0       	ldi	r19, 0x00	; 0
    3b28:	8a 81       	ldd	r24, Y+2	; 0x02
    3b2a:	9b 81       	ldd	r25, Y+3	; 0x03
    3b2c:	fc 01       	movw	r30, r24
    3b2e:	e2 0f       	add	r30, r18
    3b30:	f3 1f       	adc	r31, r19
    3b32:	80 81       	ld	r24, Z
    3b34:	88 23       	and	r24, r24
    3b36:	39 f7       	brne	.-50     	; 0x3b06 <UART_SendString+0x14>
	{
		UART_SendByte(Str[i]);
		i++;
	}
}
    3b38:	0f 90       	pop	r0
    3b3a:	0f 90       	pop	r0
    3b3c:	0f 90       	pop	r0
    3b3e:	cf 91       	pop	r28
    3b40:	df 91       	pop	r29
    3b42:	08 95       	ret

00003b44 <UART_SendString_Asynch>:
								////////////////////////////////////

void UART_SendString_Asynch(uint8 *Str)
{
    3b44:	df 93       	push	r29
    3b46:	cf 93       	push	r28
    3b48:	00 d0       	rcall	.+0      	; 0x3b4a <UART_SendString_Asynch+0x6>
    3b4a:	cd b7       	in	r28, 0x3d	; 61
    3b4c:	de b7       	in	r29, 0x3e	; 62
    3b4e:	9a 83       	std	Y+2, r25	; 0x02
    3b50:	89 83       	std	Y+1, r24	; 0x01
	Asynch_Send_Str=Str;
    3b52:	89 81       	ldd	r24, Y+1	; 0x01
    3b54:	9a 81       	ldd	r25, Y+2	; 0x02
    3b56:	90 93 32 01 	sts	0x0132, r25
    3b5a:	80 93 31 01 	sts	0x0131, r24
	UART_SendByte(Str[0]);
    3b5e:	e9 81       	ldd	r30, Y+1	; 0x01
    3b60:	fa 81       	ldd	r31, Y+2	; 0x02
    3b62:	80 81       	ld	r24, Z
    3b64:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
	UART_TX_SetCallBack(Func_TX);
    3b68:	8f eb       	ldi	r24, 0xBF	; 191
    3b6a:	9d e1       	ldi	r25, 0x1D	; 29
    3b6c:	0e 94 42 06 	call	0xc84	; 0xc84 <UART_TX_SetCallBack>
	UART_TX_InterruptEnable();
    3b70:	0e 94 14 06 	call	0xc28	; 0xc28 <UART_TX_InterruptEnable>

}
    3b74:	0f 90       	pop	r0
    3b76:	0f 90       	pop	r0
    3b78:	cf 91       	pop	r28
    3b7a:	df 91       	pop	r29
    3b7c:	08 95       	ret

00003b7e <Func_TX>:

static void Func_TX(void)
{
    3b7e:	df 93       	push	r29
    3b80:	cf 93       	push	r28
    3b82:	cd b7       	in	r28, 0x3d	; 61
    3b84:	de b7       	in	r29, 0x3e	; 62
static uint8 i=1;
	if(Asynch_Send_Str[i] !='\0')
    3b86:	20 91 31 01 	lds	r18, 0x0131
    3b8a:	30 91 32 01 	lds	r19, 0x0132
    3b8e:	80 91 9e 00 	lds	r24, 0x009E
    3b92:	88 2f       	mov	r24, r24
    3b94:	90 e0       	ldi	r25, 0x00	; 0
    3b96:	f9 01       	movw	r30, r18
    3b98:	e8 0f       	add	r30, r24
    3b9a:	f9 1f       	adc	r31, r25
    3b9c:	80 81       	ld	r24, Z
    3b9e:	88 23       	and	r24, r24
    3ba0:	a1 f0       	breq	.+40     	; 0x3bca <Func_TX+0x4c>
	{
		UART_SendByteNoBlock(Asynch_Send_Str[i]);
    3ba2:	20 91 31 01 	lds	r18, 0x0131
    3ba6:	30 91 32 01 	lds	r19, 0x0132
    3baa:	80 91 9e 00 	lds	r24, 0x009E
    3bae:	88 2f       	mov	r24, r24
    3bb0:	90 e0       	ldi	r25, 0x00	; 0
    3bb2:	f9 01       	movw	r30, r18
    3bb4:	e8 0f       	add	r30, r24
    3bb6:	f9 1f       	adc	r31, r25
    3bb8:	80 81       	ld	r24, Z
    3bba:	0e 94 ba 06 	call	0xd74	; 0xd74 <UART_SendByteNoBlock>
		i++;
    3bbe:	80 91 9e 00 	lds	r24, 0x009E
    3bc2:	8f 5f       	subi	r24, 0xFF	; 255
    3bc4:	80 93 9e 00 	sts	0x009E, r24
    3bc8:	05 c0       	rjmp	.+10     	; 0x3bd4 <Func_TX+0x56>
	}
	else
		{
		i=1;
    3bca:	81 e0       	ldi	r24, 0x01	; 1
    3bcc:	80 93 9e 00 	sts	0x009E, r24
		UART_TX_InterruptDisable();
    3bd0:	0e 94 22 06 	call	0xc44	; 0xc44 <UART_TX_InterruptDisable>
		}
}
    3bd4:	cf 91       	pop	r28
    3bd6:	df 91       	pop	r29
    3bd8:	08 95       	ret

00003bda <UART_SendString_Asynch_NocodeInInt>:
								////////////////////////////////////
								
void UART_SendString_Asynch_NocodeInInt(uint8 *Str)
{
    3bda:	df 93       	push	r29
    3bdc:	cf 93       	push	r28
    3bde:	00 d0       	rcall	.+0      	; 0x3be0 <UART_SendString_Asynch_NocodeInInt+0x6>
    3be0:	cd b7       	in	r28, 0x3d	; 61
    3be2:	de b7       	in	r29, 0x3e	; 62
    3be4:	9a 83       	std	Y+2, r25	; 0x02
    3be6:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_SetCallBack(Send_Int_Function2);
    3be8:	85 e2       	ldi	r24, 0x25	; 37
    3bea:	9e e1       	ldi	r25, 0x1E	; 30
    3bec:	0e 94 42 06 	call	0xc84	; 0xc84 <UART_TX_SetCallBack>
		UART_TX_InterruptEnable();
    3bf0:	0e 94 14 06 	call	0xc28	; 0xc28 <UART_TX_InterruptEnable>
	static	uint8 i=0;
	if(flag)
    3bf4:	80 91 9d 00 	lds	r24, 0x009D
    3bf8:	88 23       	and	r24, r24
    3bfa:	11 f1       	breq	.+68     	; 0x3c40 <UART_SendString_Asynch_NocodeInInt+0x66>
		{
		if(Str[i])
    3bfc:	80 91 2d 01 	lds	r24, 0x012D
    3c00:	28 2f       	mov	r18, r24
    3c02:	30 e0       	ldi	r19, 0x00	; 0
    3c04:	89 81       	ldd	r24, Y+1	; 0x01
    3c06:	9a 81       	ldd	r25, Y+2	; 0x02
    3c08:	fc 01       	movw	r30, r24
    3c0a:	e2 0f       	add	r30, r18
    3c0c:	f3 1f       	adc	r31, r19
    3c0e:	80 81       	ld	r24, Z
    3c10:	88 23       	and	r24, r24
    3c12:	a1 f0       	breq	.+40     	; 0x3c3c <UART_SendString_Asynch_NocodeInInt+0x62>
			{
			UART_SendByteNoBlock(Str[i]);
    3c14:	80 91 2d 01 	lds	r24, 0x012D
    3c18:	28 2f       	mov	r18, r24
    3c1a:	30 e0       	ldi	r19, 0x00	; 0
    3c1c:	89 81       	ldd	r24, Y+1	; 0x01
    3c1e:	9a 81       	ldd	r25, Y+2	; 0x02
    3c20:	fc 01       	movw	r30, r24
    3c22:	e2 0f       	add	r30, r18
    3c24:	f3 1f       	adc	r31, r19
    3c26:	80 81       	ld	r24, Z
    3c28:	0e 94 ba 06 	call	0xd74	; 0xd74 <UART_SendByteNoBlock>
			i++;
    3c2c:	80 91 2d 01 	lds	r24, 0x012D
    3c30:	8f 5f       	subi	r24, 0xFF	; 255
    3c32:	80 93 2d 01 	sts	0x012D, r24
			flag=0;
    3c36:	10 92 9d 00 	sts	0x009D, r1
    3c3a:	02 c0       	rjmp	.+4      	; 0x3c40 <UART_SendString_Asynch_NocodeInInt+0x66>
			}
			else
			i=0;
    3c3c:	10 92 2d 01 	sts	0x012D, r1

		}

}
    3c40:	0f 90       	pop	r0
    3c42:	0f 90       	pop	r0
    3c44:	cf 91       	pop	r28
    3c46:	df 91       	pop	r29
    3c48:	08 95       	ret

00003c4a <Send_Int_Function2>:
static void Send_Int_Function2(void)
{
    3c4a:	df 93       	push	r29
    3c4c:	cf 93       	push	r28
    3c4e:	cd b7       	in	r28, 0x3d	; 61
    3c50:	de b7       	in	r29, 0x3e	; 62
	flag=1;
    3c52:	81 e0       	ldi	r24, 0x01	; 1
    3c54:	80 93 9d 00 	sts	0x009D, r24
}
    3c58:	cf 91       	pop	r28
    3c5a:	df 91       	pop	r29
    3c5c:	08 95       	ret

00003c5e <UART_ReceiveString>:


/*****************************************Receive Functions*****************************************************/

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
    3c5e:	0f 93       	push	r16
    3c60:	1f 93       	push	r17
    3c62:	df 93       	push	r29
    3c64:	cf 93       	push	r28
    3c66:	00 d0       	rcall	.+0      	; 0x3c68 <UART_ReceiveString+0xa>
    3c68:	0f 92       	push	r0
    3c6a:	cd b7       	in	r28, 0x3d	; 61
    3c6c:	de b7       	in	r29, 0x3e	; 62
    3c6e:	9b 83       	std	Y+3, r25	; 0x03
    3c70:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3c72:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_ReceiveByte();
    3c74:	89 81       	ldd	r24, Y+1	; 0x01
    3c76:	28 2f       	mov	r18, r24
    3c78:	30 e0       	ldi	r19, 0x00	; 0
    3c7a:	8a 81       	ldd	r24, Y+2	; 0x02
    3c7c:	9b 81       	ldd	r25, Y+3	; 0x03
    3c7e:	8c 01       	movw	r16, r24
    3c80:	02 0f       	add	r16, r18
    3c82:	13 1f       	adc	r17, r19
    3c84:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3c88:	f8 01       	movw	r30, r16
    3c8a:	80 83       	st	Z, r24
    3c8c:	0f c0       	rjmp	.+30     	; 0x3cac <UART_ReceiveString+0x4e>
	while(Str[i] != 0x0d)
	{
		i++;
    3c8e:	89 81       	ldd	r24, Y+1	; 0x01
    3c90:	8f 5f       	subi	r24, 0xFF	; 255
    3c92:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_ReceiveByte();
    3c94:	89 81       	ldd	r24, Y+1	; 0x01
    3c96:	28 2f       	mov	r18, r24
    3c98:	30 e0       	ldi	r19, 0x00	; 0
    3c9a:	8a 81       	ldd	r24, Y+2	; 0x02
    3c9c:	9b 81       	ldd	r25, Y+3	; 0x03
    3c9e:	8c 01       	movw	r16, r24
    3ca0:	02 0f       	add	r16, r18
    3ca2:	13 1f       	adc	r17, r19
    3ca4:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3ca8:	f8 01       	movw	r30, r16
    3caa:	80 83       	st	Z, r24

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
	uint8 i = 0;
	Str[i] = UART_ReceiveByte();
	while(Str[i] != 0x0d)
    3cac:	89 81       	ldd	r24, Y+1	; 0x01
    3cae:	28 2f       	mov	r18, r24
    3cb0:	30 e0       	ldi	r19, 0x00	; 0
    3cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    3cb4:	9b 81       	ldd	r25, Y+3	; 0x03
    3cb6:	fc 01       	movw	r30, r24
    3cb8:	e2 0f       	add	r30, r18
    3cba:	f3 1f       	adc	r31, r19
    3cbc:	80 81       	ld	r24, Z
    3cbe:	8d 30       	cpi	r24, 0x0D	; 13
    3cc0:	31 f7       	brne	.-52     	; 0x3c8e <UART_ReceiveString+0x30>
	{
		i++;
		Str[i] = UART_ReceiveByte();
	}
	Str[i] = '\0';
    3cc2:	89 81       	ldd	r24, Y+1	; 0x01
    3cc4:	28 2f       	mov	r18, r24
    3cc6:	30 e0       	ldi	r19, 0x00	; 0
    3cc8:	8a 81       	ldd	r24, Y+2	; 0x02
    3cca:	9b 81       	ldd	r25, Y+3	; 0x03
    3ccc:	fc 01       	movw	r30, r24
    3cce:	e2 0f       	add	r30, r18
    3cd0:	f3 1f       	adc	r31, r19
    3cd2:	10 82       	st	Z, r1
	//UART_RecieveByte();
}
    3cd4:	0f 90       	pop	r0
    3cd6:	0f 90       	pop	r0
    3cd8:	0f 90       	pop	r0
    3cda:	cf 91       	pop	r28
    3cdc:	df 91       	pop	r29
    3cde:	1f 91       	pop	r17
    3ce0:	0f 91       	pop	r16
    3ce2:	08 95       	ret

00003ce4 <UART_ReceiveString_Asynch>:
						

/*********************************** Receive Async ***************************************/
								
void UART_ReceiveString_Asynch(uint8 *Str)
{
    3ce4:	df 93       	push	r29
    3ce6:	cf 93       	push	r28
    3ce8:	00 d0       	rcall	.+0      	; 0x3cea <UART_ReceiveString_Asynch+0x6>
    3cea:	cd b7       	in	r28, 0x3d	; 61
    3cec:	de b7       	in	r29, 0x3e	; 62
    3cee:	9a 83       	std	Y+2, r25	; 0x02
    3cf0:	89 83       	std	Y+1, r24	; 0x01
	Asynch_receive_str=Str;
    3cf2:	89 81       	ldd	r24, Y+1	; 0x01
    3cf4:	9a 81       	ldd	r25, Y+2	; 0x02
    3cf6:	90 93 34 01 	sts	0x0134, r25
    3cfa:	80 93 33 01 	sts	0x0133, r24
	UART_RX_InterruptEnable();
    3cfe:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(Receive_Int_Function);
    3d02:	8a e8       	ldi	r24, 0x8A	; 138
    3d04:	9e e1       	ldi	r25, 0x1E	; 30
    3d06:	0e 94 30 06 	call	0xc60	; 0xc60 <UART_RX_SetCallBack>

}
    3d0a:	0f 90       	pop	r0
    3d0c:	0f 90       	pop	r0
    3d0e:	cf 91       	pop	r28
    3d10:	df 91       	pop	r29
    3d12:	08 95       	ret

00003d14 <Receive_Int_Function>:
int jcount=0;
static void Receive_Int_Function(void)
{
    3d14:	0f 93       	push	r16
    3d16:	1f 93       	push	r17
    3d18:	df 93       	push	r29
    3d1a:	cf 93       	push	r28
    3d1c:	cd b7       	in	r28, 0x3d	; 61
    3d1e:	de b7       	in	r29, 0x3e	; 62

	static uint8 i=0;
	Asynch_receive_str[jcount]=UART_ReceiveByteNoBlock();
    3d20:	20 91 33 01 	lds	r18, 0x0133
    3d24:	30 91 34 01 	lds	r19, 0x0134
    3d28:	80 91 2e 01 	lds	r24, 0x012E
    3d2c:	90 91 2f 01 	lds	r25, 0x012F
    3d30:	89 01       	movw	r16, r18
    3d32:	08 0f       	add	r16, r24
    3d34:	19 1f       	adc	r17, r25
    3d36:	0e 94 c8 06 	call	0xd90	; 0xd90 <UART_ReceiveByteNoBlock>
    3d3a:	f8 01       	movw	r30, r16
    3d3c:	80 83       	st	Z, r24

	i++;
    3d3e:	80 91 30 01 	lds	r24, 0x0130
    3d42:	8f 5f       	subi	r24, 0xFF	; 255
    3d44:	80 93 30 01 	sts	0x0130, r24
	//if(Asynch_receive_str[jcount]>40 &&Asynch_receive_str[jcount]<128)
	jcount=jcount++%16;
    3d48:	e0 91 2e 01 	lds	r30, 0x012E
    3d4c:	f0 91 2f 01 	lds	r31, 0x012F
    3d50:	20 e1       	ldi	r18, 0x10	; 16
    3d52:	30 e0       	ldi	r19, 0x00	; 0
    3d54:	cf 01       	movw	r24, r30
    3d56:	b9 01       	movw	r22, r18
    3d58:	0e 94 dc 20 	call	0x41b8	; 0x41b8 <__divmodhi4>
    3d5c:	90 93 2f 01 	sts	0x012F, r25
    3d60:	80 93 2e 01 	sts	0x012E, r24
    3d64:	cf 01       	movw	r24, r30
    3d66:	01 96       	adiw	r24, 0x01	; 1
    3d68:	90 93 2f 01 	sts	0x012F, r25
    3d6c:	80 93 2e 01 	sts	0x012E, r24

}
    3d70:	cf 91       	pop	r28
    3d72:	df 91       	pop	r29
    3d74:	1f 91       	pop	r17
    3d76:	0f 91       	pop	r16
    3d78:	08 95       	ret

00003d7a <UART_SendString_MYProtocol>:


/************************************PROTOCOL ABOVE UART ***********************************/

void UART_SendString_MYProtocol(uint8*str)
{
    3d7a:	df 93       	push	r29
    3d7c:	cf 93       	push	r28
    3d7e:	00 d0       	rcall	.+0      	; 0x3d80 <UART_SendString_MYProtocol+0x6>
    3d80:	00 d0       	rcall	.+0      	; 0x3d82 <UART_SendString_MYProtocol+0x8>
    3d82:	00 d0       	rcall	.+0      	; 0x3d84 <UART_SendString_MYProtocol+0xa>
    3d84:	cd b7       	in	r28, 0x3d	; 61
    3d86:	de b7       	in	r29, 0x3e	; 62
    3d88:	9e 83       	std	Y+6, r25	; 0x06
    3d8a:	8d 83       	std	Y+5, r24	; 0x05
	uint8 i=0,lens=0;
    3d8c:	1c 82       	std	Y+4, r1	; 0x04
    3d8e:	1b 82       	std	Y+3, r1	; 0x03
	uint16 sum=0;
    3d90:	1a 82       	std	Y+2, r1	; 0x02
    3d92:	19 82       	std	Y+1, r1	; 0x01
    3d94:	14 c0       	rjmp	.+40     	; 0x3dbe <UART_SendString_MYProtocol+0x44>
	while(str[lens])
	{

		sum+=str[lens];
    3d96:	8b 81       	ldd	r24, Y+3	; 0x03
    3d98:	28 2f       	mov	r18, r24
    3d9a:	30 e0       	ldi	r19, 0x00	; 0
    3d9c:	8d 81       	ldd	r24, Y+5	; 0x05
    3d9e:	9e 81       	ldd	r25, Y+6	; 0x06
    3da0:	fc 01       	movw	r30, r24
    3da2:	e2 0f       	add	r30, r18
    3da4:	f3 1f       	adc	r31, r19
    3da6:	80 81       	ld	r24, Z
    3da8:	28 2f       	mov	r18, r24
    3daa:	30 e0       	ldi	r19, 0x00	; 0
    3dac:	89 81       	ldd	r24, Y+1	; 0x01
    3dae:	9a 81       	ldd	r25, Y+2	; 0x02
    3db0:	82 0f       	add	r24, r18
    3db2:	93 1f       	adc	r25, r19
    3db4:	9a 83       	std	Y+2, r25	; 0x02
    3db6:	89 83       	std	Y+1, r24	; 0x01
		
		lens++;
    3db8:	8b 81       	ldd	r24, Y+3	; 0x03
    3dba:	8f 5f       	subi	r24, 0xFF	; 255
    3dbc:	8b 83       	std	Y+3, r24	; 0x03

void UART_SendString_MYProtocol(uint8*str)
{
	uint8 i=0,lens=0;
	uint16 sum=0;
	while(str[lens])
    3dbe:	8b 81       	ldd	r24, Y+3	; 0x03
    3dc0:	28 2f       	mov	r18, r24
    3dc2:	30 e0       	ldi	r19, 0x00	; 0
    3dc4:	8d 81       	ldd	r24, Y+5	; 0x05
    3dc6:	9e 81       	ldd	r25, Y+6	; 0x06
    3dc8:	fc 01       	movw	r30, r24
    3dca:	e2 0f       	add	r30, r18
    3dcc:	f3 1f       	adc	r31, r19
    3dce:	80 81       	ld	r24, Z
    3dd0:	88 23       	and	r24, r24
    3dd2:	09 f7       	brne	.-62     	; 0x3d96 <UART_SendString_MYProtocol+0x1c>

		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
    3dd4:	8b 81       	ldd	r24, Y+3	; 0x03
    3dd6:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
	for(i=0;i<lens;i++)
    3dda:	1c 82       	std	Y+4, r1	; 0x04
    3ddc:	0e c0       	rjmp	.+28     	; 0x3dfa <UART_SendString_MYProtocol+0x80>
	{
		UART_SendByte(str[i]);
    3dde:	8c 81       	ldd	r24, Y+4	; 0x04
    3de0:	28 2f       	mov	r18, r24
    3de2:	30 e0       	ldi	r19, 0x00	; 0
    3de4:	8d 81       	ldd	r24, Y+5	; 0x05
    3de6:	9e 81       	ldd	r25, Y+6	; 0x06
    3de8:	fc 01       	movw	r30, r24
    3dea:	e2 0f       	add	r30, r18
    3dec:	f3 1f       	adc	r31, r19
    3dee:	80 81       	ld	r24, Z
    3df0:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
	for(i=0;i<lens;i++)
    3df4:	8c 81       	ldd	r24, Y+4	; 0x04
    3df6:	8f 5f       	subi	r24, 0xFF	; 255
    3df8:	8c 83       	std	Y+4, r24	; 0x04
    3dfa:	9c 81       	ldd	r25, Y+4	; 0x04
    3dfc:	8b 81       	ldd	r24, Y+3	; 0x03
    3dfe:	98 17       	cp	r25, r24
    3e00:	70 f3       	brcs	.-36     	; 0x3dde <UART_SendString_MYProtocol+0x64>
	{
		UART_SendByte(str[i]);
	}
	UART_SendByte((uint8)sum);
    3e02:	89 81       	ldd	r24, Y+1	; 0x01
    3e04:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
	UART_SendByte((uint8)(sum>>8));
    3e08:	89 81       	ldd	r24, Y+1	; 0x01
    3e0a:	9a 81       	ldd	r25, Y+2	; 0x02
    3e0c:	89 2f       	mov	r24, r25
    3e0e:	99 27       	eor	r25, r25
    3e10:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>


}
    3e14:	26 96       	adiw	r28, 0x06	; 6
    3e16:	0f b6       	in	r0, 0x3f	; 63
    3e18:	f8 94       	cli
    3e1a:	de bf       	out	0x3e, r29	; 62
    3e1c:	0f be       	out	0x3f, r0	; 63
    3e1e:	cd bf       	out	0x3d, r28	; 61
    3e20:	cf 91       	pop	r28
    3e22:	df 91       	pop	r29
    3e24:	08 95       	ret

00003e26 <UART_ReceiveString_MyProtocol>:
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
    3e26:	0f 93       	push	r16
    3e28:	1f 93       	push	r17
    3e2a:	df 93       	push	r29
    3e2c:	cf 93       	push	r28
    3e2e:	cd b7       	in	r28, 0x3d	; 61
    3e30:	de b7       	in	r29, 0x3e	; 62
    3e32:	2b 97       	sbiw	r28, 0x0b	; 11
    3e34:	0f b6       	in	r0, 0x3f	; 63
    3e36:	f8 94       	cli
    3e38:	de bf       	out	0x3e, r29	; 62
    3e3a:	0f be       	out	0x3f, r0	; 63
    3e3c:	cd bf       	out	0x3d, r28	; 61
    3e3e:	9a 87       	std	Y+10, r25	; 0x0a
    3e40:	89 87       	std	Y+9, r24	; 0x09
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
    3e42:	18 86       	std	Y+8, r1	; 0x08
    3e44:	1f 82       	std	Y+7, r1	; 0x07
    3e46:	1e 82       	std	Y+6, r1	; 0x06
    3e48:	1d 82       	std	Y+5, r1	; 0x05
	uint16 sum_send=0,sum_calc=0;
    3e4a:	1c 82       	std	Y+4, r1	; 0x04
    3e4c:	1b 82       	std	Y+3, r1	; 0x03
    3e4e:	1a 82       	std	Y+2, r1	; 0x02
    3e50:	19 82       	std	Y+1, r1	; 0x01
	lens=UART_ReceiveByte();
    3e52:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3e56:	8f 83       	std	Y+7, r24	; 0x07
	for(i=0;i<lens;i++)
    3e58:	18 86       	std	Y+8, r1	; 0x08
    3e5a:	20 c0       	rjmp	.+64     	; 0x3e9c <UART_ReceiveString_MyProtocol+0x76>
	{
		str[i]=UART_ReceiveByte();
    3e5c:	88 85       	ldd	r24, Y+8	; 0x08
    3e5e:	28 2f       	mov	r18, r24
    3e60:	30 e0       	ldi	r19, 0x00	; 0
    3e62:	89 85       	ldd	r24, Y+9	; 0x09
    3e64:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e66:	8c 01       	movw	r16, r24
    3e68:	02 0f       	add	r16, r18
    3e6a:	13 1f       	adc	r17, r19
    3e6c:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3e70:	f8 01       	movw	r30, r16
    3e72:	80 83       	st	Z, r24
		sum_calc+=str[i];
    3e74:	88 85       	ldd	r24, Y+8	; 0x08
    3e76:	28 2f       	mov	r18, r24
    3e78:	30 e0       	ldi	r19, 0x00	; 0
    3e7a:	89 85       	ldd	r24, Y+9	; 0x09
    3e7c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3e7e:	fc 01       	movw	r30, r24
    3e80:	e2 0f       	add	r30, r18
    3e82:	f3 1f       	adc	r31, r19
    3e84:	80 81       	ld	r24, Z
    3e86:	28 2f       	mov	r18, r24
    3e88:	30 e0       	ldi	r19, 0x00	; 0
    3e8a:	89 81       	ldd	r24, Y+1	; 0x01
    3e8c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e8e:	82 0f       	add	r24, r18
    3e90:	93 1f       	adc	r25, r19
    3e92:	9a 83       	std	Y+2, r25	; 0x02
    3e94:	89 83       	std	Y+1, r24	; 0x01
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
	uint16 sum_send=0,sum_calc=0;
	lens=UART_ReceiveByte();
	for(i=0;i<lens;i++)
    3e96:	88 85       	ldd	r24, Y+8	; 0x08
    3e98:	8f 5f       	subi	r24, 0xFF	; 255
    3e9a:	88 87       	std	Y+8, r24	; 0x08
    3e9c:	98 85       	ldd	r25, Y+8	; 0x08
    3e9e:	8f 81       	ldd	r24, Y+7	; 0x07
    3ea0:	98 17       	cp	r25, r24
    3ea2:	e0 f2       	brcs	.-72     	; 0x3e5c <UART_ReceiveString_MyProtocol+0x36>
	{
		str[i]=UART_ReceiveByte();
		sum_calc+=str[i];
	}
	firstbyte=UART_ReceiveByte();
    3ea4:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3ea8:	8e 83       	std	Y+6, r24	; 0x06
	secondbyte=UART_ReceiveByte();
    3eaa:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3eae:	8d 83       	std	Y+5, r24	; 0x05
	sum_send=firstbyte|(secondbyte<<8);
    3eb0:	8e 81       	ldd	r24, Y+6	; 0x06
    3eb2:	28 2f       	mov	r18, r24
    3eb4:	30 e0       	ldi	r19, 0x00	; 0
    3eb6:	8d 81       	ldd	r24, Y+5	; 0x05
    3eb8:	88 2f       	mov	r24, r24
    3eba:	90 e0       	ldi	r25, 0x00	; 0
    3ebc:	98 2f       	mov	r25, r24
    3ebe:	88 27       	eor	r24, r24
    3ec0:	82 2b       	or	r24, r18
    3ec2:	93 2b       	or	r25, r19
    3ec4:	9c 83       	std	Y+4, r25	; 0x04
    3ec6:	8b 83       	std	Y+3, r24	; 0x03

	if(sum_calc==sum_send)
    3ec8:	29 81       	ldd	r18, Y+1	; 0x01
    3eca:	3a 81       	ldd	r19, Y+2	; 0x02
    3ecc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ece:	9c 81       	ldd	r25, Y+4	; 0x04
    3ed0:	28 17       	cp	r18, r24
    3ed2:	39 07       	cpc	r19, r25
    3ed4:	19 f4       	brne	.+6      	; 0x3edc <UART_ReceiveString_MyProtocol+0xb6>
		return 1;
    3ed6:	f1 e0       	ldi	r31, 0x01	; 1
    3ed8:	fb 87       	std	Y+11, r31	; 0x0b
    3eda:	01 c0       	rjmp	.+2      	; 0x3ede <UART_ReceiveString_MyProtocol+0xb8>
	else
		return 0;
    3edc:	1b 86       	std	Y+11, r1	; 0x0b
    3ede:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    3ee0:	2b 96       	adiw	r28, 0x0b	; 11
    3ee2:	0f b6       	in	r0, 0x3f	; 63
    3ee4:	f8 94       	cli
    3ee6:	de bf       	out	0x3e, r29	; 62
    3ee8:	0f be       	out	0x3f, r0	; 63
    3eea:	cd bf       	out	0x3d, r28	; 61
    3eec:	cf 91       	pop	r28
    3eee:	df 91       	pop	r29
    3ef0:	1f 91       	pop	r17
    3ef2:	0f 91       	pop	r16
    3ef4:	08 95       	ret

00003ef6 <RecieveFromBt>:
//		"F06ABC12",
//};
uint8 AttendaceFlag=0;
uint8 Display[20]={0};
void RecieveFromBt()
{
    3ef6:	df 93       	push	r29
    3ef8:	cf 93       	push	r28
    3efa:	00 d0       	rcall	.+0      	; 0x3efc <RecieveFromBt+0x6>
    3efc:	cd b7       	in	r28, 0x3d	; 61
    3efe:	de b7       	in	r29, 0x3e	; 62
	//UART_SendString("Hello\n");
	if(sayedflag ==1)
    3f00:	80 91 68 01 	lds	r24, 0x0168
    3f04:	81 30       	cpi	r24, 0x01	; 1
    3f06:	69 f4       	brne	.+26     	; 0x3f22 <RecieveFromBt+0x2c>
	{
		strcat(Display,"Sayed\n");
    3f08:	8b e6       	ldi	r24, 0x6B	; 107
    3f0a:	91 e0       	ldi	r25, 0x01	; 1
    3f0c:	0e 94 63 21 	call	0x42c6	; 0x42c6 <strlen>
    3f10:	85 59       	subi	r24, 0x95	; 149
    3f12:	9e 4f       	sbci	r25, 0xFE	; 254
    3f14:	20 e6       	ldi	r18, 0x60	; 96
    3f16:	30 e0       	ldi	r19, 0x00	; 0
    3f18:	b9 01       	movw	r22, r18
    3f1a:	47 e0       	ldi	r20, 0x07	; 7
    3f1c:	50 e0       	ldi	r21, 0x00	; 0
    3f1e:	0e 94 48 21 	call	0x4290	; 0x4290 <memcpy>
	}
	if(Israaflag ==1)
    3f22:	80 91 69 01 	lds	r24, 0x0169
    3f26:	81 30       	cpi	r24, 0x01	; 1
    3f28:	69 f4       	brne	.+26     	; 0x3f44 <RecieveFromBt+0x4e>
	{
		strcat(Display,"Israa\n");
    3f2a:	8b e6       	ldi	r24, 0x6B	; 107
    3f2c:	91 e0       	ldi	r25, 0x01	; 1
    3f2e:	0e 94 63 21 	call	0x42c6	; 0x42c6 <strlen>
    3f32:	85 59       	subi	r24, 0x95	; 149
    3f34:	9e 4f       	sbci	r25, 0xFE	; 254
    3f36:	27 e6       	ldi	r18, 0x67	; 103
    3f38:	30 e0       	ldi	r19, 0x00	; 0
    3f3a:	b9 01       	movw	r22, r18
    3f3c:	47 e0       	ldi	r20, 0x07	; 7
    3f3e:	50 e0       	ldi	r21, 0x00	; 0
    3f40:	0e 94 48 21 	call	0x4290	; 0x4290 <memcpy>
	}
	sprintf(recieved_buffer,"Attendance=%d\n",AttendaceFlag);
    3f44:	80 91 6a 01 	lds	r24, 0x016A
    3f48:	28 2f       	mov	r18, r24
    3f4a:	30 e0       	ldi	r19, 0x00	; 0
    3f4c:	00 d0       	rcall	.+0      	; 0x3f4e <RecieveFromBt+0x58>
    3f4e:	00 d0       	rcall	.+0      	; 0x3f50 <RecieveFromBt+0x5a>
    3f50:	00 d0       	rcall	.+0      	; 0x3f52 <RecieveFromBt+0x5c>
    3f52:	ed b7       	in	r30, 0x3d	; 61
    3f54:	fe b7       	in	r31, 0x3e	; 62
    3f56:	31 96       	adiw	r30, 0x01	; 1
    3f58:	85 e3       	ldi	r24, 0x35	; 53
    3f5a:	91 e0       	ldi	r25, 0x01	; 1
    3f5c:	91 83       	std	Z+1, r25	; 0x01
    3f5e:	80 83       	st	Z, r24
    3f60:	8e e6       	ldi	r24, 0x6E	; 110
    3f62:	90 e0       	ldi	r25, 0x00	; 0
    3f64:	93 83       	std	Z+3, r25	; 0x03
    3f66:	82 83       	std	Z+2, r24	; 0x02
    3f68:	35 83       	std	Z+5, r19	; 0x05
    3f6a:	24 83       	std	Z+4, r18	; 0x04
    3f6c:	0e 94 6c 21 	call	0x42d8	; 0x42d8 <sprintf>
    3f70:	8d b7       	in	r24, 0x3d	; 61
    3f72:	9e b7       	in	r25, 0x3e	; 62
    3f74:	06 96       	adiw	r24, 0x06	; 6
    3f76:	0f b6       	in	r0, 0x3f	; 63
    3f78:	f8 94       	cli
    3f7a:	9e bf       	out	0x3e, r25	; 62
    3f7c:	0f be       	out	0x3f, r0	; 63
    3f7e:	8d bf       	out	0x3d, r24	; 61
	//UART_SendString(Display);
	strcat(Display,recieved_buffer);
    3f80:	8b e6       	ldi	r24, 0x6B	; 107
    3f82:	91 e0       	ldi	r25, 0x01	; 1
    3f84:	25 e3       	ldi	r18, 0x35	; 53
    3f86:	31 e0       	ldi	r19, 0x01	; 1
    3f88:	b9 01       	movw	r22, r18
    3f8a:	0e 94 58 21 	call	0x42b0	; 0x42b0 <strcat>
	UART_SendString(Display);
    3f8e:	8b e6       	ldi	r24, 0x6B	; 107
    3f90:	91 e0       	ldi	r25, 0x01	; 1
    3f92:	0e 94 79 1d 	call	0x3af2	; 0x3af2 <UART_SendString>
	volatile char x=UDR;
    3f96:	ec e2       	ldi	r30, 0x2C	; 44
    3f98:	f0 e0       	ldi	r31, 0x00	; 0
    3f9a:	80 81       	ld	r24, Z
    3f9c:	89 83       	std	Y+1, r24	; 0x01
(void)x;
    3f9e:	99 81       	ldd	r25, Y+1	; 0x01
	//_delay_ms(2000);
}
    3fa0:	0f 90       	pop	r0
    3fa2:	0f 90       	pop	r0
    3fa4:	cf 91       	pop	r28
    3fa6:	df 91       	pop	r29
    3fa8:	08 95       	ret

00003faa <main>:
//		GPIO_write_pin(BUZZER_PORTPIN, GPIO_LOW);
//		_delay_ms(200);
//	}
//}
int main()
{
    3faa:	df 93       	push	r29
    3fac:	cf 93       	push	r28
    3fae:	cd b7       	in	r28, 0x3d	; 61
    3fb0:	de b7       	in	r29, 0x3e	; 62
    3fb2:	2f 97       	sbiw	r28, 0x0f	; 15
    3fb4:	0f b6       	in	r0, 0x3f	; 63
    3fb6:	f8 94       	cli
    3fb8:	de bf       	out	0x3e, r29	; 62
    3fba:	0f be       	out	0x3f, r0	; 63
    3fbc:	cd bf       	out	0x3d, r28	; 61
	GPIO_init_pin(GPIO_C, PIN_0,GPIO_INPUT);
    3fbe:	82 e0       	ldi	r24, 0x02	; 2
    3fc0:	60 e0       	ldi	r22, 0x00	; 0
    3fc2:	40 e0       	ldi	r20, 0x00	; 0
    3fc4:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_init_pin(GPIO_C, PIN_1,GPIO_INPUT);
    3fc8:	82 e0       	ldi	r24, 0x02	; 2
    3fca:	61 e0       	ldi	r22, 0x01	; 1
    3fcc:	40 e0       	ldi	r20, 0x00	; 0
    3fce:	0e 94 77 0f 	call	0x1eee	; 0x1eee <GPIO_init_pin>
	GPIO_set_pullup(GPIO_C, PIN_0);
    3fd2:	82 e0       	ldi	r24, 0x02	; 2
    3fd4:	60 e0       	ldi	r22, 0x00	; 0
    3fd6:	0e 94 86 11 	call	0x230c	; 0x230c <GPIO_set_pullup>
	GPIO_set_pullup(GPIO_C, PIN_1);
    3fda:	82 e0       	ldi	r24, 0x02	; 2
    3fdc:	61 e0       	ldi	r22, 0x01	; 1
    3fde:	0e 94 86 11 	call	0x230c	; 0x230c <GPIO_set_pullup>
	//LCD_Init();
	UART_Init();
    3fe2:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_Init>
	UART_RX_InterruptEnable();
    3fe6:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(RecieveFromBt);
    3fea:	8b e7       	ldi	r24, 0x7B	; 123
    3fec:	9f e1       	ldi	r25, 0x1F	; 31
    3fee:	0e 94 30 06 	call	0xc60	; 0xc60 <UART_RX_SetCallBack>
	sei();
    3ff2:	78 94       	sei
    3ff4:	80 e0       	ldi	r24, 0x00	; 0
    3ff6:	90 e8       	ldi	r25, 0x80	; 128
    3ff8:	ab e3       	ldi	r26, 0x3B	; 59
    3ffa:	b5 e4       	ldi	r27, 0x45	; 69
    3ffc:	8b 87       	std	Y+11, r24	; 0x0b
    3ffe:	9c 87       	std	Y+12, r25	; 0x0c
    4000:	ad 87       	std	Y+13, r26	; 0x0d
    4002:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4004:	6b 85       	ldd	r22, Y+11	; 0x0b
    4006:	7c 85       	ldd	r23, Y+12	; 0x0c
    4008:	8d 85       	ldd	r24, Y+13	; 0x0d
    400a:	9e 85       	ldd	r25, Y+14	; 0x0e
    400c:	20 e0       	ldi	r18, 0x00	; 0
    400e:	30 e0       	ldi	r19, 0x00	; 0
    4010:	4a e7       	ldi	r20, 0x7A	; 122
    4012:	55 e4       	ldi	r21, 0x45	; 69
    4014:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4018:	dc 01       	movw	r26, r24
    401a:	cb 01       	movw	r24, r22
    401c:	8f 83       	std	Y+7, r24	; 0x07
    401e:	98 87       	std	Y+8, r25	; 0x08
    4020:	a9 87       	std	Y+9, r26	; 0x09
    4022:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4024:	6f 81       	ldd	r22, Y+7	; 0x07
    4026:	78 85       	ldd	r23, Y+8	; 0x08
    4028:	89 85       	ldd	r24, Y+9	; 0x09
    402a:	9a 85       	ldd	r25, Y+10	; 0x0a
    402c:	20 e0       	ldi	r18, 0x00	; 0
    402e:	30 e0       	ldi	r19, 0x00	; 0
    4030:	40 e8       	ldi	r20, 0x80	; 128
    4032:	5f e3       	ldi	r21, 0x3F	; 63
    4034:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4038:	88 23       	and	r24, r24
    403a:	2c f4       	brge	.+10     	; 0x4046 <main+0x9c>
		__ticks = 1;
    403c:	81 e0       	ldi	r24, 0x01	; 1
    403e:	90 e0       	ldi	r25, 0x00	; 0
    4040:	9e 83       	std	Y+6, r25	; 0x06
    4042:	8d 83       	std	Y+5, r24	; 0x05
    4044:	3f c0       	rjmp	.+126    	; 0x40c4 <main+0x11a>
	else if (__tmp > 65535)
    4046:	6f 81       	ldd	r22, Y+7	; 0x07
    4048:	78 85       	ldd	r23, Y+8	; 0x08
    404a:	89 85       	ldd	r24, Y+9	; 0x09
    404c:	9a 85       	ldd	r25, Y+10	; 0x0a
    404e:	20 e0       	ldi	r18, 0x00	; 0
    4050:	3f ef       	ldi	r19, 0xFF	; 255
    4052:	4f e7       	ldi	r20, 0x7F	; 127
    4054:	57 e4       	ldi	r21, 0x47	; 71
    4056:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    405a:	18 16       	cp	r1, r24
    405c:	4c f5       	brge	.+82     	; 0x40b0 <main+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    405e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4060:	7c 85       	ldd	r23, Y+12	; 0x0c
    4062:	8d 85       	ldd	r24, Y+13	; 0x0d
    4064:	9e 85       	ldd	r25, Y+14	; 0x0e
    4066:	20 e0       	ldi	r18, 0x00	; 0
    4068:	30 e0       	ldi	r19, 0x00	; 0
    406a:	40 e2       	ldi	r20, 0x20	; 32
    406c:	51 e4       	ldi	r21, 0x41	; 65
    406e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4072:	dc 01       	movw	r26, r24
    4074:	cb 01       	movw	r24, r22
    4076:	bc 01       	movw	r22, r24
    4078:	cd 01       	movw	r24, r26
    407a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    407e:	dc 01       	movw	r26, r24
    4080:	cb 01       	movw	r24, r22
    4082:	9e 83       	std	Y+6, r25	; 0x06
    4084:	8d 83       	std	Y+5, r24	; 0x05
    4086:	0f c0       	rjmp	.+30     	; 0x40a6 <main+0xfc>
    4088:	80 e9       	ldi	r24, 0x90	; 144
    408a:	91 e0       	ldi	r25, 0x01	; 1
    408c:	9c 83       	std	Y+4, r25	; 0x04
    408e:	8b 83       	std	Y+3, r24	; 0x03
    4090:	8b 81       	ldd	r24, Y+3	; 0x03
    4092:	9c 81       	ldd	r25, Y+4	; 0x04
    4094:	01 97       	sbiw	r24, 0x01	; 1
    4096:	f1 f7       	brne	.-4      	; 0x4094 <main+0xea>
    4098:	9c 83       	std	Y+4, r25	; 0x04
    409a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    409c:	8d 81       	ldd	r24, Y+5	; 0x05
    409e:	9e 81       	ldd	r25, Y+6	; 0x06
    40a0:	01 97       	sbiw	r24, 0x01	; 1
    40a2:	9e 83       	std	Y+6, r25	; 0x06
    40a4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40a6:	8d 81       	ldd	r24, Y+5	; 0x05
    40a8:	9e 81       	ldd	r25, Y+6	; 0x06
    40aa:	00 97       	sbiw	r24, 0x00	; 0
    40ac:	69 f7       	brne	.-38     	; 0x4088 <main+0xde>
    40ae:	14 c0       	rjmp	.+40     	; 0x40d8 <main+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40b0:	6f 81       	ldd	r22, Y+7	; 0x07
    40b2:	78 85       	ldd	r23, Y+8	; 0x08
    40b4:	89 85       	ldd	r24, Y+9	; 0x09
    40b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    40b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40bc:	dc 01       	movw	r26, r24
    40be:	cb 01       	movw	r24, r22
    40c0:	9e 83       	std	Y+6, r25	; 0x06
    40c2:	8d 83       	std	Y+5, r24	; 0x05
    40c4:	8d 81       	ldd	r24, Y+5	; 0x05
    40c6:	9e 81       	ldd	r25, Y+6	; 0x06
    40c8:	9a 83       	std	Y+2, r25	; 0x02
    40ca:	89 83       	std	Y+1, r24	; 0x01
    40cc:	89 81       	ldd	r24, Y+1	; 0x01
    40ce:	9a 81       	ldd	r25, Y+2	; 0x02
    40d0:	01 97       	sbiw	r24, 0x01	; 1
    40d2:	f1 f7       	brne	.-4      	; 0x40d0 <main+0x126>
    40d4:	9a 83       	std	Y+2, r25	; 0x02
    40d6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(3000);
	while(1)
	{
		//		UART_SendString("Hello\n");
		//		_delay_ms(5000);
		if(GPIO_read_pin(GPIO_C, PIN_0)==0 && sayedflag==0)
    40d8:	82 e0       	ldi	r24, 0x02	; 2
    40da:	60 e0       	ldi	r22, 0x00	; 0
    40dc:	0e 94 23 11 	call	0x2246	; 0x2246 <GPIO_read_pin>
    40e0:	88 23       	and	r24, r24
    40e2:	61 f4       	brne	.+24     	; 0x40fc <main+0x152>
    40e4:	80 91 68 01 	lds	r24, 0x0168
    40e8:	88 23       	and	r24, r24
    40ea:	41 f4       	brne	.+16     	; 0x40fc <main+0x152>
		{
			sayedflag=1;
    40ec:	81 e0       	ldi	r24, 0x01	; 1
    40ee:	80 93 68 01 	sts	0x0168, r24
			//UART_SendString("Sayed\n");
			AttendaceFlag++;
    40f2:	80 91 6a 01 	lds	r24, 0x016A
    40f6:	8f 5f       	subi	r24, 0xFF	; 255
    40f8:	80 93 6a 01 	sts	0x016A, r24
		}
		if(GPIO_read_pin(GPIO_C, PIN_1)==0 && Israaflag==0 )
    40fc:	82 e0       	ldi	r24, 0x02	; 2
    40fe:	61 e0       	ldi	r22, 0x01	; 1
    4100:	0e 94 23 11 	call	0x2246	; 0x2246 <GPIO_read_pin>
    4104:	88 23       	and	r24, r24
    4106:	61 f4       	brne	.+24     	; 0x4120 <main+0x176>
    4108:	80 91 69 01 	lds	r24, 0x0169
    410c:	88 23       	and	r24, r24
    410e:	41 f4       	brne	.+16     	; 0x4120 <main+0x176>
		{
			Israaflag=1;
    4110:	81 e0       	ldi	r24, 0x01	; 1
    4112:	80 93 69 01 	sts	0x0169, r24
			//UART_SendString("Israa\n");
			AttendaceFlag++;
    4116:	80 91 6a 01 	lds	r24, 0x016A
    411a:	8f 5f       	subi	r24, 0xFF	; 255
    411c:	80 93 6a 01 	sts	0x016A, r24
		}
		AttendaceFlag=(AttendaceFlag >2) ?(AttendaceFlag=2):(AttendaceFlag);
    4120:	80 91 6a 01 	lds	r24, 0x016A
    4124:	83 30       	cpi	r24, 0x03	; 3
    4126:	30 f0       	brcs	.+12     	; 0x4134 <main+0x18a>
    4128:	82 e0       	ldi	r24, 0x02	; 2
    412a:	80 93 6a 01 	sts	0x016A, r24
    412e:	82 e0       	ldi	r24, 0x02	; 2
    4130:	8f 87       	std	Y+15, r24	; 0x0f
    4132:	03 c0       	rjmp	.+6      	; 0x413a <main+0x190>
    4134:	80 91 6a 01 	lds	r24, 0x016A
    4138:	8f 87       	std	Y+15, r24	; 0x0f
    413a:	8f 85       	ldd	r24, Y+15	; 0x0f
    413c:	80 93 6a 01 	sts	0x016A, r24
		memset(Display,0, sizeof Display);
    4140:	8b e6       	ldi	r24, 0x6B	; 107
    4142:	91 e0       	ldi	r25, 0x01	; 1
    4144:	60 e0       	ldi	r22, 0x00	; 0
    4146:	70 e0       	ldi	r23, 0x00	; 0
    4148:	44 e1       	ldi	r20, 0x14	; 20
    414a:	50 e0       	ldi	r21, 0x00	; 0
    414c:	0e 94 51 21 	call	0x42a2	; 0x42a2 <memset>
    4150:	c3 cf       	rjmp	.-122    	; 0x40d8 <main+0x12e>

00004152 <__mulsi3>:
    4152:	62 9f       	mul	r22, r18
    4154:	d0 01       	movw	r26, r0
    4156:	73 9f       	mul	r23, r19
    4158:	f0 01       	movw	r30, r0
    415a:	82 9f       	mul	r24, r18
    415c:	e0 0d       	add	r30, r0
    415e:	f1 1d       	adc	r31, r1
    4160:	64 9f       	mul	r22, r20
    4162:	e0 0d       	add	r30, r0
    4164:	f1 1d       	adc	r31, r1
    4166:	92 9f       	mul	r25, r18
    4168:	f0 0d       	add	r31, r0
    416a:	83 9f       	mul	r24, r19
    416c:	f0 0d       	add	r31, r0
    416e:	74 9f       	mul	r23, r20
    4170:	f0 0d       	add	r31, r0
    4172:	65 9f       	mul	r22, r21
    4174:	f0 0d       	add	r31, r0
    4176:	99 27       	eor	r25, r25
    4178:	72 9f       	mul	r23, r18
    417a:	b0 0d       	add	r27, r0
    417c:	e1 1d       	adc	r30, r1
    417e:	f9 1f       	adc	r31, r25
    4180:	63 9f       	mul	r22, r19
    4182:	b0 0d       	add	r27, r0
    4184:	e1 1d       	adc	r30, r1
    4186:	f9 1f       	adc	r31, r25
    4188:	bd 01       	movw	r22, r26
    418a:	cf 01       	movw	r24, r30
    418c:	11 24       	eor	r1, r1
    418e:	08 95       	ret

00004190 <__udivmodhi4>:
    4190:	aa 1b       	sub	r26, r26
    4192:	bb 1b       	sub	r27, r27
    4194:	51 e1       	ldi	r21, 0x11	; 17
    4196:	07 c0       	rjmp	.+14     	; 0x41a6 <__udivmodhi4_ep>

00004198 <__udivmodhi4_loop>:
    4198:	aa 1f       	adc	r26, r26
    419a:	bb 1f       	adc	r27, r27
    419c:	a6 17       	cp	r26, r22
    419e:	b7 07       	cpc	r27, r23
    41a0:	10 f0       	brcs	.+4      	; 0x41a6 <__udivmodhi4_ep>
    41a2:	a6 1b       	sub	r26, r22
    41a4:	b7 0b       	sbc	r27, r23

000041a6 <__udivmodhi4_ep>:
    41a6:	88 1f       	adc	r24, r24
    41a8:	99 1f       	adc	r25, r25
    41aa:	5a 95       	dec	r21
    41ac:	a9 f7       	brne	.-22     	; 0x4198 <__udivmodhi4_loop>
    41ae:	80 95       	com	r24
    41b0:	90 95       	com	r25
    41b2:	bc 01       	movw	r22, r24
    41b4:	cd 01       	movw	r24, r26
    41b6:	08 95       	ret

000041b8 <__divmodhi4>:
    41b8:	97 fb       	bst	r25, 7
    41ba:	09 2e       	mov	r0, r25
    41bc:	07 26       	eor	r0, r23
    41be:	0a d0       	rcall	.+20     	; 0x41d4 <__divmodhi4_neg1>
    41c0:	77 fd       	sbrc	r23, 7
    41c2:	04 d0       	rcall	.+8      	; 0x41cc <__divmodhi4_neg2>
    41c4:	e5 df       	rcall	.-54     	; 0x4190 <__udivmodhi4>
    41c6:	06 d0       	rcall	.+12     	; 0x41d4 <__divmodhi4_neg1>
    41c8:	00 20       	and	r0, r0
    41ca:	1a f4       	brpl	.+6      	; 0x41d2 <__divmodhi4_exit>

000041cc <__divmodhi4_neg2>:
    41cc:	70 95       	com	r23
    41ce:	61 95       	neg	r22
    41d0:	7f 4f       	sbci	r23, 0xFF	; 255

000041d2 <__divmodhi4_exit>:
    41d2:	08 95       	ret

000041d4 <__divmodhi4_neg1>:
    41d4:	f6 f7       	brtc	.-4      	; 0x41d2 <__divmodhi4_exit>
    41d6:	90 95       	com	r25
    41d8:	81 95       	neg	r24
    41da:	9f 4f       	sbci	r25, 0xFF	; 255
    41dc:	08 95       	ret

000041de <__udivmodsi4>:
    41de:	a1 e2       	ldi	r26, 0x21	; 33
    41e0:	1a 2e       	mov	r1, r26
    41e2:	aa 1b       	sub	r26, r26
    41e4:	bb 1b       	sub	r27, r27
    41e6:	fd 01       	movw	r30, r26
    41e8:	0d c0       	rjmp	.+26     	; 0x4204 <__udivmodsi4_ep>

000041ea <__udivmodsi4_loop>:
    41ea:	aa 1f       	adc	r26, r26
    41ec:	bb 1f       	adc	r27, r27
    41ee:	ee 1f       	adc	r30, r30
    41f0:	ff 1f       	adc	r31, r31
    41f2:	a2 17       	cp	r26, r18
    41f4:	b3 07       	cpc	r27, r19
    41f6:	e4 07       	cpc	r30, r20
    41f8:	f5 07       	cpc	r31, r21
    41fa:	20 f0       	brcs	.+8      	; 0x4204 <__udivmodsi4_ep>
    41fc:	a2 1b       	sub	r26, r18
    41fe:	b3 0b       	sbc	r27, r19
    4200:	e4 0b       	sbc	r30, r20
    4202:	f5 0b       	sbc	r31, r21

00004204 <__udivmodsi4_ep>:
    4204:	66 1f       	adc	r22, r22
    4206:	77 1f       	adc	r23, r23
    4208:	88 1f       	adc	r24, r24
    420a:	99 1f       	adc	r25, r25
    420c:	1a 94       	dec	r1
    420e:	69 f7       	brne	.-38     	; 0x41ea <__udivmodsi4_loop>
    4210:	60 95       	com	r22
    4212:	70 95       	com	r23
    4214:	80 95       	com	r24
    4216:	90 95       	com	r25
    4218:	9b 01       	movw	r18, r22
    421a:	ac 01       	movw	r20, r24
    421c:	bd 01       	movw	r22, r26
    421e:	cf 01       	movw	r24, r30
    4220:	08 95       	ret

00004222 <__prologue_saves__>:
    4222:	2f 92       	push	r2
    4224:	3f 92       	push	r3
    4226:	4f 92       	push	r4
    4228:	5f 92       	push	r5
    422a:	6f 92       	push	r6
    422c:	7f 92       	push	r7
    422e:	8f 92       	push	r8
    4230:	9f 92       	push	r9
    4232:	af 92       	push	r10
    4234:	bf 92       	push	r11
    4236:	cf 92       	push	r12
    4238:	df 92       	push	r13
    423a:	ef 92       	push	r14
    423c:	ff 92       	push	r15
    423e:	0f 93       	push	r16
    4240:	1f 93       	push	r17
    4242:	cf 93       	push	r28
    4244:	df 93       	push	r29
    4246:	cd b7       	in	r28, 0x3d	; 61
    4248:	de b7       	in	r29, 0x3e	; 62
    424a:	ca 1b       	sub	r28, r26
    424c:	db 0b       	sbc	r29, r27
    424e:	0f b6       	in	r0, 0x3f	; 63
    4250:	f8 94       	cli
    4252:	de bf       	out	0x3e, r29	; 62
    4254:	0f be       	out	0x3f, r0	; 63
    4256:	cd bf       	out	0x3d, r28	; 61
    4258:	09 94       	ijmp

0000425a <__epilogue_restores__>:
    425a:	2a 88       	ldd	r2, Y+18	; 0x12
    425c:	39 88       	ldd	r3, Y+17	; 0x11
    425e:	48 88       	ldd	r4, Y+16	; 0x10
    4260:	5f 84       	ldd	r5, Y+15	; 0x0f
    4262:	6e 84       	ldd	r6, Y+14	; 0x0e
    4264:	7d 84       	ldd	r7, Y+13	; 0x0d
    4266:	8c 84       	ldd	r8, Y+12	; 0x0c
    4268:	9b 84       	ldd	r9, Y+11	; 0x0b
    426a:	aa 84       	ldd	r10, Y+10	; 0x0a
    426c:	b9 84       	ldd	r11, Y+9	; 0x09
    426e:	c8 84       	ldd	r12, Y+8	; 0x08
    4270:	df 80       	ldd	r13, Y+7	; 0x07
    4272:	ee 80       	ldd	r14, Y+6	; 0x06
    4274:	fd 80       	ldd	r15, Y+5	; 0x05
    4276:	0c 81       	ldd	r16, Y+4	; 0x04
    4278:	1b 81       	ldd	r17, Y+3	; 0x03
    427a:	aa 81       	ldd	r26, Y+2	; 0x02
    427c:	b9 81       	ldd	r27, Y+1	; 0x01
    427e:	ce 0f       	add	r28, r30
    4280:	d1 1d       	adc	r29, r1
    4282:	0f b6       	in	r0, 0x3f	; 63
    4284:	f8 94       	cli
    4286:	de bf       	out	0x3e, r29	; 62
    4288:	0f be       	out	0x3f, r0	; 63
    428a:	cd bf       	out	0x3d, r28	; 61
    428c:	ed 01       	movw	r28, r26
    428e:	08 95       	ret

00004290 <memcpy>:
    4290:	fb 01       	movw	r30, r22
    4292:	dc 01       	movw	r26, r24
    4294:	02 c0       	rjmp	.+4      	; 0x429a <memcpy+0xa>
    4296:	01 90       	ld	r0, Z+
    4298:	0d 92       	st	X+, r0
    429a:	41 50       	subi	r20, 0x01	; 1
    429c:	50 40       	sbci	r21, 0x00	; 0
    429e:	d8 f7       	brcc	.-10     	; 0x4296 <memcpy+0x6>
    42a0:	08 95       	ret

000042a2 <memset>:
    42a2:	dc 01       	movw	r26, r24
    42a4:	01 c0       	rjmp	.+2      	; 0x42a8 <memset+0x6>
    42a6:	6d 93       	st	X+, r22
    42a8:	41 50       	subi	r20, 0x01	; 1
    42aa:	50 40       	sbci	r21, 0x00	; 0
    42ac:	e0 f7       	brcc	.-8      	; 0x42a6 <memset+0x4>
    42ae:	08 95       	ret

000042b0 <strcat>:
    42b0:	fb 01       	movw	r30, r22
    42b2:	dc 01       	movw	r26, r24
    42b4:	0d 90       	ld	r0, X+
    42b6:	00 20       	and	r0, r0
    42b8:	e9 f7       	brne	.-6      	; 0x42b4 <strcat+0x4>
    42ba:	11 97       	sbiw	r26, 0x01	; 1
    42bc:	01 90       	ld	r0, Z+
    42be:	0d 92       	st	X+, r0
    42c0:	00 20       	and	r0, r0
    42c2:	e1 f7       	brne	.-8      	; 0x42bc <strcat+0xc>
    42c4:	08 95       	ret

000042c6 <strlen>:
    42c6:	fc 01       	movw	r30, r24
    42c8:	01 90       	ld	r0, Z+
    42ca:	00 20       	and	r0, r0
    42cc:	e9 f7       	brne	.-6      	; 0x42c8 <strlen+0x2>
    42ce:	80 95       	com	r24
    42d0:	90 95       	com	r25
    42d2:	8e 0f       	add	r24, r30
    42d4:	9f 1f       	adc	r25, r31
    42d6:	08 95       	ret

000042d8 <sprintf>:
    42d8:	ae e0       	ldi	r26, 0x0E	; 14
    42da:	b0 e0       	ldi	r27, 0x00	; 0
    42dc:	e2 e7       	ldi	r30, 0x72	; 114
    42de:	f1 e2       	ldi	r31, 0x21	; 33
    42e0:	0c 94 1f 21 	jmp	0x423e	; 0x423e <__prologue_saves__+0x1c>
    42e4:	0d 89       	ldd	r16, Y+21	; 0x15
    42e6:	1e 89       	ldd	r17, Y+22	; 0x16
    42e8:	86 e0       	ldi	r24, 0x06	; 6
    42ea:	8c 83       	std	Y+4, r24	; 0x04
    42ec:	1a 83       	std	Y+2, r17	; 0x02
    42ee:	09 83       	std	Y+1, r16	; 0x01
    42f0:	8f ef       	ldi	r24, 0xFF	; 255
    42f2:	9f e7       	ldi	r25, 0x7F	; 127
    42f4:	9e 83       	std	Y+6, r25	; 0x06
    42f6:	8d 83       	std	Y+5, r24	; 0x05
    42f8:	9e 01       	movw	r18, r28
    42fa:	27 5e       	subi	r18, 0xE7	; 231
    42fc:	3f 4f       	sbci	r19, 0xFF	; 255
    42fe:	ce 01       	movw	r24, r28
    4300:	01 96       	adiw	r24, 0x01	; 1
    4302:	6f 89       	ldd	r22, Y+23	; 0x17
    4304:	78 8d       	ldd	r23, Y+24	; 0x18
    4306:	a9 01       	movw	r20, r18
    4308:	0e 94 90 21 	call	0x4320	; 0x4320 <vfprintf>
    430c:	2f 81       	ldd	r18, Y+7	; 0x07
    430e:	38 85       	ldd	r19, Y+8	; 0x08
    4310:	02 0f       	add	r16, r18
    4312:	13 1f       	adc	r17, r19
    4314:	f8 01       	movw	r30, r16
    4316:	10 82       	st	Z, r1
    4318:	2e 96       	adiw	r28, 0x0e	; 14
    431a:	e4 e0       	ldi	r30, 0x04	; 4
    431c:	0c 94 3b 21 	jmp	0x4276	; 0x4276 <__epilogue_restores__+0x1c>

00004320 <vfprintf>:
    4320:	ab e0       	ldi	r26, 0x0B	; 11
    4322:	b0 e0       	ldi	r27, 0x00	; 0
    4324:	e6 e9       	ldi	r30, 0x96	; 150
    4326:	f1 e2       	ldi	r31, 0x21	; 33
    4328:	0c 94 11 21 	jmp	0x4222	; 0x4222 <__prologue_saves__>
    432c:	3c 01       	movw	r6, r24
    432e:	2b 01       	movw	r4, r22
    4330:	5a 01       	movw	r10, r20
    4332:	fc 01       	movw	r30, r24
    4334:	17 82       	std	Z+7, r1	; 0x07
    4336:	16 82       	std	Z+6, r1	; 0x06
    4338:	83 81       	ldd	r24, Z+3	; 0x03
    433a:	81 fd       	sbrc	r24, 1
    433c:	03 c0       	rjmp	.+6      	; 0x4344 <vfprintf+0x24>
    433e:	6f ef       	ldi	r22, 0xFF	; 255
    4340:	7f ef       	ldi	r23, 0xFF	; 255
    4342:	c6 c1       	rjmp	.+908    	; 0x46d0 <vfprintf+0x3b0>
    4344:	9a e0       	ldi	r25, 0x0A	; 10
    4346:	89 2e       	mov	r8, r25
    4348:	1e 01       	movw	r2, r28
    434a:	08 94       	sec
    434c:	21 1c       	adc	r2, r1
    434e:	31 1c       	adc	r3, r1
    4350:	f3 01       	movw	r30, r6
    4352:	23 81       	ldd	r18, Z+3	; 0x03
    4354:	f2 01       	movw	r30, r4
    4356:	23 fd       	sbrc	r18, 3
    4358:	85 91       	lpm	r24, Z+
    435a:	23 ff       	sbrs	r18, 3
    435c:	81 91       	ld	r24, Z+
    435e:	2f 01       	movw	r4, r30
    4360:	88 23       	and	r24, r24
    4362:	09 f4       	brne	.+2      	; 0x4366 <vfprintf+0x46>
    4364:	b2 c1       	rjmp	.+868    	; 0x46ca <vfprintf+0x3aa>
    4366:	85 32       	cpi	r24, 0x25	; 37
    4368:	39 f4       	brne	.+14     	; 0x4378 <vfprintf+0x58>
    436a:	23 fd       	sbrc	r18, 3
    436c:	85 91       	lpm	r24, Z+
    436e:	23 ff       	sbrs	r18, 3
    4370:	81 91       	ld	r24, Z+
    4372:	2f 01       	movw	r4, r30
    4374:	85 32       	cpi	r24, 0x25	; 37
    4376:	29 f4       	brne	.+10     	; 0x4382 <vfprintf+0x62>
    4378:	90 e0       	ldi	r25, 0x00	; 0
    437a:	b3 01       	movw	r22, r6
    437c:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    4380:	e7 cf       	rjmp	.-50     	; 0x4350 <vfprintf+0x30>
    4382:	98 2f       	mov	r25, r24
    4384:	ff 24       	eor	r15, r15
    4386:	ee 24       	eor	r14, r14
    4388:	99 24       	eor	r9, r9
    438a:	ff e1       	ldi	r31, 0x1F	; 31
    438c:	ff 15       	cp	r31, r15
    438e:	d0 f0       	brcs	.+52     	; 0x43c4 <vfprintf+0xa4>
    4390:	9b 32       	cpi	r25, 0x2B	; 43
    4392:	69 f0       	breq	.+26     	; 0x43ae <vfprintf+0x8e>
    4394:	9c 32       	cpi	r25, 0x2C	; 44
    4396:	28 f4       	brcc	.+10     	; 0x43a2 <vfprintf+0x82>
    4398:	90 32       	cpi	r25, 0x20	; 32
    439a:	59 f0       	breq	.+22     	; 0x43b2 <vfprintf+0x92>
    439c:	93 32       	cpi	r25, 0x23	; 35
    439e:	91 f4       	brne	.+36     	; 0x43c4 <vfprintf+0xa4>
    43a0:	0e c0       	rjmp	.+28     	; 0x43be <vfprintf+0x9e>
    43a2:	9d 32       	cpi	r25, 0x2D	; 45
    43a4:	49 f0       	breq	.+18     	; 0x43b8 <vfprintf+0x98>
    43a6:	90 33       	cpi	r25, 0x30	; 48
    43a8:	69 f4       	brne	.+26     	; 0x43c4 <vfprintf+0xa4>
    43aa:	41 e0       	ldi	r20, 0x01	; 1
    43ac:	24 c0       	rjmp	.+72     	; 0x43f6 <vfprintf+0xd6>
    43ae:	52 e0       	ldi	r21, 0x02	; 2
    43b0:	f5 2a       	or	r15, r21
    43b2:	84 e0       	ldi	r24, 0x04	; 4
    43b4:	f8 2a       	or	r15, r24
    43b6:	28 c0       	rjmp	.+80     	; 0x4408 <vfprintf+0xe8>
    43b8:	98 e0       	ldi	r25, 0x08	; 8
    43ba:	f9 2a       	or	r15, r25
    43bc:	25 c0       	rjmp	.+74     	; 0x4408 <vfprintf+0xe8>
    43be:	e0 e1       	ldi	r30, 0x10	; 16
    43c0:	fe 2a       	or	r15, r30
    43c2:	22 c0       	rjmp	.+68     	; 0x4408 <vfprintf+0xe8>
    43c4:	f7 fc       	sbrc	r15, 7
    43c6:	29 c0       	rjmp	.+82     	; 0x441a <vfprintf+0xfa>
    43c8:	89 2f       	mov	r24, r25
    43ca:	80 53       	subi	r24, 0x30	; 48
    43cc:	8a 30       	cpi	r24, 0x0A	; 10
    43ce:	70 f4       	brcc	.+28     	; 0x43ec <vfprintf+0xcc>
    43d0:	f6 fe       	sbrs	r15, 6
    43d2:	05 c0       	rjmp	.+10     	; 0x43de <vfprintf+0xbe>
    43d4:	98 9c       	mul	r9, r8
    43d6:	90 2c       	mov	r9, r0
    43d8:	11 24       	eor	r1, r1
    43da:	98 0e       	add	r9, r24
    43dc:	15 c0       	rjmp	.+42     	; 0x4408 <vfprintf+0xe8>
    43de:	e8 9c       	mul	r14, r8
    43e0:	e0 2c       	mov	r14, r0
    43e2:	11 24       	eor	r1, r1
    43e4:	e8 0e       	add	r14, r24
    43e6:	f0 e2       	ldi	r31, 0x20	; 32
    43e8:	ff 2a       	or	r15, r31
    43ea:	0e c0       	rjmp	.+28     	; 0x4408 <vfprintf+0xe8>
    43ec:	9e 32       	cpi	r25, 0x2E	; 46
    43ee:	29 f4       	brne	.+10     	; 0x43fa <vfprintf+0xda>
    43f0:	f6 fc       	sbrc	r15, 6
    43f2:	6b c1       	rjmp	.+726    	; 0x46ca <vfprintf+0x3aa>
    43f4:	40 e4       	ldi	r20, 0x40	; 64
    43f6:	f4 2a       	or	r15, r20
    43f8:	07 c0       	rjmp	.+14     	; 0x4408 <vfprintf+0xe8>
    43fa:	9c 36       	cpi	r25, 0x6C	; 108
    43fc:	19 f4       	brne	.+6      	; 0x4404 <vfprintf+0xe4>
    43fe:	50 e8       	ldi	r21, 0x80	; 128
    4400:	f5 2a       	or	r15, r21
    4402:	02 c0       	rjmp	.+4      	; 0x4408 <vfprintf+0xe8>
    4404:	98 36       	cpi	r25, 0x68	; 104
    4406:	49 f4       	brne	.+18     	; 0x441a <vfprintf+0xfa>
    4408:	f2 01       	movw	r30, r4
    440a:	23 fd       	sbrc	r18, 3
    440c:	95 91       	lpm	r25, Z+
    440e:	23 ff       	sbrs	r18, 3
    4410:	91 91       	ld	r25, Z+
    4412:	2f 01       	movw	r4, r30
    4414:	99 23       	and	r25, r25
    4416:	09 f0       	breq	.+2      	; 0x441a <vfprintf+0xfa>
    4418:	b8 cf       	rjmp	.-144    	; 0x438a <vfprintf+0x6a>
    441a:	89 2f       	mov	r24, r25
    441c:	85 54       	subi	r24, 0x45	; 69
    441e:	83 30       	cpi	r24, 0x03	; 3
    4420:	18 f0       	brcs	.+6      	; 0x4428 <vfprintf+0x108>
    4422:	80 52       	subi	r24, 0x20	; 32
    4424:	83 30       	cpi	r24, 0x03	; 3
    4426:	38 f4       	brcc	.+14     	; 0x4436 <vfprintf+0x116>
    4428:	44 e0       	ldi	r20, 0x04	; 4
    442a:	50 e0       	ldi	r21, 0x00	; 0
    442c:	a4 0e       	add	r10, r20
    442e:	b5 1e       	adc	r11, r21
    4430:	5f e3       	ldi	r21, 0x3F	; 63
    4432:	59 83       	std	Y+1, r21	; 0x01
    4434:	0f c0       	rjmp	.+30     	; 0x4454 <vfprintf+0x134>
    4436:	93 36       	cpi	r25, 0x63	; 99
    4438:	31 f0       	breq	.+12     	; 0x4446 <vfprintf+0x126>
    443a:	93 37       	cpi	r25, 0x73	; 115
    443c:	79 f0       	breq	.+30     	; 0x445c <vfprintf+0x13c>
    443e:	93 35       	cpi	r25, 0x53	; 83
    4440:	09 f0       	breq	.+2      	; 0x4444 <vfprintf+0x124>
    4442:	56 c0       	rjmp	.+172    	; 0x44f0 <vfprintf+0x1d0>
    4444:	20 c0       	rjmp	.+64     	; 0x4486 <vfprintf+0x166>
    4446:	f5 01       	movw	r30, r10
    4448:	80 81       	ld	r24, Z
    444a:	89 83       	std	Y+1, r24	; 0x01
    444c:	42 e0       	ldi	r20, 0x02	; 2
    444e:	50 e0       	ldi	r21, 0x00	; 0
    4450:	a4 0e       	add	r10, r20
    4452:	b5 1e       	adc	r11, r21
    4454:	61 01       	movw	r12, r2
    4456:	01 e0       	ldi	r16, 0x01	; 1
    4458:	10 e0       	ldi	r17, 0x00	; 0
    445a:	12 c0       	rjmp	.+36     	; 0x4480 <vfprintf+0x160>
    445c:	f5 01       	movw	r30, r10
    445e:	c0 80       	ld	r12, Z
    4460:	d1 80       	ldd	r13, Z+1	; 0x01
    4462:	f6 fc       	sbrc	r15, 6
    4464:	03 c0       	rjmp	.+6      	; 0x446c <vfprintf+0x14c>
    4466:	6f ef       	ldi	r22, 0xFF	; 255
    4468:	7f ef       	ldi	r23, 0xFF	; 255
    446a:	02 c0       	rjmp	.+4      	; 0x4470 <vfprintf+0x150>
    446c:	69 2d       	mov	r22, r9
    446e:	70 e0       	ldi	r23, 0x00	; 0
    4470:	42 e0       	ldi	r20, 0x02	; 2
    4472:	50 e0       	ldi	r21, 0x00	; 0
    4474:	a4 0e       	add	r10, r20
    4476:	b5 1e       	adc	r11, r21
    4478:	c6 01       	movw	r24, r12
    447a:	0e 94 78 23 	call	0x46f0	; 0x46f0 <strnlen>
    447e:	8c 01       	movw	r16, r24
    4480:	5f e7       	ldi	r21, 0x7F	; 127
    4482:	f5 22       	and	r15, r21
    4484:	14 c0       	rjmp	.+40     	; 0x44ae <vfprintf+0x18e>
    4486:	f5 01       	movw	r30, r10
    4488:	c0 80       	ld	r12, Z
    448a:	d1 80       	ldd	r13, Z+1	; 0x01
    448c:	f6 fc       	sbrc	r15, 6
    448e:	03 c0       	rjmp	.+6      	; 0x4496 <vfprintf+0x176>
    4490:	6f ef       	ldi	r22, 0xFF	; 255
    4492:	7f ef       	ldi	r23, 0xFF	; 255
    4494:	02 c0       	rjmp	.+4      	; 0x449a <vfprintf+0x17a>
    4496:	69 2d       	mov	r22, r9
    4498:	70 e0       	ldi	r23, 0x00	; 0
    449a:	42 e0       	ldi	r20, 0x02	; 2
    449c:	50 e0       	ldi	r21, 0x00	; 0
    449e:	a4 0e       	add	r10, r20
    44a0:	b5 1e       	adc	r11, r21
    44a2:	c6 01       	movw	r24, r12
    44a4:	0e 94 6d 23 	call	0x46da	; 0x46da <strnlen_P>
    44a8:	8c 01       	movw	r16, r24
    44aa:	50 e8       	ldi	r21, 0x80	; 128
    44ac:	f5 2a       	or	r15, r21
    44ae:	f3 fe       	sbrs	r15, 3
    44b0:	07 c0       	rjmp	.+14     	; 0x44c0 <vfprintf+0x1a0>
    44b2:	1a c0       	rjmp	.+52     	; 0x44e8 <vfprintf+0x1c8>
    44b4:	80 e2       	ldi	r24, 0x20	; 32
    44b6:	90 e0       	ldi	r25, 0x00	; 0
    44b8:	b3 01       	movw	r22, r6
    44ba:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    44be:	ea 94       	dec	r14
    44c0:	8e 2d       	mov	r24, r14
    44c2:	90 e0       	ldi	r25, 0x00	; 0
    44c4:	08 17       	cp	r16, r24
    44c6:	19 07       	cpc	r17, r25
    44c8:	a8 f3       	brcs	.-22     	; 0x44b4 <vfprintf+0x194>
    44ca:	0e c0       	rjmp	.+28     	; 0x44e8 <vfprintf+0x1c8>
    44cc:	f6 01       	movw	r30, r12
    44ce:	f7 fc       	sbrc	r15, 7
    44d0:	85 91       	lpm	r24, Z+
    44d2:	f7 fe       	sbrs	r15, 7
    44d4:	81 91       	ld	r24, Z+
    44d6:	6f 01       	movw	r12, r30
    44d8:	90 e0       	ldi	r25, 0x00	; 0
    44da:	b3 01       	movw	r22, r6
    44dc:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    44e0:	e1 10       	cpse	r14, r1
    44e2:	ea 94       	dec	r14
    44e4:	01 50       	subi	r16, 0x01	; 1
    44e6:	10 40       	sbci	r17, 0x00	; 0
    44e8:	01 15       	cp	r16, r1
    44ea:	11 05       	cpc	r17, r1
    44ec:	79 f7       	brne	.-34     	; 0x44cc <vfprintf+0x1ac>
    44ee:	ea c0       	rjmp	.+468    	; 0x46c4 <vfprintf+0x3a4>
    44f0:	94 36       	cpi	r25, 0x64	; 100
    44f2:	11 f0       	breq	.+4      	; 0x44f8 <vfprintf+0x1d8>
    44f4:	99 36       	cpi	r25, 0x69	; 105
    44f6:	69 f5       	brne	.+90     	; 0x4552 <vfprintf+0x232>
    44f8:	f7 fe       	sbrs	r15, 7
    44fa:	08 c0       	rjmp	.+16     	; 0x450c <vfprintf+0x1ec>
    44fc:	f5 01       	movw	r30, r10
    44fe:	20 81       	ld	r18, Z
    4500:	31 81       	ldd	r19, Z+1	; 0x01
    4502:	42 81       	ldd	r20, Z+2	; 0x02
    4504:	53 81       	ldd	r21, Z+3	; 0x03
    4506:	84 e0       	ldi	r24, 0x04	; 4
    4508:	90 e0       	ldi	r25, 0x00	; 0
    450a:	0a c0       	rjmp	.+20     	; 0x4520 <vfprintf+0x200>
    450c:	f5 01       	movw	r30, r10
    450e:	80 81       	ld	r24, Z
    4510:	91 81       	ldd	r25, Z+1	; 0x01
    4512:	9c 01       	movw	r18, r24
    4514:	44 27       	eor	r20, r20
    4516:	37 fd       	sbrc	r19, 7
    4518:	40 95       	com	r20
    451a:	54 2f       	mov	r21, r20
    451c:	82 e0       	ldi	r24, 0x02	; 2
    451e:	90 e0       	ldi	r25, 0x00	; 0
    4520:	a8 0e       	add	r10, r24
    4522:	b9 1e       	adc	r11, r25
    4524:	9f e6       	ldi	r25, 0x6F	; 111
    4526:	f9 22       	and	r15, r25
    4528:	57 ff       	sbrs	r21, 7
    452a:	09 c0       	rjmp	.+18     	; 0x453e <vfprintf+0x21e>
    452c:	50 95       	com	r21
    452e:	40 95       	com	r20
    4530:	30 95       	com	r19
    4532:	21 95       	neg	r18
    4534:	3f 4f       	sbci	r19, 0xFF	; 255
    4536:	4f 4f       	sbci	r20, 0xFF	; 255
    4538:	5f 4f       	sbci	r21, 0xFF	; 255
    453a:	e0 e8       	ldi	r30, 0x80	; 128
    453c:	fe 2a       	or	r15, r30
    453e:	ca 01       	movw	r24, r20
    4540:	b9 01       	movw	r22, r18
    4542:	a1 01       	movw	r20, r2
    4544:	2a e0       	ldi	r18, 0x0A	; 10
    4546:	30 e0       	ldi	r19, 0x00	; 0
    4548:	0e 94 af 23 	call	0x475e	; 0x475e <__ultoa_invert>
    454c:	d8 2e       	mov	r13, r24
    454e:	d2 18       	sub	r13, r2
    4550:	40 c0       	rjmp	.+128    	; 0x45d2 <vfprintf+0x2b2>
    4552:	95 37       	cpi	r25, 0x75	; 117
    4554:	29 f4       	brne	.+10     	; 0x4560 <vfprintf+0x240>
    4556:	1f 2d       	mov	r17, r15
    4558:	1f 7e       	andi	r17, 0xEF	; 239
    455a:	2a e0       	ldi	r18, 0x0A	; 10
    455c:	30 e0       	ldi	r19, 0x00	; 0
    455e:	1d c0       	rjmp	.+58     	; 0x459a <vfprintf+0x27a>
    4560:	1f 2d       	mov	r17, r15
    4562:	19 7f       	andi	r17, 0xF9	; 249
    4564:	9f 36       	cpi	r25, 0x6F	; 111
    4566:	61 f0       	breq	.+24     	; 0x4580 <vfprintf+0x260>
    4568:	90 37       	cpi	r25, 0x70	; 112
    456a:	20 f4       	brcc	.+8      	; 0x4574 <vfprintf+0x254>
    456c:	98 35       	cpi	r25, 0x58	; 88
    456e:	09 f0       	breq	.+2      	; 0x4572 <vfprintf+0x252>
    4570:	ac c0       	rjmp	.+344    	; 0x46ca <vfprintf+0x3aa>
    4572:	0f c0       	rjmp	.+30     	; 0x4592 <vfprintf+0x272>
    4574:	90 37       	cpi	r25, 0x70	; 112
    4576:	39 f0       	breq	.+14     	; 0x4586 <vfprintf+0x266>
    4578:	98 37       	cpi	r25, 0x78	; 120
    457a:	09 f0       	breq	.+2      	; 0x457e <vfprintf+0x25e>
    457c:	a6 c0       	rjmp	.+332    	; 0x46ca <vfprintf+0x3aa>
    457e:	04 c0       	rjmp	.+8      	; 0x4588 <vfprintf+0x268>
    4580:	28 e0       	ldi	r18, 0x08	; 8
    4582:	30 e0       	ldi	r19, 0x00	; 0
    4584:	0a c0       	rjmp	.+20     	; 0x459a <vfprintf+0x27a>
    4586:	10 61       	ori	r17, 0x10	; 16
    4588:	14 fd       	sbrc	r17, 4
    458a:	14 60       	ori	r17, 0x04	; 4
    458c:	20 e1       	ldi	r18, 0x10	; 16
    458e:	30 e0       	ldi	r19, 0x00	; 0
    4590:	04 c0       	rjmp	.+8      	; 0x459a <vfprintf+0x27a>
    4592:	14 fd       	sbrc	r17, 4
    4594:	16 60       	ori	r17, 0x06	; 6
    4596:	20 e1       	ldi	r18, 0x10	; 16
    4598:	32 e0       	ldi	r19, 0x02	; 2
    459a:	17 ff       	sbrs	r17, 7
    459c:	08 c0       	rjmp	.+16     	; 0x45ae <vfprintf+0x28e>
    459e:	f5 01       	movw	r30, r10
    45a0:	60 81       	ld	r22, Z
    45a2:	71 81       	ldd	r23, Z+1	; 0x01
    45a4:	82 81       	ldd	r24, Z+2	; 0x02
    45a6:	93 81       	ldd	r25, Z+3	; 0x03
    45a8:	44 e0       	ldi	r20, 0x04	; 4
    45aa:	50 e0       	ldi	r21, 0x00	; 0
    45ac:	08 c0       	rjmp	.+16     	; 0x45be <vfprintf+0x29e>
    45ae:	f5 01       	movw	r30, r10
    45b0:	80 81       	ld	r24, Z
    45b2:	91 81       	ldd	r25, Z+1	; 0x01
    45b4:	bc 01       	movw	r22, r24
    45b6:	80 e0       	ldi	r24, 0x00	; 0
    45b8:	90 e0       	ldi	r25, 0x00	; 0
    45ba:	42 e0       	ldi	r20, 0x02	; 2
    45bc:	50 e0       	ldi	r21, 0x00	; 0
    45be:	a4 0e       	add	r10, r20
    45c0:	b5 1e       	adc	r11, r21
    45c2:	a1 01       	movw	r20, r2
    45c4:	0e 94 af 23 	call	0x475e	; 0x475e <__ultoa_invert>
    45c8:	d8 2e       	mov	r13, r24
    45ca:	d2 18       	sub	r13, r2
    45cc:	8f e7       	ldi	r24, 0x7F	; 127
    45ce:	f8 2e       	mov	r15, r24
    45d0:	f1 22       	and	r15, r17
    45d2:	f6 fe       	sbrs	r15, 6
    45d4:	0b c0       	rjmp	.+22     	; 0x45ec <vfprintf+0x2cc>
    45d6:	5e ef       	ldi	r21, 0xFE	; 254
    45d8:	f5 22       	and	r15, r21
    45da:	d9 14       	cp	r13, r9
    45dc:	38 f4       	brcc	.+14     	; 0x45ec <vfprintf+0x2cc>
    45de:	f4 fe       	sbrs	r15, 4
    45e0:	07 c0       	rjmp	.+14     	; 0x45f0 <vfprintf+0x2d0>
    45e2:	f2 fc       	sbrc	r15, 2
    45e4:	05 c0       	rjmp	.+10     	; 0x45f0 <vfprintf+0x2d0>
    45e6:	8f ee       	ldi	r24, 0xEF	; 239
    45e8:	f8 22       	and	r15, r24
    45ea:	02 c0       	rjmp	.+4      	; 0x45f0 <vfprintf+0x2d0>
    45ec:	1d 2d       	mov	r17, r13
    45ee:	01 c0       	rjmp	.+2      	; 0x45f2 <vfprintf+0x2d2>
    45f0:	19 2d       	mov	r17, r9
    45f2:	f4 fe       	sbrs	r15, 4
    45f4:	0d c0       	rjmp	.+26     	; 0x4610 <vfprintf+0x2f0>
    45f6:	fe 01       	movw	r30, r28
    45f8:	ed 0d       	add	r30, r13
    45fa:	f1 1d       	adc	r31, r1
    45fc:	80 81       	ld	r24, Z
    45fe:	80 33       	cpi	r24, 0x30	; 48
    4600:	19 f4       	brne	.+6      	; 0x4608 <vfprintf+0x2e8>
    4602:	99 ee       	ldi	r25, 0xE9	; 233
    4604:	f9 22       	and	r15, r25
    4606:	08 c0       	rjmp	.+16     	; 0x4618 <vfprintf+0x2f8>
    4608:	1f 5f       	subi	r17, 0xFF	; 255
    460a:	f2 fe       	sbrs	r15, 2
    460c:	05 c0       	rjmp	.+10     	; 0x4618 <vfprintf+0x2f8>
    460e:	03 c0       	rjmp	.+6      	; 0x4616 <vfprintf+0x2f6>
    4610:	8f 2d       	mov	r24, r15
    4612:	86 78       	andi	r24, 0x86	; 134
    4614:	09 f0       	breq	.+2      	; 0x4618 <vfprintf+0x2f8>
    4616:	1f 5f       	subi	r17, 0xFF	; 255
    4618:	0f 2d       	mov	r16, r15
    461a:	f3 fc       	sbrc	r15, 3
    461c:	14 c0       	rjmp	.+40     	; 0x4646 <vfprintf+0x326>
    461e:	f0 fe       	sbrs	r15, 0
    4620:	0f c0       	rjmp	.+30     	; 0x4640 <vfprintf+0x320>
    4622:	1e 15       	cp	r17, r14
    4624:	10 f0       	brcs	.+4      	; 0x462a <vfprintf+0x30a>
    4626:	9d 2c       	mov	r9, r13
    4628:	0b c0       	rjmp	.+22     	; 0x4640 <vfprintf+0x320>
    462a:	9d 2c       	mov	r9, r13
    462c:	9e 0c       	add	r9, r14
    462e:	91 1a       	sub	r9, r17
    4630:	1e 2d       	mov	r17, r14
    4632:	06 c0       	rjmp	.+12     	; 0x4640 <vfprintf+0x320>
    4634:	80 e2       	ldi	r24, 0x20	; 32
    4636:	90 e0       	ldi	r25, 0x00	; 0
    4638:	b3 01       	movw	r22, r6
    463a:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    463e:	1f 5f       	subi	r17, 0xFF	; 255
    4640:	1e 15       	cp	r17, r14
    4642:	c0 f3       	brcs	.-16     	; 0x4634 <vfprintf+0x314>
    4644:	04 c0       	rjmp	.+8      	; 0x464e <vfprintf+0x32e>
    4646:	1e 15       	cp	r17, r14
    4648:	10 f4       	brcc	.+4      	; 0x464e <vfprintf+0x32e>
    464a:	e1 1a       	sub	r14, r17
    464c:	01 c0       	rjmp	.+2      	; 0x4650 <vfprintf+0x330>
    464e:	ee 24       	eor	r14, r14
    4650:	04 ff       	sbrs	r16, 4
    4652:	0f c0       	rjmp	.+30     	; 0x4672 <vfprintf+0x352>
    4654:	80 e3       	ldi	r24, 0x30	; 48
    4656:	90 e0       	ldi	r25, 0x00	; 0
    4658:	b3 01       	movw	r22, r6
    465a:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    465e:	02 ff       	sbrs	r16, 2
    4660:	1d c0       	rjmp	.+58     	; 0x469c <vfprintf+0x37c>
    4662:	01 fd       	sbrc	r16, 1
    4664:	03 c0       	rjmp	.+6      	; 0x466c <vfprintf+0x34c>
    4666:	88 e7       	ldi	r24, 0x78	; 120
    4668:	90 e0       	ldi	r25, 0x00	; 0
    466a:	0e c0       	rjmp	.+28     	; 0x4688 <vfprintf+0x368>
    466c:	88 e5       	ldi	r24, 0x58	; 88
    466e:	90 e0       	ldi	r25, 0x00	; 0
    4670:	0b c0       	rjmp	.+22     	; 0x4688 <vfprintf+0x368>
    4672:	80 2f       	mov	r24, r16
    4674:	86 78       	andi	r24, 0x86	; 134
    4676:	91 f0       	breq	.+36     	; 0x469c <vfprintf+0x37c>
    4678:	01 ff       	sbrs	r16, 1
    467a:	02 c0       	rjmp	.+4      	; 0x4680 <vfprintf+0x360>
    467c:	8b e2       	ldi	r24, 0x2B	; 43
    467e:	01 c0       	rjmp	.+2      	; 0x4682 <vfprintf+0x362>
    4680:	80 e2       	ldi	r24, 0x20	; 32
    4682:	f7 fc       	sbrc	r15, 7
    4684:	8d e2       	ldi	r24, 0x2D	; 45
    4686:	90 e0       	ldi	r25, 0x00	; 0
    4688:	b3 01       	movw	r22, r6
    468a:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    468e:	06 c0       	rjmp	.+12     	; 0x469c <vfprintf+0x37c>
    4690:	80 e3       	ldi	r24, 0x30	; 48
    4692:	90 e0       	ldi	r25, 0x00	; 0
    4694:	b3 01       	movw	r22, r6
    4696:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    469a:	9a 94       	dec	r9
    469c:	d9 14       	cp	r13, r9
    469e:	c0 f3       	brcs	.-16     	; 0x4690 <vfprintf+0x370>
    46a0:	da 94       	dec	r13
    46a2:	f1 01       	movw	r30, r2
    46a4:	ed 0d       	add	r30, r13
    46a6:	f1 1d       	adc	r31, r1
    46a8:	80 81       	ld	r24, Z
    46aa:	90 e0       	ldi	r25, 0x00	; 0
    46ac:	b3 01       	movw	r22, r6
    46ae:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    46b2:	dd 20       	and	r13, r13
    46b4:	a9 f7       	brne	.-22     	; 0x46a0 <vfprintf+0x380>
    46b6:	06 c0       	rjmp	.+12     	; 0x46c4 <vfprintf+0x3a4>
    46b8:	80 e2       	ldi	r24, 0x20	; 32
    46ba:	90 e0       	ldi	r25, 0x00	; 0
    46bc:	b3 01       	movw	r22, r6
    46be:	0e 94 83 23 	call	0x4706	; 0x4706 <fputc>
    46c2:	ea 94       	dec	r14
    46c4:	ee 20       	and	r14, r14
    46c6:	c1 f7       	brne	.-16     	; 0x46b8 <vfprintf+0x398>
    46c8:	43 ce       	rjmp	.-890    	; 0x4350 <vfprintf+0x30>
    46ca:	f3 01       	movw	r30, r6
    46cc:	66 81       	ldd	r22, Z+6	; 0x06
    46ce:	77 81       	ldd	r23, Z+7	; 0x07
    46d0:	cb 01       	movw	r24, r22
    46d2:	2b 96       	adiw	r28, 0x0b	; 11
    46d4:	e2 e1       	ldi	r30, 0x12	; 18
    46d6:	0c 94 2d 21 	jmp	0x425a	; 0x425a <__epilogue_restores__>

000046da <strnlen_P>:
    46da:	fc 01       	movw	r30, r24
    46dc:	05 90       	lpm	r0, Z+
    46de:	61 50       	subi	r22, 0x01	; 1
    46e0:	70 40       	sbci	r23, 0x00	; 0
    46e2:	01 10       	cpse	r0, r1
    46e4:	d8 f7       	brcc	.-10     	; 0x46dc <strnlen_P+0x2>
    46e6:	80 95       	com	r24
    46e8:	90 95       	com	r25
    46ea:	8e 0f       	add	r24, r30
    46ec:	9f 1f       	adc	r25, r31
    46ee:	08 95       	ret

000046f0 <strnlen>:
    46f0:	fc 01       	movw	r30, r24
    46f2:	61 50       	subi	r22, 0x01	; 1
    46f4:	70 40       	sbci	r23, 0x00	; 0
    46f6:	01 90       	ld	r0, Z+
    46f8:	01 10       	cpse	r0, r1
    46fa:	d8 f7       	brcc	.-10     	; 0x46f2 <strnlen+0x2>
    46fc:	80 95       	com	r24
    46fe:	90 95       	com	r25
    4700:	8e 0f       	add	r24, r30
    4702:	9f 1f       	adc	r25, r31
    4704:	08 95       	ret

00004706 <fputc>:
    4706:	0f 93       	push	r16
    4708:	1f 93       	push	r17
    470a:	cf 93       	push	r28
    470c:	df 93       	push	r29
    470e:	8c 01       	movw	r16, r24
    4710:	eb 01       	movw	r28, r22
    4712:	8b 81       	ldd	r24, Y+3	; 0x03
    4714:	81 ff       	sbrs	r24, 1
    4716:	1b c0       	rjmp	.+54     	; 0x474e <fputc+0x48>
    4718:	82 ff       	sbrs	r24, 2
    471a:	0d c0       	rjmp	.+26     	; 0x4736 <fputc+0x30>
    471c:	2e 81       	ldd	r18, Y+6	; 0x06
    471e:	3f 81       	ldd	r19, Y+7	; 0x07
    4720:	8c 81       	ldd	r24, Y+4	; 0x04
    4722:	9d 81       	ldd	r25, Y+5	; 0x05
    4724:	28 17       	cp	r18, r24
    4726:	39 07       	cpc	r19, r25
    4728:	64 f4       	brge	.+24     	; 0x4742 <fputc+0x3c>
    472a:	e8 81       	ld	r30, Y
    472c:	f9 81       	ldd	r31, Y+1	; 0x01
    472e:	01 93       	st	Z+, r16
    4730:	f9 83       	std	Y+1, r31	; 0x01
    4732:	e8 83       	st	Y, r30
    4734:	06 c0       	rjmp	.+12     	; 0x4742 <fputc+0x3c>
    4736:	e8 85       	ldd	r30, Y+8	; 0x08
    4738:	f9 85       	ldd	r31, Y+9	; 0x09
    473a:	80 2f       	mov	r24, r16
    473c:	09 95       	icall
    473e:	89 2b       	or	r24, r25
    4740:	31 f4       	brne	.+12     	; 0x474e <fputc+0x48>
    4742:	8e 81       	ldd	r24, Y+6	; 0x06
    4744:	9f 81       	ldd	r25, Y+7	; 0x07
    4746:	01 96       	adiw	r24, 0x01	; 1
    4748:	9f 83       	std	Y+7, r25	; 0x07
    474a:	8e 83       	std	Y+6, r24	; 0x06
    474c:	02 c0       	rjmp	.+4      	; 0x4752 <fputc+0x4c>
    474e:	0f ef       	ldi	r16, 0xFF	; 255
    4750:	1f ef       	ldi	r17, 0xFF	; 255
    4752:	c8 01       	movw	r24, r16
    4754:	df 91       	pop	r29
    4756:	cf 91       	pop	r28
    4758:	1f 91       	pop	r17
    475a:	0f 91       	pop	r16
    475c:	08 95       	ret

0000475e <__ultoa_invert>:
    475e:	fa 01       	movw	r30, r20
    4760:	aa 27       	eor	r26, r26
    4762:	28 30       	cpi	r18, 0x08	; 8
    4764:	51 f1       	breq	.+84     	; 0x47ba <__ultoa_invert+0x5c>
    4766:	20 31       	cpi	r18, 0x10	; 16
    4768:	81 f1       	breq	.+96     	; 0x47ca <__ultoa_invert+0x6c>
    476a:	e8 94       	clt
    476c:	6f 93       	push	r22
    476e:	6e 7f       	andi	r22, 0xFE	; 254
    4770:	6e 5f       	subi	r22, 0xFE	; 254
    4772:	7f 4f       	sbci	r23, 0xFF	; 255
    4774:	8f 4f       	sbci	r24, 0xFF	; 255
    4776:	9f 4f       	sbci	r25, 0xFF	; 255
    4778:	af 4f       	sbci	r26, 0xFF	; 255
    477a:	b1 e0       	ldi	r27, 0x01	; 1
    477c:	3e d0       	rcall	.+124    	; 0x47fa <__ultoa_invert+0x9c>
    477e:	b4 e0       	ldi	r27, 0x04	; 4
    4780:	3c d0       	rcall	.+120    	; 0x47fa <__ultoa_invert+0x9c>
    4782:	67 0f       	add	r22, r23
    4784:	78 1f       	adc	r23, r24
    4786:	89 1f       	adc	r24, r25
    4788:	9a 1f       	adc	r25, r26
    478a:	a1 1d       	adc	r26, r1
    478c:	68 0f       	add	r22, r24
    478e:	79 1f       	adc	r23, r25
    4790:	8a 1f       	adc	r24, r26
    4792:	91 1d       	adc	r25, r1
    4794:	a1 1d       	adc	r26, r1
    4796:	6a 0f       	add	r22, r26
    4798:	71 1d       	adc	r23, r1
    479a:	81 1d       	adc	r24, r1
    479c:	91 1d       	adc	r25, r1
    479e:	a1 1d       	adc	r26, r1
    47a0:	20 d0       	rcall	.+64     	; 0x47e2 <__ultoa_invert+0x84>
    47a2:	09 f4       	brne	.+2      	; 0x47a6 <__ultoa_invert+0x48>
    47a4:	68 94       	set
    47a6:	3f 91       	pop	r19
    47a8:	2a e0       	ldi	r18, 0x0A	; 10
    47aa:	26 9f       	mul	r18, r22
    47ac:	11 24       	eor	r1, r1
    47ae:	30 19       	sub	r19, r0
    47b0:	30 5d       	subi	r19, 0xD0	; 208
    47b2:	31 93       	st	Z+, r19
    47b4:	de f6       	brtc	.-74     	; 0x476c <__ultoa_invert+0xe>
    47b6:	cf 01       	movw	r24, r30
    47b8:	08 95       	ret
    47ba:	46 2f       	mov	r20, r22
    47bc:	47 70       	andi	r20, 0x07	; 7
    47be:	40 5d       	subi	r20, 0xD0	; 208
    47c0:	41 93       	st	Z+, r20
    47c2:	b3 e0       	ldi	r27, 0x03	; 3
    47c4:	0f d0       	rcall	.+30     	; 0x47e4 <__ultoa_invert+0x86>
    47c6:	c9 f7       	brne	.-14     	; 0x47ba <__ultoa_invert+0x5c>
    47c8:	f6 cf       	rjmp	.-20     	; 0x47b6 <__ultoa_invert+0x58>
    47ca:	46 2f       	mov	r20, r22
    47cc:	4f 70       	andi	r20, 0x0F	; 15
    47ce:	40 5d       	subi	r20, 0xD0	; 208
    47d0:	4a 33       	cpi	r20, 0x3A	; 58
    47d2:	18 f0       	brcs	.+6      	; 0x47da <__ultoa_invert+0x7c>
    47d4:	49 5d       	subi	r20, 0xD9	; 217
    47d6:	31 fd       	sbrc	r19, 1
    47d8:	40 52       	subi	r20, 0x20	; 32
    47da:	41 93       	st	Z+, r20
    47dc:	02 d0       	rcall	.+4      	; 0x47e2 <__ultoa_invert+0x84>
    47de:	a9 f7       	brne	.-22     	; 0x47ca <__ultoa_invert+0x6c>
    47e0:	ea cf       	rjmp	.-44     	; 0x47b6 <__ultoa_invert+0x58>
    47e2:	b4 e0       	ldi	r27, 0x04	; 4
    47e4:	a6 95       	lsr	r26
    47e6:	97 95       	ror	r25
    47e8:	87 95       	ror	r24
    47ea:	77 95       	ror	r23
    47ec:	67 95       	ror	r22
    47ee:	ba 95       	dec	r27
    47f0:	c9 f7       	brne	.-14     	; 0x47e4 <__ultoa_invert+0x86>
    47f2:	00 97       	sbiw	r24, 0x00	; 0
    47f4:	61 05       	cpc	r22, r1
    47f6:	71 05       	cpc	r23, r1
    47f8:	08 95       	ret
    47fa:	9b 01       	movw	r18, r22
    47fc:	ac 01       	movw	r20, r24
    47fe:	0a 2e       	mov	r0, r26
    4800:	06 94       	lsr	r0
    4802:	57 95       	ror	r21
    4804:	47 95       	ror	r20
    4806:	37 95       	ror	r19
    4808:	27 95       	ror	r18
    480a:	ba 95       	dec	r27
    480c:	c9 f7       	brne	.-14     	; 0x4800 <__ultoa_invert+0xa2>
    480e:	62 0f       	add	r22, r18
    4810:	73 1f       	adc	r23, r19
    4812:	84 1f       	adc	r24, r20
    4814:	95 1f       	adc	r25, r21
    4816:	a0 1d       	adc	r26, r0
    4818:	08 95       	ret

0000481a <_exit>:
    481a:	f8 94       	cli

0000481c <__stop_program>:
    481c:	ff cf       	rjmp	.-2      	; 0x481c <__stop_program>
