{"Source Block": ["oh/elink/hdl/erx_cfg.v@79:89@HdlIdDef", "   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n\n"], "Clone Blocks": [["oh/elink/hdl/erx_cfg.v@77:87", "   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n"], ["oh/elink/hdl/erx_cfg.v@78:88", "   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n"], ["oh/elink/hdl/erx_cfg.v@76:86", "   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n   /*****************************/\n"], ["oh/elink/hdl/erx_cfg.v@75:85", "   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n   \n"], ["oh/elink/hdl/erx_cfg.v@74:84", "\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \trx_cffg_write;\n   wire  \trx_offset_write;\n   wire  \trx_idelay0_write;\n   wire  \trx_idelay1_write;\n   wire         rx_testdata_write;\n   wire \trx_status_write;\n"]], "Diff Content": {"Delete": [[84, "   wire \trx_status_write;\n"]], "Add": [[84, "   /*AUTOWIRE*/\n"], [84, "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n"], [84, "   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n"], [84, "   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n"], [84, "   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n"], [84, "   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n"], [84, "   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], [84, "   packet2emesh #(.AW(AW))\n"], [84, "   p2e (.packet_in   (erx_cfg_packet[PW-1:0]),\n"], [84, "\t/*AUTOINST*/\n"], [84, "\t.write_in\t\t\t(write_in),\n"], [84, "\t.datamode_in\t\t\t(datamode_in[1:0]),\n"], [84, "\t.ctrlmode_in\t\t\t(ctrlmode_in[4:0]),\n"], [84, "\t.dstaddr_in\t\t\t(dstaddr_in[AW-1:0]),\n"], [84, "\t.srcaddr_in\t\t\t(srcaddr_in[AW-1:0]),\n"], [84, "\t.data_in\t\t\t(data_in[AW-1:0]));\n"]]}}