// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "06/12/2022 13:10:00"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	R,
	G,
	B,
	hsync,
	vsync,
	vgaclk);
input 	clk;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;
output 	hsync;
output 	vsync;
output 	vgaclk;

// Design Ports Information
// R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \control|cmh|Add0~57_sumout ;
wire \control|cmh|Add0~58 ;
wire \control|cmh|Add0~61_sumout ;
wire \control|cmh|counter[0]~DUPLICATE_q ;
wire \control|cmh|Add0~62 ;
wire \control|cmh|Add0~53_sumout ;
wire \control|cmh|Add0~54 ;
wire \control|cmh|Add0~49_sumout ;
wire \control|cmh|Add0~50 ;
wire \control|cmh|Add0~1_sumout ;
wire \control|cmh|Add0~2 ;
wire \control|cmh|Add0~45_sumout ;
wire \control|cmh|Add0~46 ;
wire \control|cmh|Add0~41_sumout ;
wire \control|cmh|Add0~42 ;
wire \control|cmh|Add0~37_sumout ;
wire \control|cmh|Add0~38 ;
wire \control|cmh|Add0~29_sumout ;
wire \control|cmh|Add0~30 ;
wire \control|cmh|Add0~65_sumout ;
wire \control|cmh|counter[9]~DUPLICATE_q ;
wire \control|cmh|Add0~66 ;
wire \control|cmh|Add0~25_sumout ;
wire \control|cmh|Add0~26 ;
wire \control|cmh|Add0~21_sumout ;
wire \control|cmh|Add0~22 ;
wire \control|cmh|Add0~17_sumout ;
wire \control|cmh|counter[12]~DUPLICATE_q ;
wire \control|cmh|Add0~18 ;
wire \control|cmh|Add0~13_sumout ;
wire \control|cmh|counter[13]~DUPLICATE_q ;
wire \control|cmh|Add0~14 ;
wire \control|cmh|Add0~9_sumout ;
wire \control|cmh|counter[14]~DUPLICATE_q ;
wire \control|cmh|Add0~10 ;
wire \control|cmh|Add0~5_sumout ;
wire \control|cmh|Add0~6 ;
wire \control|cmh|Add0~109_sumout ;
wire \control|cmh|counter[16]~DUPLICATE_q ;
wire \control|cmh|Add0~110 ;
wire \control|cmh|Add0~105_sumout ;
wire \control|cmh|Add0~106 ;
wire \control|cmh|Add0~101_sumout ;
wire \control|cmh|counter[18]~DUPLICATE_q ;
wire \control|cmh|Add0~102 ;
wire \control|cmh|Add0~97_sumout ;
wire \control|cmh|Add0~98 ;
wire \control|cmh|Add0~93_sumout ;
wire \control|cmh|Add0~94 ;
wire \control|cmh|Add0~89_sumout ;
wire \control|cmh|Add0~90 ;
wire \control|cmh|Add0~85_sumout ;
wire \control|cmh|Add0~86 ;
wire \control|cmh|Add0~81_sumout ;
wire \control|cmh|Add0~82 ;
wire \control|cmh|Add0~77_sumout ;
wire \control|cmh|Add0~78 ;
wire \control|cmh|Add0~73_sumout ;
wire \control|cmh|Add0~74 ;
wire \control|cmh|Add0~69_sumout ;
wire \control|cmh|LessThan1~2_combout ;
wire \control|cmh|counter[8]~DUPLICATE_q ;
wire \control|cmh|Add0~70 ;
wire \control|cmh|Add0~33_sumout ;
wire \control|cmh|LessThan1~1_combout ;
wire \control|cmh|LessThan1~4_combout ;
wire \control|cmh|counter[15]~DUPLICATE_q ;
wire \control|cmh|counter[11]~DUPLICATE_q ;
wire \control|cmh|LessThan1~0_combout ;
wire \control|cmh|LessThan1~3_combout ;
wire \control|cmh|LessThan1~5_combout ;
wire \control|cmh|co~0_combout ;
wire \control|cmh|co~q ;
wire \control|sync1|Add1~17_sumout ;
wire \control|sync1|Add1~6 ;
wire \control|sync1|Add1~29_sumout ;
wire \control|sync1|sy[4]~feeder_combout ;
wire \control|sync1|Add0~33_sumout ;
wire \control|sync1|Add0~10 ;
wire \control|sync1|Add0~5_sumout ;
wire \control|sync1|Add0~6 ;
wire \control|sync1|Add0~17_sumout ;
wire \control|sync1|Add0~18 ;
wire \control|sync1|Add0~13_sumout ;
wire \control|sync1|LessThan0~0_combout ;
wire \control|sync1|Equal0~1_combout ;
wire \control|sync1|LessThan0~1_combout ;
wire \control|sync1|Add0~34 ;
wire \control|sync1|Add0~37_sumout ;
wire \control|sync1|Add0~38 ;
wire \control|sync1|Add0~29_sumout ;
wire \control|sync1|Add0~30 ;
wire \control|sync1|Add0~25_sumout ;
wire \control|sync1|Add0~26 ;
wire \control|sync1|Add0~21_sumout ;
wire \control|sync1|Add0~22 ;
wire \control|sync1|Add0~1_sumout ;
wire \control|sync1|Add0~2 ;
wire \control|sync1|Add0~9_sumout ;
wire \control|sync1|Equal0~0_combout ;
wire \control|sync1|Equal0~2_combout ;
wire \control|sync1|sy[4]~DUPLICATE_q ;
wire \control|sync1|Add1~30 ;
wire \control|sync1|Add1~25_sumout ;
wire \control|sync1|Add1~26 ;
wire \control|sync1|Add1~21_sumout ;
wire \control|sync1|Add1~22 ;
wire \control|sync1|Add1~37_sumout ;
wire \control|sync1|LessThan1~0_combout ;
wire \control|sync1|Add1~38 ;
wire \control|sync1|Add1~33_sumout ;
wire \control|sync1|Add1~34 ;
wire \control|sync1|Add1~1_sumout ;
wire \control|sync1|sy[1]~DUPLICATE_q ;
wire \control|sync1|t1|LessThan3~0_combout ;
wire \control|sync1|LessThan1~1_combout ;
wire \control|sync1|sy[0]~DUPLICATE_q ;
wire \control|sync1|Add1~18 ;
wire \control|sync1|Add1~13_sumout ;
wire \control|sync1|sy[1]~feeder_combout ;
wire \control|sync1|Add1~14 ;
wire \control|sync1|Add1~9_sumout ;
wire \control|sync1|sy[2]~DUPLICATE_q ;
wire \control|sync1|Add1~10 ;
wire \control|sync1|Add1~5_sumout ;
wire \control|sync1|out_R~0_combout ;
wire \control|sync1|out_R~1_combout ;
wire \control|sync1|LessThan7~0_combout ;
wire \control|sync1|LessThan11~0_combout ;
wire \control|sync1|always2~3_combout ;
wire \control|sync1|LessThan16~0_combout ;
wire \control|sync1|LessThan9~0_combout ;
wire \control|sync1|always2~1_combout ;
wire \control|sync1|always2~0_combout ;
wire \control|sync1|always2~13_combout ;
wire \control|sync1|always2~11_combout ;
wire \control|sync1|always2~12_combout ;
wire \control|sync1|always2~16_combout ;
wire \control|sync1|always2~14_combout ;
wire \control|sync1|always2~15_combout ;
wire \control|sync1|color_R~0_combout ;
wire \control|sync1|color_R~1_combout ;
wire \control|sync1|t1|LessThan0~0_combout ;
wire \control|sync1|t20|pixel~0_combout ;
wire \control|sync1|t11|pixel~0_combout ;
wire \control|sync1|sy[0]~_wirecell_combout ;
wire \control|sync1|t11|Add4~34_cout ;
wire \control|sync1|t11|Add4~1_sumout ;
wire \control|sync1|t11|Add4~2 ;
wire \control|sync1|t11|Add4~5_sumout ;
wire \control|sync1|t11|Add4~6 ;
wire \control|sync1|t11|Add4~9_sumout ;
wire \control|sync1|t11|Add4~10 ;
wire \control|sync1|t11|Add4~13_sumout ;
wire \control|sync1|t11|Add4~14 ;
wire \control|sync1|t11|Add4~17_sumout ;
wire \control|sync1|t11|Add4~18 ;
wire \control|sync1|t11|Add4~21_sumout ;
wire \control|sync1|t11|Add4~22 ;
wire \control|sync1|t11|Add4~25_sumout ;
wire \control|sync1|t11|Add4~26 ;
wire \control|sync1|t11|Add4~29_sumout ;
wire \control|sync1|t11|Add4~30 ;
wire \control|sync1|t11|Add4~37_sumout ;
wire \control|sync1|t20|Add0~30 ;
wire \control|sync1|t20|Add0~22 ;
wire \control|sync1|t20|Add0~9_sumout ;
wire \control|sync1|t20|Add0~10 ;
wire \control|sync1|t20|Add0~13_sumout ;
wire \control|sync1|t20|Add0~29_sumout ;
wire \control|sync1|t20|Add0~21_sumout ;
wire \control|sync1|t20|WideOr0~combout ;
wire \control|sync1|t20|Add0~14 ;
wire \control|sync1|t20|Add0~6 ;
wire \control|sync1|t20|Add0~2 ;
wire \control|sync1|t20|Add0~18 ;
wire \control|sync1|t20|Add0~38_cout ;
wire \control|sync1|t20|Add0~34_cout ;
wire \control|sync1|t20|Add0~25_sumout ;
wire \control|sync1|t20|Add1~22_cout ;
wire \control|sync1|t20|Add1~10 ;
wire \control|sync1|t20|Add1~13_sumout ;
wire \control|sync1|t20|Add0~5_sumout ;
wire \control|sync1|t20|Add0~1_sumout ;
wire \control|sync1|t20|Add1~14 ;
wire \control|sync1|t20|Add1~6 ;
wire \control|sync1|t20|Add1~17_sumout ;
wire \control|sync1|t20|Add1~9_sumout ;
wire \control|sync1|t20|Add2~0_combout ;
wire \control|sync1|t20|Add0~17_sumout ;
wire \control|sync1|t20|Add1~18 ;
wire \control|sync1|t20|Add1~1_sumout ;
wire \control|sync1|t20|Add1~5_sumout ;
wire \control|sync1|t20|Mux2~0_combout ;
wire \control|sync1|t11|Add5~1_sumout ;
wire \control|sync1|t11|Add4~38 ;
wire \control|sync1|t11|Add4~41_sumout ;
wire \control|sync1|t11|Add5~2 ;
wire \control|sync1|t11|Add5~5_sumout ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t11|Mux8~4_combout ;
wire \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t11|Mux8~0_combout ;
wire \control|sync1|t11|pixel~1_combout ;
wire \control|sync1|t11|pixel~q ;
wire \control|sync1|t10|pixel~0_combout ;
wire \control|sync1|t10|Add4~34_cout ;
wire \control|sync1|t10|Add4~1_sumout ;
wire \control|sync1|t10|Add4~2 ;
wire \control|sync1|t10|Add4~5_sumout ;
wire \control|sync1|t10|Add4~6 ;
wire \control|sync1|t10|Add4~9_sumout ;
wire \control|sync1|t10|Add4~10 ;
wire \control|sync1|t10|Add4~13_sumout ;
wire \control|sync1|t10|Add4~14 ;
wire \control|sync1|t10|Add4~17_sumout ;
wire \control|sync1|t10|Add4~18 ;
wire \control|sync1|t10|Add4~21_sumout ;
wire \control|sync1|t10|Add4~22 ;
wire \control|sync1|t10|Add4~25_sumout ;
wire \control|sync1|t10|Add4~26 ;
wire \control|sync1|t10|Add4~29_sumout ;
wire \control|sync1|t10|Add4~30 ;
wire \control|sync1|t10|Add4~37_sumout ;
wire \control|sync1|t10|Add5~1_sumout ;
wire \control|sync1|t10|Add4~38 ;
wire \control|sync1|t10|Add4~41_sumout ;
wire \control|sync1|t10|Add5~2 ;
wire \control|sync1|t10|Add5~5_sumout ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t10|Mux8~4_combout ;
wire \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t10|Mux8~0_combout ;
wire \control|sync1|t10|pixel~1_combout ;
wire \control|sync1|t10|pixel~q ;
wire \control|sync1|t12|LessThan3~0_combout ;
wire \control|sync1|t8|pixel~0_combout ;
wire \control|sync1|t8|Add4~34_cout ;
wire \control|sync1|t8|Add4~1_sumout ;
wire \control|sync1|t8|Add4~2 ;
wire \control|sync1|t8|Add4~5_sumout ;
wire \control|sync1|t8|Add4~6 ;
wire \control|sync1|t8|Add4~9_sumout ;
wire \control|sync1|t8|Add4~10 ;
wire \control|sync1|t8|Add4~13_sumout ;
wire \control|sync1|t8|Add4~14 ;
wire \control|sync1|t8|Add4~17_sumout ;
wire \control|sync1|t8|Add4~18 ;
wire \control|sync1|t8|Add4~21_sumout ;
wire \control|sync1|t8|Add4~22 ;
wire \control|sync1|t8|Add4~25_sumout ;
wire \control|sync1|t8|Add4~26 ;
wire \control|sync1|t8|Add4~29_sumout ;
wire \control|sync1|t8|Add4~30 ;
wire \control|sync1|t8|Add4~37_sumout ;
wire \control|sync1|t8|Add5~1_sumout ;
wire \control|sync1|t8|Add4~38 ;
wire \control|sync1|t8|Add4~41_sumout ;
wire \control|sync1|t8|Add5~2 ;
wire \control|sync1|t8|Add5~5_sumout ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t8|Mux8~4_combout ;
wire \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t8|Mux8~0_combout ;
wire \control|sync1|t8|pixel~1_combout ;
wire \control|sync1|t8|pixel~q ;
wire \control|sync1|t12|pixel~0_combout ;
wire \control|sync1|t12|Add4~34_cout ;
wire \control|sync1|t12|Add4~1_sumout ;
wire \control|sync1|t12|Add4~2 ;
wire \control|sync1|t12|Add4~5_sumout ;
wire \control|sync1|t12|Add4~6 ;
wire \control|sync1|t12|Add4~9_sumout ;
wire \control|sync1|t12|Add4~10 ;
wire \control|sync1|t12|Add4~13_sumout ;
wire \control|sync1|t12|Add4~14 ;
wire \control|sync1|t12|Add4~17_sumout ;
wire \control|sync1|t12|Add4~18 ;
wire \control|sync1|t12|Add4~21_sumout ;
wire \control|sync1|t12|Add4~22 ;
wire \control|sync1|t12|Add4~25_sumout ;
wire \control|sync1|t12|Add4~26 ;
wire \control|sync1|t12|Add4~29_sumout ;
wire \control|sync1|t12|Add4~30 ;
wire \control|sync1|t12|Add4~37_sumout ;
wire \control|sync1|t12|Add5~1_sumout ;
wire \control|sync1|t12|Add4~38 ;
wire \control|sync1|t12|Add4~41_sumout ;
wire \control|sync1|t12|Add5~2 ;
wire \control|sync1|t12|Add5~5_sumout ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t12|Mux8~4_combout ;
wire \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t12|Mux8~0_combout ;
wire \control|sync1|t12|pixel~1_combout ;
wire \control|sync1|t12|pixel~q ;
wire \control|sync1|t3|LessThan2~0_combout ;
wire \control|sync1|t7|pixel~0_combout ;
wire \control|sync1|t7|Add4~34_cout ;
wire \control|sync1|t7|Add4~1_sumout ;
wire \control|sync1|t7|Add4~2 ;
wire \control|sync1|t7|Add4~5_sumout ;
wire \control|sync1|t7|Add4~6 ;
wire \control|sync1|t7|Add4~9_sumout ;
wire \control|sync1|t7|Add4~10 ;
wire \control|sync1|t7|Add4~13_sumout ;
wire \control|sync1|t7|Add4~14 ;
wire \control|sync1|t7|Add4~17_sumout ;
wire \control|sync1|t7|Add4~18 ;
wire \control|sync1|t7|Add4~21_sumout ;
wire \control|sync1|t7|Add4~22 ;
wire \control|sync1|t7|Add4~25_sumout ;
wire \control|sync1|t7|Add4~26 ;
wire \control|sync1|t7|Add4~29_sumout ;
wire \control|sync1|t7|Add4~30 ;
wire \control|sync1|t7|Add4~37_sumout ;
wire \control|sync1|t7|Add5~1_sumout ;
wire \control|sync1|t7|Add4~38 ;
wire \control|sync1|t7|Add4~41_sumout ;
wire \control|sync1|t7|Add5~2 ;
wire \control|sync1|t7|Add5~5_sumout ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t7|Mux8~4_combout ;
wire \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t7|Mux8~0_combout ;
wire \control|sync1|t7|pixel~1_combout ;
wire \control|sync1|t7|pixel~q ;
wire \control|sync1|t9|pixel~0_combout ;
wire \control|sync1|t9|Add4~34_cout ;
wire \control|sync1|t9|Add4~1_sumout ;
wire \control|sync1|t9|Add4~2 ;
wire \control|sync1|t9|Add4~5_sumout ;
wire \control|sync1|t9|Add4~6 ;
wire \control|sync1|t9|Add4~9_sumout ;
wire \control|sync1|t9|Add4~10 ;
wire \control|sync1|t9|Add4~13_sumout ;
wire \control|sync1|t9|Add4~14 ;
wire \control|sync1|t9|Add4~17_sumout ;
wire \control|sync1|t9|Add4~18 ;
wire \control|sync1|t9|Add4~21_sumout ;
wire \control|sync1|t9|Add4~22 ;
wire \control|sync1|t9|Add4~25_sumout ;
wire \control|sync1|t9|Add4~26 ;
wire \control|sync1|t9|Add4~29_sumout ;
wire \control|sync1|t9|Add4~30 ;
wire \control|sync1|t9|Add4~37_sumout ;
wire \control|sync1|t9|Add5~1_sumout ;
wire \control|sync1|t9|Add4~38 ;
wire \control|sync1|t9|Add4~41_sumout ;
wire \control|sync1|t9|Add5~2 ;
wire \control|sync1|t9|Add5~5_sumout ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t9|Mux8~4_combout ;
wire \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t9|Mux8~0_combout ;
wire \control|sync1|t9|pixel~1_combout ;
wire \control|sync1|t9|pixel~q ;
wire \control|sync1|always2~9_combout ;
wire \control|sync1|t20|pixel~1_combout ;
wire \control|sync1|t20|Add4~34_cout ;
wire \control|sync1|t20|Add4~1_sumout ;
wire \control|sync1|t20|Add4~2 ;
wire \control|sync1|t20|Add4~5_sumout ;
wire \control|sync1|t20|Add4~6 ;
wire \control|sync1|t20|Add4~9_sumout ;
wire \control|sync1|t20|Add4~10 ;
wire \control|sync1|t20|Add4~13_sumout ;
wire \control|sync1|t20|Add4~14 ;
wire \control|sync1|t20|Add4~17_sumout ;
wire \control|sync1|t20|Add4~18 ;
wire \control|sync1|t20|Add4~21_sumout ;
wire \control|sync1|t20|Add4~22 ;
wire \control|sync1|t20|Add4~25_sumout ;
wire \control|sync1|t20|Add4~26 ;
wire \control|sync1|t20|Add4~29_sumout ;
wire \control|sync1|t20|Add4~30 ;
wire \control|sync1|t20|Add4~37_sumout ;
wire \control|sync1|t20|Add5~1_sumout ;
wire \control|sync1|t20|Add4~38 ;
wire \control|sync1|t20|Add4~41_sumout ;
wire \control|sync1|t20|Add5~2 ;
wire \control|sync1|t20|Add5~5_sumout ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t20|Mux8~4_combout ;
wire \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t20|Mux8~0_combout ;
wire \control|sync1|t20|pixel~2_combout ;
wire \control|sync1|t20|pixel~q ;
wire \control|sync1|t19|Add4~34_cout ;
wire \control|sync1|t19|Add4~1_sumout ;
wire \control|sync1|t19|Add4~2 ;
wire \control|sync1|t19|Add4~5_sumout ;
wire \control|sync1|t19|Add4~6 ;
wire \control|sync1|t19|Add4~9_sumout ;
wire \control|sync1|t19|Add4~10 ;
wire \control|sync1|t19|Add4~13_sumout ;
wire \control|sync1|t19|Add4~14 ;
wire \control|sync1|t19|Add4~17_sumout ;
wire \control|sync1|t19|Add4~18 ;
wire \control|sync1|t19|Add4~21_sumout ;
wire \control|sync1|t19|Add4~22 ;
wire \control|sync1|t19|Add4~25_sumout ;
wire \control|sync1|t19|Add4~26 ;
wire \control|sync1|t19|Add4~29_sumout ;
wire \control|sync1|t19|Add4~30 ;
wire \control|sync1|t19|Add4~37_sumout ;
wire \control|sync1|t19|Add5~1_sumout ;
wire \control|sync1|t19|Add4~38 ;
wire \control|sync1|t19|Add4~41_sumout ;
wire \control|sync1|t19|Add5~2 ;
wire \control|sync1|t19|Add5~5_sumout ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t19|Mux8~4_combout ;
wire \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t19|Mux8~0_combout ;
wire \control|sync1|t19|pixel~0_combout ;
wire \control|sync1|t19|pixel~1_combout ;
wire \control|sync1|t19|pixel~q ;
wire \control|sync1|always2~6_combout ;
wire \control|sync1|t3|pixel~0_combout ;
wire \control|sync1|t3|Add4~34_cout ;
wire \control|sync1|t3|Add4~1_sumout ;
wire \control|sync1|t3|Add4~2 ;
wire \control|sync1|t3|Add4~5_sumout ;
wire \control|sync1|t3|Add4~6 ;
wire \control|sync1|t3|Add4~9_sumout ;
wire \control|sync1|t3|Add4~10 ;
wire \control|sync1|t3|Add4~13_sumout ;
wire \control|sync1|t3|Add4~14 ;
wire \control|sync1|t3|Add4~17_sumout ;
wire \control|sync1|t3|Add4~18 ;
wire \control|sync1|t3|Add4~21_sumout ;
wire \control|sync1|t3|Add4~22 ;
wire \control|sync1|t3|Add4~25_sumout ;
wire \control|sync1|t3|Add4~26 ;
wire \control|sync1|t3|Add4~29_sumout ;
wire \control|sync1|t3|Add4~30 ;
wire \control|sync1|t3|Add4~37_sumout ;
wire \control|sync1|t3|Add5~1_sumout ;
wire \control|sync1|t3|Add4~38 ;
wire \control|sync1|t3|Add4~41_sumout ;
wire \control|sync1|t3|Add5~2 ;
wire \control|sync1|t3|Add5~5_sumout ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t3|Mux8~4_combout ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t3|Mux8~0_combout ;
wire \control|sync1|t3|pixel~1_combout ;
wire \control|sync1|t3|pixel~q ;
wire \control|sync1|LessThan1~2_combout ;
wire \control|sync1|t6|pixel~0_combout ;
wire \control|sync1|t6|Add4~34_cout ;
wire \control|sync1|t6|Add4~1_sumout ;
wire \control|sync1|t6|Add4~2 ;
wire \control|sync1|t6|Add4~5_sumout ;
wire \control|sync1|t6|Add4~6 ;
wire \control|sync1|t6|Add4~9_sumout ;
wire \control|sync1|t6|Add4~10 ;
wire \control|sync1|t6|Add4~13_sumout ;
wire \control|sync1|t6|Add4~14 ;
wire \control|sync1|t6|Add4~17_sumout ;
wire \control|sync1|t6|Add4~18 ;
wire \control|sync1|t6|Add4~21_sumout ;
wire \control|sync1|t6|Add4~22 ;
wire \control|sync1|t6|Add4~25_sumout ;
wire \control|sync1|t6|Add4~26 ;
wire \control|sync1|t6|Add4~29_sumout ;
wire \control|sync1|t6|Add4~30 ;
wire \control|sync1|t6|Add4~37_sumout ;
wire \control|sync1|t6|Add5~1_sumout ;
wire \control|sync1|t6|Add4~38 ;
wire \control|sync1|t6|Add4~41_sumout ;
wire \control|sync1|t6|Add5~2 ;
wire \control|sync1|t6|Add5~5_sumout ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t6|Mux8~4_combout ;
wire \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t6|Mux8~0_combout ;
wire \control|sync1|t6|pixel~1_combout ;
wire \control|sync1|t6|pixel~q ;
wire \control|sync1|t5|Add4~34_cout ;
wire \control|sync1|t5|Add4~1_sumout ;
wire \control|sync1|t5|Add4~2 ;
wire \control|sync1|t5|Add4~5_sumout ;
wire \control|sync1|t5|Add4~6 ;
wire \control|sync1|t5|Add4~9_sumout ;
wire \control|sync1|t5|Add4~10 ;
wire \control|sync1|t5|Add4~13_sumout ;
wire \control|sync1|t5|Add4~14 ;
wire \control|sync1|t5|Add4~17_sumout ;
wire \control|sync1|t5|Add4~18 ;
wire \control|sync1|t5|Add4~21_sumout ;
wire \control|sync1|t5|Add4~22 ;
wire \control|sync1|t5|Add4~25_sumout ;
wire \control|sync1|t5|Add4~26 ;
wire \control|sync1|t5|Add4~29_sumout ;
wire \control|sync1|t5|Add4~30 ;
wire \control|sync1|t5|Add4~37_sumout ;
wire \control|sync1|t5|Add5~1_sumout ;
wire \control|sync1|t5|Add4~38 ;
wire \control|sync1|t5|Add4~41_sumout ;
wire \control|sync1|t5|Add5~2 ;
wire \control|sync1|t5|Add5~5_sumout ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t5|Mux8~4_combout ;
wire \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t5|Mux8~0_combout ;
wire \control|sync1|t5|pixel~0_combout ;
wire \control|sync1|t5|pixel~1_combout ;
wire \control|sync1|t5|pixel~q ;
wire \control|sync1|t4|pixel~0_combout ;
wire \control|sync1|t4|Add4~34_cout ;
wire \control|sync1|t4|Add4~1_sumout ;
wire \control|sync1|t4|Add4~2 ;
wire \control|sync1|t4|Add4~5_sumout ;
wire \control|sync1|t4|Add4~6 ;
wire \control|sync1|t4|Add4~9_sumout ;
wire \control|sync1|t4|Add4~10 ;
wire \control|sync1|t4|Add4~13_sumout ;
wire \control|sync1|t4|Add4~14 ;
wire \control|sync1|t4|Add4~17_sumout ;
wire \control|sync1|t4|Add4~18 ;
wire \control|sync1|t4|Add4~21_sumout ;
wire \control|sync1|t4|Add4~22 ;
wire \control|sync1|t4|Add4~25_sumout ;
wire \control|sync1|t4|Add4~26 ;
wire \control|sync1|t4|Add4~29_sumout ;
wire \control|sync1|t4|Add4~30 ;
wire \control|sync1|t4|Add4~37_sumout ;
wire \control|sync1|t4|Add5~1_sumout ;
wire \control|sync1|t4|Add4~38 ;
wire \control|sync1|t4|Add4~41_sumout ;
wire \control|sync1|t4|Add5~2 ;
wire \control|sync1|t4|Add5~5_sumout ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t4|Mux8~4_combout ;
wire \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t4|Mux8~0_combout ;
wire \control|sync1|t4|pixel~1_combout ;
wire \control|sync1|t4|pixel~q ;
wire \control|sync1|t2|pixel~0_combout ;
wire \control|sync1|t2|Add4~34_cout ;
wire \control|sync1|t2|Add4~1_sumout ;
wire \control|sync1|t2|Add4~2 ;
wire \control|sync1|t2|Add4~5_sumout ;
wire \control|sync1|t2|Add4~6 ;
wire \control|sync1|t2|Add4~9_sumout ;
wire \control|sync1|t2|Add4~10 ;
wire \control|sync1|t2|Add4~13_sumout ;
wire \control|sync1|t2|Add4~14 ;
wire \control|sync1|t2|Add4~17_sumout ;
wire \control|sync1|t2|Add4~18 ;
wire \control|sync1|t2|Add4~21_sumout ;
wire \control|sync1|t2|Add4~22 ;
wire \control|sync1|t2|Add4~25_sumout ;
wire \control|sync1|t2|Add4~26 ;
wire \control|sync1|t2|Add4~29_sumout ;
wire \control|sync1|t2|Add4~30 ;
wire \control|sync1|t2|Add4~37_sumout ;
wire \control|sync1|t2|Add5~1_sumout ;
wire \control|sync1|t2|Add4~38 ;
wire \control|sync1|t2|Add4~41_sumout ;
wire \control|sync1|t2|Add5~2 ;
wire \control|sync1|t2|Add5~5_sumout ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t2|Mux8~4_combout ;
wire \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t2|Mux8~0_combout ;
wire \control|sync1|t2|pixel~1_combout ;
wire \control|sync1|t2|pixel~q ;
wire \control|sync1|t1|pixel~0_combout ;
wire \control|sync1|t1|Add4~42_cout ;
wire \control|sync1|t1|Add4~43 ;
wire \control|sync1|t1|Add4~1_sumout ;
wire \control|sync1|t1|Add4~2 ;
wire \control|sync1|t1|Add4~3 ;
wire \control|sync1|t1|Add4~5_sumout ;
wire \control|sync1|t1|Add4~6 ;
wire \control|sync1|t1|Add4~7 ;
wire \control|sync1|t1|Add4~9_sumout ;
wire \control|sync1|t1|Mux7~0_combout ;
wire \control|sync1|t1|Add4~10 ;
wire \control|sync1|t1|Add4~11 ;
wire \control|sync1|t1|Add4~13_sumout ;
wire \control|sync1|t1|Mux6~0_combout ;
wire \control|sync1|t1|Add4~14 ;
wire \control|sync1|t1|Add4~15 ;
wire \control|sync1|t1|Add4~17_sumout ;
wire \control|sync1|t1|Mux5~0_combout ;
wire \control|sync1|t1|Add4~18 ;
wire \control|sync1|t1|Add4~19 ;
wire \control|sync1|t1|Add4~21_sumout ;
wire \control|sync1|t1|Mux4~0_combout ;
wire \control|sync1|t1|Add4~22 ;
wire \control|sync1|t1|Add4~23 ;
wire \control|sync1|t1|Add4~25_sumout ;
wire \control|sync1|t1|Mux3~0_combout ;
wire \control|sync1|t1|Add4~26 ;
wire \control|sync1|t1|Add4~27 ;
wire \control|sync1|t1|Add4~29_sumout ;
wire \control|sync1|t1|Mux2~0_combout ;
wire \control|sync1|t1|Add4~30 ;
wire \control|sync1|t1|Add4~31 ;
wire \control|sync1|t1|Add4~33_sumout ;
wire \control|sync1|t1|Add4~34 ;
wire \control|sync1|t1|Add4~35 ;
wire \control|sync1|t1|Add4~37_sumout ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t1|Mux8~4_combout ;
wire \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t1|Mux8~0_combout ;
wire \control|sync1|t1|pixel~1_combout ;
wire \control|sync1|t1|pixel~q ;
wire \control|sync1|always2~8_combout ;
wire \control|sync1|t13|pixel~0_combout ;
wire \control|sync1|t13|Add4~34_cout ;
wire \control|sync1|t13|Add4~1_sumout ;
wire \control|sync1|t13|Add4~2 ;
wire \control|sync1|t13|Add4~5_sumout ;
wire \control|sync1|t13|Add4~6 ;
wire \control|sync1|t13|Add4~9_sumout ;
wire \control|sync1|t13|Add4~10 ;
wire \control|sync1|t13|Add4~13_sumout ;
wire \control|sync1|t13|Add4~14 ;
wire \control|sync1|t13|Add4~17_sumout ;
wire \control|sync1|t13|Add4~18 ;
wire \control|sync1|t13|Add4~21_sumout ;
wire \control|sync1|t13|Add4~22 ;
wire \control|sync1|t13|Add4~25_sumout ;
wire \control|sync1|t13|Add4~26 ;
wire \control|sync1|t13|Add4~29_sumout ;
wire \control|sync1|t13|Add4~30 ;
wire \control|sync1|t13|Add4~37_sumout ;
wire \control|sync1|t13|Add5~1_sumout ;
wire \control|sync1|t13|Add4~38 ;
wire \control|sync1|t13|Add4~41_sumout ;
wire \control|sync1|t13|Add5~2 ;
wire \control|sync1|t13|Add5~5_sumout ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t13|Mux8~4_combout ;
wire \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t13|Mux8~0_combout ;
wire \control|sync1|t13|pixel~1_combout ;
wire \control|sync1|t13|pixel~q ;
wire \control|sync1|t16|pixel~0_combout ;
wire \control|sync1|t16|Add4~34_cout ;
wire \control|sync1|t16|Add4~1_sumout ;
wire \control|sync1|t16|Add4~2 ;
wire \control|sync1|t16|Add4~5_sumout ;
wire \control|sync1|t16|Add4~6 ;
wire \control|sync1|t16|Add4~9_sumout ;
wire \control|sync1|t16|Add4~10 ;
wire \control|sync1|t16|Add4~13_sumout ;
wire \control|sync1|t16|Add4~14 ;
wire \control|sync1|t16|Add4~17_sumout ;
wire \control|sync1|t16|Add4~18 ;
wire \control|sync1|t16|Add4~21_sumout ;
wire \control|sync1|t16|Add4~22 ;
wire \control|sync1|t16|Add4~25_sumout ;
wire \control|sync1|t16|Add4~26 ;
wire \control|sync1|t16|Add4~29_sumout ;
wire \control|sync1|t16|Add4~30 ;
wire \control|sync1|t16|Add4~37_sumout ;
wire \control|sync1|t16|Add5~1_sumout ;
wire \control|sync1|t16|Add4~38 ;
wire \control|sync1|t16|Add4~41_sumout ;
wire \control|sync1|t16|Add5~2 ;
wire \control|sync1|t16|Add5~5_sumout ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t16|Mux8~4_combout ;
wire \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t16|Mux8~0_combout ;
wire \control|sync1|t16|pixel~1_combout ;
wire \control|sync1|t16|pixel~q ;
wire \control|sync1|t14|Add4~34_cout ;
wire \control|sync1|t14|Add4~1_sumout ;
wire \control|sync1|t14|Add4~2 ;
wire \control|sync1|t14|Add4~5_sumout ;
wire \control|sync1|t14|Add4~6 ;
wire \control|sync1|t14|Add4~9_sumout ;
wire \control|sync1|t14|Add4~10 ;
wire \control|sync1|t14|Add4~13_sumout ;
wire \control|sync1|t14|Add4~14 ;
wire \control|sync1|t14|Add4~17_sumout ;
wire \control|sync1|t14|Add4~18 ;
wire \control|sync1|t14|Add4~21_sumout ;
wire \control|sync1|t14|Add4~22 ;
wire \control|sync1|t14|Add4~25_sumout ;
wire \control|sync1|t14|Add4~26 ;
wire \control|sync1|t14|Add4~29_sumout ;
wire \control|sync1|t14|Add4~30 ;
wire \control|sync1|t14|Add4~37_sumout ;
wire \control|sync1|t14|Add5~1_sumout ;
wire \control|sync1|t14|Add4~38 ;
wire \control|sync1|t14|Add4~41_sumout ;
wire \control|sync1|t14|Add5~2 ;
wire \control|sync1|t14|Add5~5_sumout ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t14|Mux8~4_combout ;
wire \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t14|Mux8~0_combout ;
wire \control|sync1|t14|pixel~0_combout ;
wire \control|sync1|t14|pixel~1_combout ;
wire \control|sync1|t14|pixel~q ;
wire \control|sync1|t15|pixel~0_combout ;
wire \control|sync1|t15|Add4~34_cout ;
wire \control|sync1|t15|Add4~1_sumout ;
wire \control|sync1|t15|Add4~2 ;
wire \control|sync1|t15|Add4~5_sumout ;
wire \control|sync1|t15|Add4~6 ;
wire \control|sync1|t15|Add4~9_sumout ;
wire \control|sync1|t15|Add4~10 ;
wire \control|sync1|t15|Add4~13_sumout ;
wire \control|sync1|t15|Add4~14 ;
wire \control|sync1|t15|Add4~17_sumout ;
wire \control|sync1|t15|Add4~18 ;
wire \control|sync1|t15|Add4~21_sumout ;
wire \control|sync1|t15|Add4~22 ;
wire \control|sync1|t15|Add4~25_sumout ;
wire \control|sync1|t15|Add4~26 ;
wire \control|sync1|t15|Add4~29_sumout ;
wire \control|sync1|t15|Add4~30 ;
wire \control|sync1|t15|Add4~37_sumout ;
wire \control|sync1|t15|Add5~1_sumout ;
wire \control|sync1|t15|Add4~38 ;
wire \control|sync1|t15|Add4~41_sumout ;
wire \control|sync1|t15|Add5~2 ;
wire \control|sync1|t15|Add5~5_sumout ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t15|Mux8~4_combout ;
wire \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t15|Mux8~0_combout ;
wire \control|sync1|t15|pixel~1_combout ;
wire \control|sync1|t15|pixel~q ;
wire \control|sync1|t18|pixel~0_combout ;
wire \control|sync1|t18|Add4~34_cout ;
wire \control|sync1|t18|Add4~1_sumout ;
wire \control|sync1|t18|Add4~2 ;
wire \control|sync1|t18|Add4~5_sumout ;
wire \control|sync1|t18|Add4~6 ;
wire \control|sync1|t18|Add4~9_sumout ;
wire \control|sync1|t18|Add4~10 ;
wire \control|sync1|t18|Add4~13_sumout ;
wire \control|sync1|t18|Add4~14 ;
wire \control|sync1|t18|Add4~17_sumout ;
wire \control|sync1|t18|Add4~18 ;
wire \control|sync1|t18|Add4~21_sumout ;
wire \control|sync1|t18|Add4~22 ;
wire \control|sync1|t18|Add4~25_sumout ;
wire \control|sync1|t18|Add4~26 ;
wire \control|sync1|t18|Add4~29_sumout ;
wire \control|sync1|t18|Add4~30 ;
wire \control|sync1|t18|Add4~37_sumout ;
wire \control|sync1|t18|Add5~1_sumout ;
wire \control|sync1|t18|Add4~38 ;
wire \control|sync1|t18|Add4~41_sumout ;
wire \control|sync1|t18|Add5~2 ;
wire \control|sync1|t18|Add5~5_sumout ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t18|Mux8~4_combout ;
wire \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t18|Mux8~0_combout ;
wire \control|sync1|t18|pixel~1_combout ;
wire \control|sync1|t18|pixel~q ;
wire \control|sync1|t17|pixel~0_combout ;
wire \control|sync1|t17|Add4~34_cout ;
wire \control|sync1|t17|Add4~1_sumout ;
wire \control|sync1|t17|Add4~2 ;
wire \control|sync1|t17|Add4~5_sumout ;
wire \control|sync1|t17|Add4~6 ;
wire \control|sync1|t17|Add4~9_sumout ;
wire \control|sync1|t17|Add4~10 ;
wire \control|sync1|t17|Add4~13_sumout ;
wire \control|sync1|t17|Add4~14 ;
wire \control|sync1|t17|Add4~17_sumout ;
wire \control|sync1|t17|Add4~18 ;
wire \control|sync1|t17|Add4~21_sumout ;
wire \control|sync1|t17|Add4~22 ;
wire \control|sync1|t17|Add4~25_sumout ;
wire \control|sync1|t17|Add4~26 ;
wire \control|sync1|t17|Add4~29_sumout ;
wire \control|sync1|t17|Add4~30 ;
wire \control|sync1|t17|Add4~37_sumout ;
wire \control|sync1|t17|Add5~1_sumout ;
wire \control|sync1|t17|Add4~38 ;
wire \control|sync1|t17|Add4~41_sumout ;
wire \control|sync1|t17|Add5~2 ;
wire \control|sync1|t17|Add5~5_sumout ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \control|sync1|t17|Mux8~4_combout ;
wire \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \control|sync1|t17|Mux8~0_combout ;
wire \control|sync1|t17|pixel~1_combout ;
wire \control|sync1|t17|pixel~q ;
wire \control|sync1|always2~7_combout ;
wire \control|sync1|always2~10_combout ;
wire \control|sync1|LessThan14~0_combout ;
wire \control|sync1|LessThan14~1_combout ;
wire \control|sync1|LessThan15~0_combout ;
wire \control|sync1|LessThan15~1_combout ;
wire \control|sync1|always2~18_combout ;
wire \control|sync1|always2~17_combout ;
wire \control|sync1|always2~19_combout ;
wire \control|sync1|LessThan17~0_combout ;
wire \control|sync1|always2~4_combout ;
wire \control|sync1|always2~2_combout ;
wire \control|sync1|always2~5_combout ;
wire \control|sync1|LessThan9~1_combout ;
wire \control|sync1|color_R~2_combout ;
wire \control|sync1|LessThan22~0_combout ;
wire \control|sync1|LessThan22~1_combout ;
wire \control|sync1|LessThan23~0_combout ;
wire \control|sync1|LessThan24~0_combout ;
wire \control|sync1|out_R~2_combout ;
wire \control|sync1|out_R[0]~3_combout ;
wire \control|sync1|color_R~3_combout ;
wire \control|sync1|color_R~4_combout ;
wire \control|sync1|out_R[7]~4_combout ;
wire \control|sync1|LessThan19~0_combout ;
wire \control|sync1|LessThan21~0_combout ;
wire [9:0] \control|sync1|sy ;
wire [9:0] \control|sync1|sx ;
wire [27:0] \control|cmh|counter ;
wire [7:0] \control|sync1|color_R ;

wire [4:0] \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R[0]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
defparam \R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R[1]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
defparam \R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R[2]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
defparam \R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R[3]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
defparam \R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R[4]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
defparam \R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R[5]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
defparam \R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R[6]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
defparam \R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R[7]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
defparam \R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G[0]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
defparam \G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G[1]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
defparam \G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G[2]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
defparam \G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G[3]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
defparam \G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G[4]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
defparam \G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G[5]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
defparam \G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G[6]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
defparam \G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G[7]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
defparam \G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B[0]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
defparam \B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B[1]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
defparam \B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B[2]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
defparam \B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B[3]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
defparam \B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B[4]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
defparam \B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B[5]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
defparam \B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B[6]~output (
	.i(\control|sync1|out_R[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
defparam \B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B[7]~output (
	.i(\control|sync1|out_R[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
defparam \B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\control|sync1|LessThan19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(!\control|sync1|LessThan21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\control|cmh|co~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N30
cyclonev_lcell_comb \control|cmh|Add0~57 (
// Equation(s):
// \control|cmh|Add0~57_sumout  = SUM(( \control|cmh|counter [0] ) + ( VCC ) + ( !VCC ))
// \control|cmh|Add0~58  = CARRY(( \control|cmh|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|cmh|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~57_sumout ),
	.cout(\control|cmh|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~57 .extended_lut = "off";
defparam \control|cmh|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \control|cmh|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N32
dffeas \control|cmh|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[0] .is_wysiwyg = "true";
defparam \control|cmh|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N33
cyclonev_lcell_comb \control|cmh|Add0~61 (
// Equation(s):
// \control|cmh|Add0~61_sumout  = SUM(( \control|cmh|counter [1] ) + ( GND ) + ( \control|cmh|Add0~58  ))
// \control|cmh|Add0~62  = CARRY(( \control|cmh|counter [1] ) + ( GND ) + ( \control|cmh|Add0~58  ))

	.dataa(!\control|cmh|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~61_sumout ),
	.cout(\control|cmh|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~61 .extended_lut = "off";
defparam \control|cmh|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N35
dffeas \control|cmh|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[1] .is_wysiwyg = "true";
defparam \control|cmh|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y66_N31
dffeas \control|cmh|counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y66_N59
dffeas \control|cmh|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[9] .is_wysiwyg = "true";
defparam \control|cmh|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N36
cyclonev_lcell_comb \control|cmh|Add0~53 (
// Equation(s):
// \control|cmh|Add0~53_sumout  = SUM(( \control|cmh|counter [2] ) + ( GND ) + ( \control|cmh|Add0~62  ))
// \control|cmh|Add0~54  = CARRY(( \control|cmh|counter [2] ) + ( GND ) + ( \control|cmh|Add0~62  ))

	.dataa(!\control|cmh|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~53_sumout ),
	.cout(\control|cmh|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~53 .extended_lut = "off";
defparam \control|cmh|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N38
dffeas \control|cmh|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[2] .is_wysiwyg = "true";
defparam \control|cmh|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N39
cyclonev_lcell_comb \control|cmh|Add0~49 (
// Equation(s):
// \control|cmh|Add0~49_sumout  = SUM(( \control|cmh|counter [3] ) + ( GND ) + ( \control|cmh|Add0~54  ))
// \control|cmh|Add0~50  = CARRY(( \control|cmh|counter [3] ) + ( GND ) + ( \control|cmh|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|cmh|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~49_sumout ),
	.cout(\control|cmh|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~49 .extended_lut = "off";
defparam \control|cmh|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|cmh|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N40
dffeas \control|cmh|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[3] .is_wysiwyg = "true";
defparam \control|cmh|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N42
cyclonev_lcell_comb \control|cmh|Add0~1 (
// Equation(s):
// \control|cmh|Add0~1_sumout  = SUM(( \control|cmh|counter [4] ) + ( GND ) + ( \control|cmh|Add0~50  ))
// \control|cmh|Add0~2  = CARRY(( \control|cmh|counter [4] ) + ( GND ) + ( \control|cmh|Add0~50  ))

	.dataa(gnd),
	.datab(!\control|cmh|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~1_sumout ),
	.cout(\control|cmh|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~1 .extended_lut = "off";
defparam \control|cmh|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \control|cmh|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N44
dffeas \control|cmh|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[4] .is_wysiwyg = "true";
defparam \control|cmh|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N45
cyclonev_lcell_comb \control|cmh|Add0~45 (
// Equation(s):
// \control|cmh|Add0~45_sumout  = SUM(( \control|cmh|counter [5] ) + ( GND ) + ( \control|cmh|Add0~2  ))
// \control|cmh|Add0~46  = CARRY(( \control|cmh|counter [5] ) + ( GND ) + ( \control|cmh|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|cmh|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~45_sumout ),
	.cout(\control|cmh|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~45 .extended_lut = "off";
defparam \control|cmh|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|cmh|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N46
dffeas \control|cmh|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[5] .is_wysiwyg = "true";
defparam \control|cmh|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N48
cyclonev_lcell_comb \control|cmh|Add0~41 (
// Equation(s):
// \control|cmh|Add0~41_sumout  = SUM(( \control|cmh|counter [6] ) + ( GND ) + ( \control|cmh|Add0~46  ))
// \control|cmh|Add0~42  = CARRY(( \control|cmh|counter [6] ) + ( GND ) + ( \control|cmh|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|cmh|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~41_sumout ),
	.cout(\control|cmh|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~41 .extended_lut = "off";
defparam \control|cmh|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|cmh|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N50
dffeas \control|cmh|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[6] .is_wysiwyg = "true";
defparam \control|cmh|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N51
cyclonev_lcell_comb \control|cmh|Add0~37 (
// Equation(s):
// \control|cmh|Add0~37_sumout  = SUM(( \control|cmh|counter [7] ) + ( GND ) + ( \control|cmh|Add0~42  ))
// \control|cmh|Add0~38  = CARRY(( \control|cmh|counter [7] ) + ( GND ) + ( \control|cmh|Add0~42  ))

	.dataa(!\control|cmh|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~37_sumout ),
	.cout(\control|cmh|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~37 .extended_lut = "off";
defparam \control|cmh|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N53
dffeas \control|cmh|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[7] .is_wysiwyg = "true";
defparam \control|cmh|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N54
cyclonev_lcell_comb \control|cmh|Add0~29 (
// Equation(s):
// \control|cmh|Add0~29_sumout  = SUM(( \control|cmh|counter [8] ) + ( GND ) + ( \control|cmh|Add0~38  ))
// \control|cmh|Add0~30  = CARRY(( \control|cmh|counter [8] ) + ( GND ) + ( \control|cmh|Add0~38  ))

	.dataa(!\control|cmh|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~29_sumout ),
	.cout(\control|cmh|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~29 .extended_lut = "off";
defparam \control|cmh|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N56
dffeas \control|cmh|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[8] .is_wysiwyg = "true";
defparam \control|cmh|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N57
cyclonev_lcell_comb \control|cmh|Add0~65 (
// Equation(s):
// \control|cmh|Add0~65_sumout  = SUM(( \control|cmh|counter [9] ) + ( GND ) + ( \control|cmh|Add0~30  ))
// \control|cmh|Add0~66  = CARRY(( \control|cmh|counter [9] ) + ( GND ) + ( \control|cmh|Add0~30  ))

	.dataa(gnd),
	.datab(!\control|cmh|counter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~65_sumout ),
	.cout(\control|cmh|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~65 .extended_lut = "off";
defparam \control|cmh|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \control|cmh|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N58
dffeas \control|cmh|counter[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N0
cyclonev_lcell_comb \control|cmh|Add0~25 (
// Equation(s):
// \control|cmh|Add0~25_sumout  = SUM(( \control|cmh|counter [10] ) + ( GND ) + ( \control|cmh|Add0~66  ))
// \control|cmh|Add0~26  = CARRY(( \control|cmh|counter [10] ) + ( GND ) + ( \control|cmh|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|cmh|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~25_sumout ),
	.cout(\control|cmh|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~25 .extended_lut = "off";
defparam \control|cmh|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|cmh|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N1
dffeas \control|cmh|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[10] .is_wysiwyg = "true";
defparam \control|cmh|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N3
cyclonev_lcell_comb \control|cmh|Add0~21 (
// Equation(s):
// \control|cmh|Add0~21_sumout  = SUM(( \control|cmh|counter [11] ) + ( GND ) + ( \control|cmh|Add0~26  ))
// \control|cmh|Add0~22  = CARRY(( \control|cmh|counter [11] ) + ( GND ) + ( \control|cmh|Add0~26  ))

	.dataa(!\control|cmh|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~21_sumout ),
	.cout(\control|cmh|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~21 .extended_lut = "off";
defparam \control|cmh|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N5
dffeas \control|cmh|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[11] .is_wysiwyg = "true";
defparam \control|cmh|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N6
cyclonev_lcell_comb \control|cmh|Add0~17 (
// Equation(s):
// \control|cmh|Add0~17_sumout  = SUM(( \control|cmh|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~22  ))
// \control|cmh|Add0~18  = CARRY(( \control|cmh|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~22  ))

	.dataa(gnd),
	.datab(!\control|cmh|counter[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~17_sumout ),
	.cout(\control|cmh|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~17 .extended_lut = "off";
defparam \control|cmh|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \control|cmh|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N8
dffeas \control|cmh|counter[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N9
cyclonev_lcell_comb \control|cmh|Add0~13 (
// Equation(s):
// \control|cmh|Add0~13_sumout  = SUM(( \control|cmh|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~18  ))
// \control|cmh|Add0~14  = CARRY(( \control|cmh|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~18  ))

	.dataa(!\control|cmh|counter[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~13_sumout ),
	.cout(\control|cmh|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~13 .extended_lut = "off";
defparam \control|cmh|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N10
dffeas \control|cmh|counter[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N12
cyclonev_lcell_comb \control|cmh|Add0~9 (
// Equation(s):
// \control|cmh|Add0~9_sumout  = SUM(( \control|cmh|counter[14]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~14  ))
// \control|cmh|Add0~10  = CARRY(( \control|cmh|counter[14]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~14  ))

	.dataa(gnd),
	.datab(!\control|cmh|counter[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~9_sumout ),
	.cout(\control|cmh|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~9 .extended_lut = "off";
defparam \control|cmh|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \control|cmh|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N14
dffeas \control|cmh|counter[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N15
cyclonev_lcell_comb \control|cmh|Add0~5 (
// Equation(s):
// \control|cmh|Add0~5_sumout  = SUM(( \control|cmh|counter [15] ) + ( GND ) + ( \control|cmh|Add0~10  ))
// \control|cmh|Add0~6  = CARRY(( \control|cmh|counter [15] ) + ( GND ) + ( \control|cmh|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|cmh|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~5_sumout ),
	.cout(\control|cmh|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~5 .extended_lut = "off";
defparam \control|cmh|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|cmh|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N17
dffeas \control|cmh|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[15] .is_wysiwyg = "true";
defparam \control|cmh|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N18
cyclonev_lcell_comb \control|cmh|Add0~109 (
// Equation(s):
// \control|cmh|Add0~109_sumout  = SUM(( \control|cmh|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~6  ))
// \control|cmh|Add0~110  = CARRY(( \control|cmh|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|cmh|counter[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~109_sumout ),
	.cout(\control|cmh|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~109 .extended_lut = "off";
defparam \control|cmh|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|cmh|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N14
dffeas \control|cmh|counter[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|cmh|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N21
cyclonev_lcell_comb \control|cmh|Add0~105 (
// Equation(s):
// \control|cmh|Add0~105_sumout  = SUM(( \control|cmh|counter [17] ) + ( GND ) + ( \control|cmh|Add0~110  ))
// \control|cmh|Add0~106  = CARRY(( \control|cmh|counter [17] ) + ( GND ) + ( \control|cmh|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|cmh|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~105_sumout ),
	.cout(\control|cmh|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~105 .extended_lut = "off";
defparam \control|cmh|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|cmh|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N22
dffeas \control|cmh|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[17] .is_wysiwyg = "true";
defparam \control|cmh|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N24
cyclonev_lcell_comb \control|cmh|Add0~101 (
// Equation(s):
// \control|cmh|Add0~101_sumout  = SUM(( \control|cmh|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~106  ))
// \control|cmh|Add0~102  = CARRY(( \control|cmh|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \control|cmh|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|cmh|counter[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~101_sumout ),
	.cout(\control|cmh|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~101 .extended_lut = "off";
defparam \control|cmh|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|cmh|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N26
dffeas \control|cmh|counter[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|cmh|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N27
cyclonev_lcell_comb \control|cmh|Add0~97 (
// Equation(s):
// \control|cmh|Add0~97_sumout  = SUM(( \control|cmh|counter [19] ) + ( GND ) + ( \control|cmh|Add0~102  ))
// \control|cmh|Add0~98  = CARRY(( \control|cmh|counter [19] ) + ( GND ) + ( \control|cmh|Add0~102  ))

	.dataa(!\control|cmh|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~97_sumout ),
	.cout(\control|cmh|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~97 .extended_lut = "off";
defparam \control|cmh|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N29
dffeas \control|cmh|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[19] .is_wysiwyg = "true";
defparam \control|cmh|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N30
cyclonev_lcell_comb \control|cmh|Add0~93 (
// Equation(s):
// \control|cmh|Add0~93_sumout  = SUM(( \control|cmh|counter [20] ) + ( GND ) + ( \control|cmh|Add0~98  ))
// \control|cmh|Add0~94  = CARRY(( \control|cmh|counter [20] ) + ( GND ) + ( \control|cmh|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|cmh|counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~93_sumout ),
	.cout(\control|cmh|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~93 .extended_lut = "off";
defparam \control|cmh|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|cmh|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N31
dffeas \control|cmh|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[20] .is_wysiwyg = "true";
defparam \control|cmh|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N33
cyclonev_lcell_comb \control|cmh|Add0~89 (
// Equation(s):
// \control|cmh|Add0~89_sumout  = SUM(( \control|cmh|counter [21] ) + ( GND ) + ( \control|cmh|Add0~94  ))
// \control|cmh|Add0~90  = CARRY(( \control|cmh|counter [21] ) + ( GND ) + ( \control|cmh|Add0~94  ))

	.dataa(!\control|cmh|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~89_sumout ),
	.cout(\control|cmh|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~89 .extended_lut = "off";
defparam \control|cmh|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \control|cmh|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N35
dffeas \control|cmh|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[21] .is_wysiwyg = "true";
defparam \control|cmh|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N36
cyclonev_lcell_comb \control|cmh|Add0~85 (
// Equation(s):
// \control|cmh|Add0~85_sumout  = SUM(( \control|cmh|counter [22] ) + ( GND ) + ( \control|cmh|Add0~90  ))
// \control|cmh|Add0~86  = CARRY(( \control|cmh|counter [22] ) + ( GND ) + ( \control|cmh|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|cmh|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~85_sumout ),
	.cout(\control|cmh|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~85 .extended_lut = "off";
defparam \control|cmh|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|cmh|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N37
dffeas \control|cmh|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[22] .is_wysiwyg = "true";
defparam \control|cmh|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N39
cyclonev_lcell_comb \control|cmh|Add0~81 (
// Equation(s):
// \control|cmh|Add0~81_sumout  = SUM(( \control|cmh|counter [23] ) + ( GND ) + ( \control|cmh|Add0~86  ))
// \control|cmh|Add0~82  = CARRY(( \control|cmh|counter [23] ) + ( GND ) + ( \control|cmh|Add0~86  ))

	.dataa(gnd),
	.datab(!\control|cmh|counter [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~81_sumout ),
	.cout(\control|cmh|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~81 .extended_lut = "off";
defparam \control|cmh|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \control|cmh|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N40
dffeas \control|cmh|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[23] .is_wysiwyg = "true";
defparam \control|cmh|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N42
cyclonev_lcell_comb \control|cmh|Add0~77 (
// Equation(s):
// \control|cmh|Add0~77_sumout  = SUM(( \control|cmh|counter [24] ) + ( GND ) + ( \control|cmh|Add0~82  ))
// \control|cmh|Add0~78  = CARRY(( \control|cmh|counter [24] ) + ( GND ) + ( \control|cmh|Add0~82  ))

	.dataa(gnd),
	.datab(!\control|cmh|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~77_sumout ),
	.cout(\control|cmh|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~77 .extended_lut = "off";
defparam \control|cmh|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \control|cmh|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N43
dffeas \control|cmh|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[24] .is_wysiwyg = "true";
defparam \control|cmh|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N45
cyclonev_lcell_comb \control|cmh|Add0~73 (
// Equation(s):
// \control|cmh|Add0~73_sumout  = SUM(( \control|cmh|counter [25] ) + ( GND ) + ( \control|cmh|Add0~78  ))
// \control|cmh|Add0~74  = CARRY(( \control|cmh|counter [25] ) + ( GND ) + ( \control|cmh|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|cmh|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~73_sumout ),
	.cout(\control|cmh|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~73 .extended_lut = "off";
defparam \control|cmh|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|cmh|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N46
dffeas \control|cmh|counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[25] .is_wysiwyg = "true";
defparam \control|cmh|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N48
cyclonev_lcell_comb \control|cmh|Add0~69 (
// Equation(s):
// \control|cmh|Add0~69_sumout  = SUM(( \control|cmh|counter [26] ) + ( GND ) + ( \control|cmh|Add0~74  ))
// \control|cmh|Add0~70  = CARRY(( \control|cmh|counter [26] ) + ( GND ) + ( \control|cmh|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|cmh|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~69_sumout ),
	.cout(\control|cmh|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~69 .extended_lut = "off";
defparam \control|cmh|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|cmh|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N49
dffeas \control|cmh|counter[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[26] .is_wysiwyg = "true";
defparam \control|cmh|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N0
cyclonev_lcell_comb \control|cmh|LessThan1~2 (
// Equation(s):
// \control|cmh|LessThan1~2_combout  = ( !\control|cmh|counter [2] & ( !\control|cmh|counter [3] & ( (!\control|cmh|counter [1] & (!\control|cmh|counter[0]~DUPLICATE_q  & (!\control|cmh|counter[9]~DUPLICATE_q  & !\control|cmh|counter [26]))) ) ) )

	.dataa(!\control|cmh|counter [1]),
	.datab(!\control|cmh|counter[0]~DUPLICATE_q ),
	.datac(!\control|cmh|counter[9]~DUPLICATE_q ),
	.datad(!\control|cmh|counter [26]),
	.datae(!\control|cmh|counter [2]),
	.dataf(!\control|cmh|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|cmh|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|LessThan1~2 .extended_lut = "off";
defparam \control|cmh|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \control|cmh|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N55
dffeas \control|cmh|counter[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N51
cyclonev_lcell_comb \control|cmh|Add0~33 (
// Equation(s):
// \control|cmh|Add0~33_sumout  = SUM(( \control|cmh|counter [27] ) + ( GND ) + ( \control|cmh|Add0~70  ))

	.dataa(gnd),
	.datab(!\control|cmh|counter [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|cmh|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|cmh|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|Add0~33 .extended_lut = "off";
defparam \control|cmh|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \control|cmh|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N52
dffeas \control|cmh|counter[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[27] .is_wysiwyg = "true";
defparam \control|cmh|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N18
cyclonev_lcell_comb \control|cmh|LessThan1~1 (
// Equation(s):
// \control|cmh|LessThan1~1_combout  = ( !\control|cmh|counter [7] & ( (!\control|cmh|counter[8]~DUPLICATE_q  & (!\control|cmh|counter [6] & (!\control|cmh|counter [5] & !\control|cmh|counter [27]))) ) )

	.dataa(!\control|cmh|counter[8]~DUPLICATE_q ),
	.datab(!\control|cmh|counter [6]),
	.datac(!\control|cmh|counter [5]),
	.datad(!\control|cmh|counter [27]),
	.datae(gnd),
	.dataf(!\control|cmh|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|cmh|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|LessThan1~1 .extended_lut = "off";
defparam \control|cmh|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \control|cmh|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N13
dffeas \control|cmh|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|cmh|Add0~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[16] .is_wysiwyg = "true";
defparam \control|cmh|counter[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y66_N25
dffeas \control|cmh|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|cmh|Add0~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[18] .is_wysiwyg = "true";
defparam \control|cmh|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N15
cyclonev_lcell_comb \control|cmh|LessThan1~4 (
// Equation(s):
// \control|cmh|LessThan1~4_combout  = ( !\control|cmh|counter [18] & ( (!\control|cmh|counter [16] & (!\control|cmh|counter [19] & !\control|cmh|counter [17])) ) )

	.dataa(!\control|cmh|counter [16]),
	.datab(!\control|cmh|counter [19]),
	.datac(!\control|cmh|counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|cmh|counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|cmh|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|LessThan1~4 .extended_lut = "off";
defparam \control|cmh|LessThan1~4 .lut_mask = 64'h8080808000000000;
defparam \control|cmh|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N13
dffeas \control|cmh|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[14] .is_wysiwyg = "true";
defparam \control|cmh|counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y65_N11
dffeas \control|cmh|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[13] .is_wysiwyg = "true";
defparam \control|cmh|counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y65_N16
dffeas \control|cmh|counter[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y65_N4
dffeas \control|cmh|counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \control|cmh|counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y65_N7
dffeas \control|cmh|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\control|cmh|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|cmh|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|counter[12] .is_wysiwyg = "true";
defparam \control|cmh|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N6
cyclonev_lcell_comb \control|cmh|LessThan1~0 (
// Equation(s):
// \control|cmh|LessThan1~0_combout  = ( !\control|cmh|counter [10] & ( !\control|cmh|counter [12] & ( (!\control|cmh|counter [14] & (!\control|cmh|counter [13] & (!\control|cmh|counter[15]~DUPLICATE_q  & !\control|cmh|counter[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\control|cmh|counter [14]),
	.datab(!\control|cmh|counter [13]),
	.datac(!\control|cmh|counter[15]~DUPLICATE_q ),
	.datad(!\control|cmh|counter[11]~DUPLICATE_q ),
	.datae(!\control|cmh|counter [10]),
	.dataf(!\control|cmh|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|cmh|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|LessThan1~0 .extended_lut = "off";
defparam \control|cmh|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \control|cmh|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N54
cyclonev_lcell_comb \control|cmh|LessThan1~3 (
// Equation(s):
// \control|cmh|LessThan1~3_combout  = ( !\control|cmh|counter [20] & ( !\control|cmh|counter [22] & ( (!\control|cmh|counter [24] & (!\control|cmh|counter [23] & (!\control|cmh|counter [21] & !\control|cmh|counter [25]))) ) ) )

	.dataa(!\control|cmh|counter [24]),
	.datab(!\control|cmh|counter [23]),
	.datac(!\control|cmh|counter [21]),
	.datad(!\control|cmh|counter [25]),
	.datae(!\control|cmh|counter [20]),
	.dataf(!\control|cmh|counter [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|cmh|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|LessThan1~3 .extended_lut = "off";
defparam \control|cmh|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \control|cmh|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N27
cyclonev_lcell_comb \control|cmh|LessThan1~5 (
// Equation(s):
// \control|cmh|LessThan1~5_combout  = ( \control|cmh|counter [4] & ( \control|cmh|LessThan1~3_combout  ) ) # ( !\control|cmh|counter [4] & ( \control|cmh|LessThan1~3_combout  & ( (!\control|cmh|LessThan1~2_combout ) # ((!\control|cmh|LessThan1~1_combout ) # 
// ((!\control|cmh|LessThan1~4_combout ) # (!\control|cmh|LessThan1~0_combout ))) ) ) ) # ( \control|cmh|counter [4] & ( !\control|cmh|LessThan1~3_combout  ) ) # ( !\control|cmh|counter [4] & ( !\control|cmh|LessThan1~3_combout  ) )

	.dataa(!\control|cmh|LessThan1~2_combout ),
	.datab(!\control|cmh|LessThan1~1_combout ),
	.datac(!\control|cmh|LessThan1~4_combout ),
	.datad(!\control|cmh|LessThan1~0_combout ),
	.datae(!\control|cmh|counter [4]),
	.dataf(!\control|cmh|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|cmh|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|LessThan1~5 .extended_lut = "off";
defparam \control|cmh|LessThan1~5 .lut_mask = 64'hFFFFFFFFFFFEFFFF;
defparam \control|cmh|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y66_N21
cyclonev_lcell_comb \control|cmh|co~0 (
// Equation(s):
// \control|cmh|co~0_combout  = ( !\control|cmh|LessThan1~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|cmh|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|cmh|co~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|cmh|co~0 .extended_lut = "off";
defparam \control|cmh|co~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \control|cmh|co~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y66_N23
dffeas \control|cmh|co (
	.clk(\clk~input_o ),
	.d(\control|cmh|co~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|cmh|co~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|cmh|co .is_wysiwyg = "true";
defparam \control|cmh|co .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N0
cyclonev_lcell_comb \control|sync1|Add1~17 (
// Equation(s):
// \control|sync1|Add1~17_sumout  = SUM(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \control|sync1|Add1~18  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~17_sumout ),
	.cout(\control|sync1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~17 .extended_lut = "off";
defparam \control|sync1|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N9
cyclonev_lcell_comb \control|sync1|Add1~5 (
// Equation(s):
// \control|sync1|Add1~5_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|Add1~10  ))
// \control|sync1|Add1~6  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~5_sumout ),
	.cout(\control|sync1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~5 .extended_lut = "off";
defparam \control|sync1|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N12
cyclonev_lcell_comb \control|sync1|Add1~29 (
// Equation(s):
// \control|sync1|Add1~29_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|Add1~6  ))
// \control|sync1|Add1~30  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|Add1~6  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~29_sumout ),
	.cout(\control|sync1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~29 .extended_lut = "off";
defparam \control|sync1|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \control|sync1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N51
cyclonev_lcell_comb \control|sync1|sy[4]~feeder (
// Equation(s):
// \control|sync1|sy[4]~feeder_combout  = ( \control|sync1|Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|sy[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|sy[4]~feeder .extended_lut = "off";
defparam \control|sync1|sy[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|sync1|sy[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N0
cyclonev_lcell_comb \control|sync1|Add0~33 (
// Equation(s):
// \control|sync1|Add0~33_sumout  = SUM(( \control|sync1|sx [0] ) + ( VCC ) + ( !VCC ))
// \control|sync1|Add0~34  = CARRY(( \control|sync1|sx [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~33_sumout ),
	.cout(\control|sync1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~33 .extended_lut = "off";
defparam \control|sync1|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N18
cyclonev_lcell_comb \control|sync1|Add0~9 (
// Equation(s):
// \control|sync1|Add0~9_sumout  = SUM(( \control|sync1|sx [6] ) + ( GND ) + ( \control|sync1|Add0~2  ))
// \control|sync1|Add0~10  = CARRY(( \control|sync1|sx [6] ) + ( GND ) + ( \control|sync1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~9_sumout ),
	.cout(\control|sync1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~9 .extended_lut = "off";
defparam \control|sync1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N21
cyclonev_lcell_comb \control|sync1|Add0~5 (
// Equation(s):
// \control|sync1|Add0~5_sumout  = SUM(( \control|sync1|sx [7] ) + ( GND ) + ( \control|sync1|Add0~10  ))
// \control|sync1|Add0~6  = CARRY(( \control|sync1|sx [7] ) + ( GND ) + ( \control|sync1|Add0~10  ))

	.dataa(!\control|sync1|sx [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~5_sumout ),
	.cout(\control|sync1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~5 .extended_lut = "off";
defparam \control|sync1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N20
dffeas \control|sync1|sx[7] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[7] .is_wysiwyg = "true";
defparam \control|sync1|sx[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N24
cyclonev_lcell_comb \control|sync1|Add0~17 (
// Equation(s):
// \control|sync1|Add0~17_sumout  = SUM(( \control|sync1|sx [8] ) + ( GND ) + ( \control|sync1|Add0~6  ))
// \control|sync1|Add0~18  = CARRY(( \control|sync1|sx [8] ) + ( GND ) + ( \control|sync1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~17_sumout ),
	.cout(\control|sync1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~17 .extended_lut = "off";
defparam \control|sync1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N22
dffeas \control|sync1|sx[8] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[8] .is_wysiwyg = "true";
defparam \control|sync1|sx[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N27
cyclonev_lcell_comb \control|sync1|Add0~13 (
// Equation(s):
// \control|sync1|Add0~13_sumout  = SUM(( \control|sync1|sx [9] ) + ( GND ) + ( \control|sync1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~13 .extended_lut = "off";
defparam \control|sync1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N25
dffeas \control|sync1|sx[9] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[9] .is_wysiwyg = "true";
defparam \control|sync1|sx[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N21
cyclonev_lcell_comb \control|sync1|LessThan0~0 (
// Equation(s):
// \control|sync1|LessThan0~0_combout  = ( !\control|sync1|sx [5] & ( (!\control|sync1|sx [6] & !\control|sync1|sx [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [6]),
	.datad(!\control|sync1|sx [7]),
	.datae(gnd),
	.dataf(!\control|sync1|sx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan0~0 .extended_lut = "off";
defparam \control|sync1|LessThan0~0 .lut_mask = 64'hF000F00000000000;
defparam \control|sync1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N30
cyclonev_lcell_comb \control|sync1|Equal0~1 (
// Equation(s):
// \control|sync1|Equal0~1_combout  = ( \control|sync1|sx [2] & ( (\control|sync1|sx [1] & (\control|sync1|sx [0] & \control|sync1|sx [3])) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sx [1]),
	.datac(!\control|sync1|sx [0]),
	.datad(!\control|sync1|sx [3]),
	.datae(gnd),
	.dataf(!\control|sync1|sx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Equal0~1 .extended_lut = "off";
defparam \control|sync1|Equal0~1 .lut_mask = 64'h0000000000030003;
defparam \control|sync1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N18
cyclonev_lcell_comb \control|sync1|LessThan0~1 (
// Equation(s):
// \control|sync1|LessThan0~1_combout  = ( \control|sync1|Equal0~1_combout  & ( (\control|sync1|sx [8] & (\control|sync1|sx [9] & ((!\control|sync1|LessThan0~0_combout ) # (\control|sync1|sx [4])))) ) ) # ( !\control|sync1|Equal0~1_combout  & ( 
// (\control|sync1|sx [8] & (\control|sync1|sx [9] & !\control|sync1|LessThan0~0_combout )) ) )

	.dataa(!\control|sync1|sx [8]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|sx [4]),
	.datad(!\control|sync1|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan0~1 .extended_lut = "off";
defparam \control|sync1|LessThan0~1 .lut_mask = 64'h1100110011011101;
defparam \control|sync1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N56
dffeas \control|sync1|sx[0] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[0] .is_wysiwyg = "true";
defparam \control|sync1|sx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N3
cyclonev_lcell_comb \control|sync1|Add0~37 (
// Equation(s):
// \control|sync1|Add0~37_sumout  = SUM(( \control|sync1|sx [1] ) + ( GND ) + ( \control|sync1|Add0~34  ))
// \control|sync1|Add0~38  = CARRY(( \control|sync1|sx [1] ) + ( GND ) + ( \control|sync1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~37_sumout ),
	.cout(\control|sync1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~37 .extended_lut = "off";
defparam \control|sync1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N5
dffeas \control|sync1|sx[1] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[1] .is_wysiwyg = "true";
defparam \control|sync1|sx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N6
cyclonev_lcell_comb \control|sync1|Add0~29 (
// Equation(s):
// \control|sync1|Add0~29_sumout  = SUM(( \control|sync1|sx [2] ) + ( GND ) + ( \control|sync1|Add0~38  ))
// \control|sync1|Add0~30  = CARRY(( \control|sync1|sx [2] ) + ( GND ) + ( \control|sync1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~29_sumout ),
	.cout(\control|sync1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~29 .extended_lut = "off";
defparam \control|sync1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N49
dffeas \control|sync1|sx[2] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[2] .is_wysiwyg = "true";
defparam \control|sync1|sx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N9
cyclonev_lcell_comb \control|sync1|Add0~25 (
// Equation(s):
// \control|sync1|Add0~25_sumout  = SUM(( \control|sync1|sx [3] ) + ( GND ) + ( \control|sync1|Add0~30  ))
// \control|sync1|Add0~26  = CARRY(( \control|sync1|sx [3] ) + ( GND ) + ( \control|sync1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~25_sumout ),
	.cout(\control|sync1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~25 .extended_lut = "off";
defparam \control|sync1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N53
dffeas \control|sync1|sx[3] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[3] .is_wysiwyg = "true";
defparam \control|sync1|sx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N12
cyclonev_lcell_comb \control|sync1|Add0~21 (
// Equation(s):
// \control|sync1|Add0~21_sumout  = SUM(( \control|sync1|sx [4] ) + ( GND ) + ( \control|sync1|Add0~26  ))
// \control|sync1|Add0~22  = CARRY(( \control|sync1|sx [4] ) + ( GND ) + ( \control|sync1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~21_sumout ),
	.cout(\control|sync1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~21 .extended_lut = "off";
defparam \control|sync1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N11
dffeas \control|sync1|sx[4] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[4] .is_wysiwyg = "true";
defparam \control|sync1|sx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N15
cyclonev_lcell_comb \control|sync1|Add0~1 (
// Equation(s):
// \control|sync1|Add0~1_sumout  = SUM(( \control|sync1|sx [5] ) + ( GND ) + ( \control|sync1|Add0~22  ))
// \control|sync1|Add0~2  = CARRY(( \control|sync1|sx [5] ) + ( GND ) + ( \control|sync1|Add0~22  ))

	.dataa(!\control|sync1|sx [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add0~1_sumout ),
	.cout(\control|sync1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add0~1 .extended_lut = "off";
defparam \control|sync1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N14
dffeas \control|sync1|sx[5] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[5] .is_wysiwyg = "true";
defparam \control|sync1|sx[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y66_N17
dffeas \control|sync1|sx[6] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sx[6] .is_wysiwyg = "true";
defparam \control|sync1|sx[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N15
cyclonev_lcell_comb \control|sync1|Equal0~0 (
// Equation(s):
// \control|sync1|Equal0~0_combout  = ( \control|sync1|sx [4] & ( (\control|sync1|sx [9] & (!\control|sync1|sx [7] & !\control|sync1|sx [5])) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|sx [7]),
	.datad(!\control|sync1|sx [5]),
	.datae(gnd),
	.dataf(!\control|sync1|sx [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Equal0~0 .extended_lut = "off";
defparam \control|sync1|Equal0~0 .lut_mask = 64'h0000000030003000;
defparam \control|sync1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N33
cyclonev_lcell_comb \control|sync1|Equal0~2 (
// Equation(s):
// \control|sync1|Equal0~2_combout  = ( \control|sync1|Equal0~0_combout  & ( (!\control|sync1|sx [6] & (\control|sync1|Equal0~1_combout  & \control|sync1|sx [8])) ) )

	.dataa(!\control|sync1|sx [6]),
	.datab(gnd),
	.datac(!\control|sync1|Equal0~1_combout ),
	.datad(!\control|sync1|sx [8]),
	.datae(gnd),
	.dataf(!\control|sync1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Equal0~2 .extended_lut = "off";
defparam \control|sync1|Equal0~2 .lut_mask = 64'h00000000000A000A;
defparam \control|sync1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N52
dffeas \control|sync1|sy[4]~DUPLICATE (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|sy[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[4]~DUPLICATE .is_wysiwyg = "true";
defparam \control|sync1|sy[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N15
cyclonev_lcell_comb \control|sync1|Add1~25 (
// Equation(s):
// \control|sync1|Add1~25_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|Add1~30  ))
// \control|sync1|Add1~26  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~25_sumout ),
	.cout(\control|sync1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~25 .extended_lut = "off";
defparam \control|sync1|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N47
dffeas \control|sync1|sy[5] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[5] .is_wysiwyg = "true";
defparam \control|sync1|sy[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N18
cyclonev_lcell_comb \control|sync1|Add1~21 (
// Equation(s):
// \control|sync1|Add1~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|Add1~26  ))
// \control|sync1|Add1~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~21_sumout ),
	.cout(\control|sync1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~21 .extended_lut = "off";
defparam \control|sync1|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N56
dffeas \control|sync1|sy[6] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[6] .is_wysiwyg = "true";
defparam \control|sync1|sy[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N21
cyclonev_lcell_comb \control|sync1|Add1~37 (
// Equation(s):
// \control|sync1|Add1~37_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|Add1~22  ))
// \control|sync1|Add1~38  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|Add1~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~37_sumout ),
	.cout(\control|sync1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~37 .extended_lut = "off";
defparam \control|sync1|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N38
dffeas \control|sync1|sy[7] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[7] .is_wysiwyg = "true";
defparam \control|sync1|sy[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N30
cyclonev_lcell_comb \control|sync1|LessThan1~0 (
// Equation(s):
// \control|sync1|LessThan1~0_combout  = ( !\control|sync1|sy [5] & ( !\control|sync1|sy [6] ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|sy [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan1~0 .extended_lut = "off";
defparam \control|sync1|LessThan1~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \control|sync1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N53
dffeas \control|sync1|sy[4] (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|sy[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[4] .is_wysiwyg = "true";
defparam \control|sync1|sy[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N24
cyclonev_lcell_comb \control|sync1|Add1~33 (
// Equation(s):
// \control|sync1|Add1~33_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|Add1~38  ))
// \control|sync1|Add1~34  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~33_sumout ),
	.cout(\control|sync1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~33 .extended_lut = "off";
defparam \control|sync1|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N44
dffeas \control|sync1|sy[8] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[8] .is_wysiwyg = "true";
defparam \control|sync1|sy[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N27
cyclonev_lcell_comb \control|sync1|Add1~1 (
// Equation(s):
// \control|sync1|Add1~1_sumout  = SUM(( \control|sync1|sy [9] ) + ( GND ) + ( \control|sync1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~1 .extended_lut = "off";
defparam \control|sync1|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N40
dffeas \control|sync1|sy[9] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[9] .is_wysiwyg = "true";
defparam \control|sync1|sy[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y68_N49
dffeas \control|sync1|sy[1]~DUPLICATE (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|sy[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[1]~DUPLICATE .is_wysiwyg = "true";
defparam \control|sync1|sy[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N51
cyclonev_lcell_comb \control|sync1|t1|LessThan3~0 (
// Equation(s):
// \control|sync1|t1|LessThan3~0_combout  = ( \control|sync1|sy [3] & ( \control|sync1|sy[0]~DUPLICATE_q  & ( \control|sync1|sy[2]~DUPLICATE_q  ) ) ) # ( \control|sync1|sy [3] & ( !\control|sync1|sy[0]~DUPLICATE_q  & ( (\control|sync1|sy[2]~DUPLICATE_q  & 
// \control|sync1|sy[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\control|sync1|sy [3]),
	.dataf(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|LessThan3~0 .extended_lut = "off";
defparam \control|sync1|t1|LessThan3~0 .lut_mask = 64'h0000030300003333;
defparam \control|sync1|t1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N0
cyclonev_lcell_comb \control|sync1|LessThan1~1 (
// Equation(s):
// \control|sync1|LessThan1~1_combout  = ( \control|sync1|sy [9] & ( \control|sync1|t1|LessThan3~0_combout  ) ) # ( \control|sync1|sy [9] & ( !\control|sync1|t1|LessThan3~0_combout  & ( ((!\control|sync1|LessThan1~0_combout ) # ((\control|sync1|sy [8]) # 
// (\control|sync1|sy [4]))) # (\control|sync1|sy [7]) ) ) )

	.dataa(!\control|sync1|sy [7]),
	.datab(!\control|sync1|LessThan1~0_combout ),
	.datac(!\control|sync1|sy [4]),
	.datad(!\control|sync1|sy [8]),
	.datae(!\control|sync1|sy [9]),
	.dataf(!\control|sync1|t1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan1~1 .extended_lut = "off";
defparam \control|sync1|LessThan1~1 .lut_mask = 64'h0000DFFF0000FFFF;
defparam \control|sync1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N34
dffeas \control|sync1|sy[0]~DUPLICATE (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[0]~DUPLICATE .is_wysiwyg = "true";
defparam \control|sync1|sy[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N3
cyclonev_lcell_comb \control|sync1|Add1~13 (
// Equation(s):
// \control|sync1|Add1~13_sumout  = SUM(( \control|sync1|sy [1] ) + ( GND ) + ( \control|sync1|Add1~18  ))
// \control|sync1|Add1~14  = CARRY(( \control|sync1|sy [1] ) + ( GND ) + ( \control|sync1|Add1~18  ))

	.dataa(!\control|sync1|sy [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~13_sumout ),
	.cout(\control|sync1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~13 .extended_lut = "off";
defparam \control|sync1|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N48
cyclonev_lcell_comb \control|sync1|sy[1]~feeder (
// Equation(s):
// \control|sync1|sy[1]~feeder_combout  = ( \control|sync1|Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|sy[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|sy[1]~feeder .extended_lut = "off";
defparam \control|sync1|sy[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|sync1|sy[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N50
dffeas \control|sync1|sy[1] (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|sy[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[1] .is_wysiwyg = "true";
defparam \control|sync1|sy[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N6
cyclonev_lcell_comb \control|sync1|Add1~9 (
// Equation(s):
// \control|sync1|Add1~9_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|Add1~14  ))
// \control|sync1|Add1~10  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|Add1~9_sumout ),
	.cout(\control|sync1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|Add1~9 .extended_lut = "off";
defparam \control|sync1|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N58
dffeas \control|sync1|sy[2]~DUPLICATE (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[2]~DUPLICATE .is_wysiwyg = "true";
defparam \control|sync1|sy[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y68_N26
dffeas \control|sync1|sy[3] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[3] .is_wysiwyg = "true";
defparam \control|sync1|sy[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N30
cyclonev_lcell_comb \control|sync1|out_R~0 (
// Equation(s):
// \control|sync1|out_R~0_combout  = ( !\control|sync1|sy [8] & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|sy [7] & (!\control|sync1|sy [5] & !\control|sync1|sy [6])) ) ) )

	.dataa(!\control|sync1|sy [7]),
	.datab(!\control|sync1|sy [5]),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(!\control|sync1|sy [8]),
	.dataf(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|out_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|out_R~0 .extended_lut = "off";
defparam \control|sync1|out_R~0 .lut_mask = 64'h8080000000000000;
defparam \control|sync1|out_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N36
cyclonev_lcell_comb \control|sync1|out_R~1 (
// Equation(s):
// \control|sync1|out_R~1_combout  = ( \control|sync1|sy [1] & ( (!\control|sync1|sy [3] & (\control|sync1|out_R~0_combout  & (!\control|sync1|sy[0]~DUPLICATE_q  & !\control|sync1|sy[2]~DUPLICATE_q ))) ) ) # ( !\control|sync1|sy [1] & ( (!\control|sync1|sy 
// [3] & (\control|sync1|out_R~0_combout  & !\control|sync1|sy[2]~DUPLICATE_q )) ) )

	.dataa(!\control|sync1|sy [3]),
	.datab(!\control|sync1|out_R~0_combout ),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\control|sync1|sy [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|out_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|out_R~1 .extended_lut = "off";
defparam \control|sync1|out_R~1 .lut_mask = 64'h2200220020002000;
defparam \control|sync1|out_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N36
cyclonev_lcell_comb \control|sync1|LessThan7~0 (
// Equation(s):
// \control|sync1|LessThan7~0_combout  = ( !\control|sync1|sx [3] & ( !\control|sync1|sx [4] & ( (!\control|sync1|sx [5] & ((!\control|sync1|sx [0]) # ((!\control|sync1|sx [1]) # (!\control|sync1|sx [2])))) ) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [1]),
	.datac(!\control|sync1|sx [5]),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [3]),
	.dataf(!\control|sync1|sx [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan7~0 .extended_lut = "off";
defparam \control|sync1|LessThan7~0 .lut_mask = 64'hF0E0000000000000;
defparam \control|sync1|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N18
cyclonev_lcell_comb \control|sync1|LessThan11~0 (
// Equation(s):
// \control|sync1|LessThan11~0_combout  = ( !\control|sync1|sx [5] & ( (!\control|sync1|sx [4]) # (!\control|sync1|sx [3]) ) )

	.dataa(!\control|sync1|sx [4]),
	.datab(!\control|sync1|sx [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|sx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan11~0 .extended_lut = "off";
defparam \control|sync1|LessThan11~0 .lut_mask = 64'hEEEEEEEE00000000;
defparam \control|sync1|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N54
cyclonev_lcell_comb \control|sync1|always2~3 (
// Equation(s):
// \control|sync1|always2~3_combout  = ( \control|sync1|LessThan7~0_combout  & ( \control|sync1|LessThan11~0_combout  & ( (!\control|sync1|sx [7] & (\control|sync1|sx [9] & !\control|sync1|sx [8])) # (\control|sync1|sx [7] & (!\control|sync1|sx [9] & 
// \control|sync1|sx [8])) ) ) ) # ( !\control|sync1|LessThan7~0_combout  & ( \control|sync1|LessThan11~0_combout  & ( (!\control|sync1|sx [9] & (\control|sync1|sx [8] & ((\control|sync1|sx [6]) # (\control|sync1|sx [7])))) # (\control|sync1|sx [9] & 
// (!\control|sync1|sx [7] & ((!\control|sync1|sx [8])))) ) ) ) # ( \control|sync1|LessThan7~0_combout  & ( !\control|sync1|LessThan11~0_combout  & ( (!\control|sync1|sx [7] & (\control|sync1|sx [9] & (!\control|sync1|sx [6] & !\control|sync1|sx [8]))) # 
// (\control|sync1|sx [7] & (!\control|sync1|sx [9] & ((\control|sync1|sx [8])))) ) ) ) # ( !\control|sync1|LessThan7~0_combout  & ( !\control|sync1|LessThan11~0_combout  & ( (!\control|sync1|sx [9] & (\control|sync1|sx [8] & ((\control|sync1|sx [6]) # 
// (\control|sync1|sx [7])))) # (\control|sync1|sx [9] & (!\control|sync1|sx [7] & (!\control|sync1|sx [6] & !\control|sync1|sx [8]))) ) ) )

	.dataa(!\control|sync1|sx [7]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|sx [6]),
	.datad(!\control|sync1|sx [8]),
	.datae(!\control|sync1|LessThan7~0_combout ),
	.dataf(!\control|sync1|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~3 .extended_lut = "off";
defparam \control|sync1|always2~3 .lut_mask = 64'h204C2044224C2244;
defparam \control|sync1|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N51
cyclonev_lcell_comb \control|sync1|LessThan16~0 (
// Equation(s):
// \control|sync1|LessThan16~0_combout  = ( \control|sync1|sy[1]~DUPLICATE_q  & ( !\control|sync1|sy [3] & ( (!\control|sync1|sy[2]~DUPLICATE_q ) # (!\control|sync1|sy[0]~DUPLICATE_q ) ) ) ) # ( !\control|sync1|sy[1]~DUPLICATE_q  & ( !\control|sync1|sy [3] ) 
// )

	.dataa(gnd),
	.datab(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\control|sync1|sy[1]~DUPLICATE_q ),
	.dataf(!\control|sync1|sy [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan16~0 .extended_lut = "off";
defparam \control|sync1|LessThan16~0 .lut_mask = 64'hFFFFFCFC00000000;
defparam \control|sync1|LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N6
cyclonev_lcell_comb \control|sync1|LessThan9~0 (
// Equation(s):
// \control|sync1|LessThan9~0_combout  = ( \control|sync1|sy[1]~DUPLICATE_q  & ( \control|sync1|sy[2]~DUPLICATE_q  & ( \control|sync1|sy [3] ) ) ) # ( !\control|sync1|sy[1]~DUPLICATE_q  & ( \control|sync1|sy[2]~DUPLICATE_q  & ( \control|sync1|sy [3] ) ) ) # 
// ( \control|sync1|sy[1]~DUPLICATE_q  & ( !\control|sync1|sy[2]~DUPLICATE_q  & ( (\control|sync1|sy[0]~DUPLICATE_q  & \control|sync1|sy [3]) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(!\control|sync1|sy[1]~DUPLICATE_q ),
	.dataf(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan9~0 .extended_lut = "off";
defparam \control|sync1|LessThan9~0 .lut_mask = 64'h000003030F0F0F0F;
defparam \control|sync1|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N57
cyclonev_lcell_comb \control|sync1|always2~1 (
// Equation(s):
// \control|sync1|always2~1_combout  = ( !\control|sync1|sy [4] & ( !\control|sync1|sy [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|sy [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~1 .extended_lut = "off";
defparam \control|sync1|always2~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \control|sync1|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N42
cyclonev_lcell_comb \control|sync1|always2~0 (
// Equation(s):
// \control|sync1|always2~0_combout  = (!\control|sync1|sy [9] & (!\control|sync1|sy [7] & !\control|sync1|sy [8]))

	.dataa(gnd),
	.datab(!\control|sync1|sy [9]),
	.datac(!\control|sync1|sy [7]),
	.datad(!\control|sync1|sy [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~0 .extended_lut = "off";
defparam \control|sync1|always2~0 .lut_mask = 64'hC000C000C000C000;
defparam \control|sync1|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N45
cyclonev_lcell_comb \control|sync1|always2~13 (
// Equation(s):
// \control|sync1|always2~13_combout  = ( \control|sync1|sy [6] & ( \control|sync1|always2~0_combout  & ( (!\control|sync1|LessThan16~0_combout  & (!\control|sync1|LessThan9~0_combout  & \control|sync1|always2~1_combout )) ) ) )

	.dataa(!\control|sync1|LessThan16~0_combout ),
	.datab(!\control|sync1|LessThan9~0_combout ),
	.datac(!\control|sync1|always2~1_combout ),
	.datad(gnd),
	.datae(!\control|sync1|sy [6]),
	.dataf(!\control|sync1|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~13 .extended_lut = "off";
defparam \control|sync1|always2~13 .lut_mask = 64'h0000000000000808;
defparam \control|sync1|always2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N33
cyclonev_lcell_comb \control|sync1|always2~11 (
// Equation(s):
// \control|sync1|always2~11_combout  = ( \control|sync1|sy [7] & ( (\control|sync1|sy [6] & (\control|sync1|sy [8] & !\control|sync1|sy [9])) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|sy [8]),
	.datad(!\control|sync1|sy [9]),
	.datae(gnd),
	.dataf(!\control|sync1|sy [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~11 .extended_lut = "off";
defparam \control|sync1|always2~11 .lut_mask = 64'h0000000003000300;
defparam \control|sync1|always2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N24
cyclonev_lcell_comb \control|sync1|always2~12 (
// Equation(s):
// \control|sync1|always2~12_combout  = ( \control|sync1|sy [5] & ( \control|sync1|LessThan9~0_combout  & ( (\control|sync1|always2~11_combout  & !\control|sync1|sy [6]) ) ) ) # ( !\control|sync1|sy [5] & ( \control|sync1|LessThan9~0_combout  & ( 
// (!\control|sync1|LessThan16~0_combout  & (\control|sync1|sy [4] & (\control|sync1|always2~11_combout  & !\control|sync1|sy [6]))) ) ) ) # ( \control|sync1|sy [5] & ( !\control|sync1|LessThan9~0_combout  & ( (\control|sync1|always2~11_combout  & 
// !\control|sync1|sy [6]) ) ) ) # ( !\control|sync1|sy [5] & ( !\control|sync1|LessThan9~0_combout  & ( (!\control|sync1|LessThan16~0_combout  & (\control|sync1|sy [4] & \control|sync1|always2~11_combout )) ) ) )

	.dataa(!\control|sync1|LessThan16~0_combout ),
	.datab(!\control|sync1|sy [4]),
	.datac(!\control|sync1|always2~11_combout ),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|sy [5]),
	.dataf(!\control|sync1|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~12 .extended_lut = "off";
defparam \control|sync1|always2~12 .lut_mask = 64'h02020F0002000F00;
defparam \control|sync1|always2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N57
cyclonev_lcell_comb \control|sync1|always2~16 (
// Equation(s):
// \control|sync1|always2~16_combout  = ( \control|sync1|sx [2] & ( (!\control|sync1|sx [3] & (!\control|sync1|sx [8] & \control|sync1|sx [6])) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sx [3]),
	.datac(!\control|sync1|sx [8]),
	.datad(!\control|sync1|sx [6]),
	.datae(gnd),
	.dataf(!\control|sync1|sx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~16 .extended_lut = "off";
defparam \control|sync1|always2~16 .lut_mask = 64'h0000000000C000C0;
defparam \control|sync1|always2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N33
cyclonev_lcell_comb \control|sync1|always2~14 (
// Equation(s):
// \control|sync1|always2~14_combout  = ( \control|sync1|sx [2] & ( !\control|sync1|sx [7] & ( (!\control|sync1|sx [9] & (\control|sync1|sx [6] & \control|sync1|sx [8])) ) ) ) # ( !\control|sync1|sx [2] & ( !\control|sync1|sx [7] & ( (!\control|sync1|sx [1] 
// & (!\control|sync1|sx [9] & (\control|sync1|sx [6] & \control|sync1|sx [8]))) ) ) )

	.dataa(!\control|sync1|sx [1]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|sx [6]),
	.datad(!\control|sync1|sx [8]),
	.datae(!\control|sync1|sx [2]),
	.dataf(!\control|sync1|sx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~14 .extended_lut = "off";
defparam \control|sync1|always2~14 .lut_mask = 64'h0008000C00000000;
defparam \control|sync1|always2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N21
cyclonev_lcell_comb \control|sync1|always2~15 (
// Equation(s):
// \control|sync1|always2~15_combout  = ( \control|sync1|sx [1] & ( (!\control|sync1|sx [4] & (!\control|sync1|sx [5] & ((!\control|sync1|sx [3]) # (!\control|sync1|sx [2])))) ) ) # ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [4] & (\control|sync1|sx 
// [3] & (!\control|sync1|sx [5] & !\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [4]),
	.datab(!\control|sync1|sx [3]),
	.datac(!\control|sync1|sx [5]),
	.datad(!\control|sync1|sx [2]),
	.datae(gnd),
	.dataf(!\control|sync1|sx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~15 .extended_lut = "off";
defparam \control|sync1|always2~15 .lut_mask = 64'h20002000A080A080;
defparam \control|sync1|always2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N12
cyclonev_lcell_comb \control|sync1|color_R~0 (
// Equation(s):
// \control|sync1|color_R~0_combout  = ( \control|sync1|always2~15_combout  & ( \control|sync1|Equal0~0_combout  & ( ((\control|sync1|always2~16_combout  & ((\control|sync1|sx [1]) # (\control|sync1|sx [0])))) # (\control|sync1|always2~14_combout ) ) ) ) # ( 
// !\control|sync1|always2~15_combout  & ( \control|sync1|Equal0~0_combout  & ( (\control|sync1|always2~16_combout  & ((\control|sync1|sx [1]) # (\control|sync1|sx [0]))) ) ) ) # ( \control|sync1|always2~15_combout  & ( !\control|sync1|Equal0~0_combout  & ( 
// \control|sync1|always2~14_combout  ) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|always2~16_combout ),
	.datac(!\control|sync1|always2~14_combout ),
	.datad(!\control|sync1|sx [1]),
	.datae(!\control|sync1|always2~15_combout ),
	.dataf(!\control|sync1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|color_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|color_R~0 .extended_lut = "off";
defparam \control|sync1|color_R~0 .lut_mask = 64'h00000F0F11331F3F;
defparam \control|sync1|color_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N54
cyclonev_lcell_comb \control|sync1|color_R~1 (
// Equation(s):
// \control|sync1|color_R~1_combout  = ( !\control|sync1|color_R~0_combout  & ( (!\control|sync1|always2~3_combout ) # ((!\control|sync1|always2~13_combout  & !\control|sync1|always2~12_combout )) ) )

	.dataa(!\control|sync1|always2~3_combout ),
	.datab(gnd),
	.datac(!\control|sync1|always2~13_combout ),
	.datad(!\control|sync1|always2~12_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|color_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|color_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|color_R~1 .extended_lut = "off";
defparam \control|sync1|color_R~1 .lut_mask = 64'hFAAAFAAA00000000;
defparam \control|sync1|color_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N0
cyclonev_lcell_comb \control|sync1|t1|LessThan0~0 (
// Equation(s):
// \control|sync1|t1|LessThan0~0_combout  = ( !\control|sync1|sx [5] & ( \control|sync1|sx [1] & ( (!\control|sync1|sx [4] & ((!\control|sync1|sx [0]) # ((!\control|sync1|sx [3]) # (!\control|sync1|sx [2])))) ) ) ) # ( !\control|sync1|sx [5] & ( 
// !\control|sync1|sx [1] & ( !\control|sync1|sx [4] ) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [3]),
	.datac(!\control|sync1|sx [4]),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [5]),
	.dataf(!\control|sync1|sx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|LessThan0~0 .extended_lut = "off";
defparam \control|sync1|t1|LessThan0~0 .lut_mask = 64'hF0F00000F0E00000;
defparam \control|sync1|t1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N6
cyclonev_lcell_comb \control|sync1|t20|pixel~0 (
// Equation(s):
// \control|sync1|t20|pixel~0_combout  = ( !\control|sync1|sy [9] & ( \control|sync1|sx [7] & ( (\control|sync1|sx [8] & !\control|sync1|sx [9]) ) ) ) # ( !\control|sync1|sy [9] & ( !\control|sync1|sx [7] & ( (!\control|sync1|sx [8] & (\control|sync1|sx [9] 
// & ((!\control|sync1|sx [6]) # (\control|sync1|t1|LessThan0~0_combout )))) # (\control|sync1|sx [8] & (!\control|sync1|sx [9] & (!\control|sync1|t1|LessThan0~0_combout  & \control|sync1|sx [6]))) ) ) )

	.dataa(!\control|sync1|sx [8]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|t1|LessThan0~0_combout ),
	.datad(!\control|sync1|sx [6]),
	.datae(!\control|sync1|sy [9]),
	.dataf(!\control|sync1|sx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|pixel~0 .extended_lut = "off";
defparam \control|sync1|t20|pixel~0 .lut_mask = 64'h2242000044440000;
defparam \control|sync1|t20|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y68_N59
dffeas \control|sync1|sy[2] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[2] .is_wysiwyg = "true";
defparam \control|sync1|sy[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N39
cyclonev_lcell_comb \control|sync1|t11|pixel~0 (
// Equation(s):
// \control|sync1|t11|pixel~0_combout  = ( \control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|sy[0]~DUPLICATE_q  & ( (!\control|sync1|sy [5] & ((\control|sync1|sy [3]) # (\control|sync1|sy [2]))) ) ) ) # ( !\control|sync1|sy[4]~DUPLICATE_q  & ( 
// \control|sync1|sy[0]~DUPLICATE_q  & ( (!\control|sync1|sy [2] & (\control|sync1|sy [5] & !\control|sync1|sy [3])) ) ) ) # ( \control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|sy[0]~DUPLICATE_q  & ( (!\control|sync1|sy [5] & (((\control|sync1|sy [2] & 
// \control|sync1|sy[1]~DUPLICATE_q )) # (\control|sync1|sy [3]))) ) ) ) # ( !\control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|sy[0]~DUPLICATE_q  & ( (\control|sync1|sy [5] & (!\control|sync1|sy [3] & ((!\control|sync1|sy [2]) # 
// (!\control|sync1|sy[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\control|sync1|sy [2]),
	.datab(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datac(!\control|sync1|sy [5]),
	.datad(!\control|sync1|sy [3]),
	.datae(!\control|sync1|sy[4]~DUPLICATE_q ),
	.dataf(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t11|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|pixel~0 .extended_lut = "off";
defparam \control|sync1|t11|pixel~0 .lut_mask = 64'h0E0010F00A0050F0;
defparam \control|sync1|t11|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N57
cyclonev_lcell_comb \control|sync1|sy[0]~_wirecell (
// Equation(s):
// \control|sync1|sy[0]~_wirecell_combout  = !\control|sync1|sy[0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|sy[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|sy[0]~_wirecell .extended_lut = "off";
defparam \control|sync1|sy[0]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \control|sync1|sy[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N0
cyclonev_lcell_comb \control|sync1|t11|Add4~34 (
// Equation(s):
// \control|sync1|t11|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t11|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~34 .extended_lut = "off";
defparam \control|sync1|t11|Add4~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t11|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N3
cyclonev_lcell_comb \control|sync1|t11|Add4~1 (
// Equation(s):
// \control|sync1|t11|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t11|Add4~34_cout  ))
// \control|sync1|t11|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t11|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~1_sumout ),
	.cout(\control|sync1|t11|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~1 .extended_lut = "off";
defparam \control|sync1|t11|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t11|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N6
cyclonev_lcell_comb \control|sync1|t11|Add4~5 (
// Equation(s):
// \control|sync1|t11|Add4~5_sumout  = SUM(( \control|sync1|sy [2] ) + ( GND ) + ( \control|sync1|t11|Add4~2  ))
// \control|sync1|t11|Add4~6  = CARRY(( \control|sync1|sy [2] ) + ( GND ) + ( \control|sync1|t11|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~5_sumout ),
	.cout(\control|sync1|t11|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~5 .extended_lut = "off";
defparam \control|sync1|t11|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t11|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N9
cyclonev_lcell_comb \control|sync1|t11|Add4~9 (
// Equation(s):
// \control|sync1|t11|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t11|Add4~6  ))
// \control|sync1|t11|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t11|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~9_sumout ),
	.cout(\control|sync1|t11|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~9 .extended_lut = "off";
defparam \control|sync1|t11|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t11|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N12
cyclonev_lcell_comb \control|sync1|t11|Add4~13 (
// Equation(s):
// \control|sync1|t11|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t11|Add4~10  ))
// \control|sync1|t11|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t11|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~13_sumout ),
	.cout(\control|sync1|t11|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~13 .extended_lut = "off";
defparam \control|sync1|t11|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t11|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N15
cyclonev_lcell_comb \control|sync1|t11|Add4~17 (
// Equation(s):
// \control|sync1|t11|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t11|Add4~14  ))
// \control|sync1|t11|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t11|Add4~14  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~17_sumout ),
	.cout(\control|sync1|t11|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~17 .extended_lut = "off";
defparam \control|sync1|t11|Add4~17 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t11|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N18
cyclonev_lcell_comb \control|sync1|t11|Add4~21 (
// Equation(s):
// \control|sync1|t11|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t11|Add4~18  ))
// \control|sync1|t11|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t11|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~21_sumout ),
	.cout(\control|sync1|t11|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~21 .extended_lut = "off";
defparam \control|sync1|t11|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t11|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N21
cyclonev_lcell_comb \control|sync1|t11|Add4~25 (
// Equation(s):
// \control|sync1|t11|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t11|Add4~22  ))
// \control|sync1|t11|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t11|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~25_sumout ),
	.cout(\control|sync1|t11|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~25 .extended_lut = "off";
defparam \control|sync1|t11|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t11|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N24
cyclonev_lcell_comb \control|sync1|t11|Add4~29 (
// Equation(s):
// \control|sync1|t11|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t11|Add4~26  ))
// \control|sync1|t11|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t11|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~29_sumout ),
	.cout(\control|sync1|t11|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~29 .extended_lut = "off";
defparam \control|sync1|t11|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t11|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N27
cyclonev_lcell_comb \control|sync1|t11|Add4~37 (
// Equation(s):
// \control|sync1|t11|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t11|Add4~30  ))
// \control|sync1|t11|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t11|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~37_sumout ),
	.cout(\control|sync1|t11|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~37 .extended_lut = "off";
defparam \control|sync1|t11|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t11|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N0
cyclonev_lcell_comb \control|sync1|t20|Add0~29 (
// Equation(s):
// \control|sync1|t20|Add0~29_sumout  = SUM(( \control|sync1|sx [1] ) + ( \control|sync1|sx [0] ) + ( !VCC ))
// \control|sync1|t20|Add0~30  = CARRY(( \control|sync1|sx [1] ) + ( \control|sync1|sx [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [0]),
	.datad(!\control|sync1|sx [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~29_sumout ),
	.cout(\control|sync1|t20|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~29 .extended_lut = "off";
defparam \control|sync1|t20|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t20|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N3
cyclonev_lcell_comb \control|sync1|t20|Add0~21 (
// Equation(s):
// \control|sync1|t20|Add0~21_sumout  = SUM(( \control|sync1|sx [2] ) + ( GND ) + ( \control|sync1|t20|Add0~30  ))
// \control|sync1|t20|Add0~22  = CARRY(( \control|sync1|sx [2] ) + ( GND ) + ( \control|sync1|t20|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~21_sumout ),
	.cout(\control|sync1|t20|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~21 .extended_lut = "off";
defparam \control|sync1|t20|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t20|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N6
cyclonev_lcell_comb \control|sync1|t20|Add0~9 (
// Equation(s):
// \control|sync1|t20|Add0~9_sumout  = SUM(( \control|sync1|sx [3] ) + ( GND ) + ( \control|sync1|t20|Add0~22  ))
// \control|sync1|t20|Add0~10  = CARRY(( \control|sync1|sx [3] ) + ( GND ) + ( \control|sync1|t20|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sx [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~9_sumout ),
	.cout(\control|sync1|t20|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~9 .extended_lut = "off";
defparam \control|sync1|t20|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t20|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N9
cyclonev_lcell_comb \control|sync1|t20|Add0~13 (
// Equation(s):
// \control|sync1|t20|Add0~13_sumout  = SUM(( \control|sync1|sx [4] ) + ( VCC ) + ( \control|sync1|t20|Add0~10  ))
// \control|sync1|t20|Add0~14  = CARRY(( \control|sync1|sx [4] ) + ( VCC ) + ( \control|sync1|t20|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~13_sumout ),
	.cout(\control|sync1|t20|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~13 .extended_lut = "off";
defparam \control|sync1|t20|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t20|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N51
cyclonev_lcell_comb \control|sync1|t20|WideOr0 (
// Equation(s):
// \control|sync1|t20|WideOr0~combout  = ( \control|sync1|t20|Add0~21_sumout  ) # ( !\control|sync1|t20|Add0~21_sumout  & ( (!\control|sync1|sx [0]) # (\control|sync1|t20|Add0~29_sumout ) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t20|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|WideOr0 .extended_lut = "off";
defparam \control|sync1|t20|WideOr0 .lut_mask = 64'hAAFFAAFFFFFFFFFF;
defparam \control|sync1|t20|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N12
cyclonev_lcell_comb \control|sync1|t20|Add0~5 (
// Equation(s):
// \control|sync1|t20|Add0~5_sumout  = SUM(( \control|sync1|sx [5] ) + ( VCC ) + ( \control|sync1|t20|Add0~14  ))
// \control|sync1|t20|Add0~6  = CARRY(( \control|sync1|sx [5] ) + ( VCC ) + ( \control|sync1|t20|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~5_sumout ),
	.cout(\control|sync1|t20|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~5 .extended_lut = "off";
defparam \control|sync1|t20|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t20|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N15
cyclonev_lcell_comb \control|sync1|t20|Add0~1 (
// Equation(s):
// \control|sync1|t20|Add0~1_sumout  = SUM(( \control|sync1|sx [6] ) + ( GND ) + ( \control|sync1|t20|Add0~6  ))
// \control|sync1|t20|Add0~2  = CARRY(( \control|sync1|sx [6] ) + ( GND ) + ( \control|sync1|t20|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~1_sumout ),
	.cout(\control|sync1|t20|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~1 .extended_lut = "off";
defparam \control|sync1|t20|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t20|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N18
cyclonev_lcell_comb \control|sync1|t20|Add0~17 (
// Equation(s):
// \control|sync1|t20|Add0~17_sumout  = SUM(( \control|sync1|sx [7] ) + ( VCC ) + ( \control|sync1|t20|Add0~2  ))
// \control|sync1|t20|Add0~18  = CARRY(( \control|sync1|sx [7] ) + ( VCC ) + ( \control|sync1|t20|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~17_sumout ),
	.cout(\control|sync1|t20|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~17 .extended_lut = "off";
defparam \control|sync1|t20|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t20|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N21
cyclonev_lcell_comb \control|sync1|t20|Add0~38 (
// Equation(s):
// \control|sync1|t20|Add0~38_cout  = CARRY(( \control|sync1|sx [8] ) + ( GND ) + ( \control|sync1|t20|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t20|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~38 .extended_lut = "off";
defparam \control|sync1|t20|Add0~38 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t20|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N24
cyclonev_lcell_comb \control|sync1|t20|Add0~34 (
// Equation(s):
// \control|sync1|t20|Add0~34_cout  = CARRY(( \control|sync1|sx [9] ) + ( VCC ) + ( \control|sync1|t20|Add0~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sx [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t20|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~34 .extended_lut = "off";
defparam \control|sync1|t20|Add0~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t20|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N27
cyclonev_lcell_comb \control|sync1|t20|Add0~25 (
// Equation(s):
// \control|sync1|t20|Add0~25_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t20|Add0~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add0~25 .extended_lut = "off";
defparam \control|sync1|t20|Add0~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t20|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N30
cyclonev_lcell_comb \control|sync1|t20|Add1~22 (
// Equation(s):
// \control|sync1|t20|Add1~22_cout  = CARRY(( \control|sync1|t20|Add0~25_sumout  ) + ( \control|sync1|t20|WideOr0~combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t20|WideOr0~combout ),
	.datad(!\control|sync1|t20|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t20|Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add1~22 .extended_lut = "off";
defparam \control|sync1|t20|Add1~22 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t20|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N33
cyclonev_lcell_comb \control|sync1|t20|Add1~9 (
// Equation(s):
// \control|sync1|t20|Add1~9_sumout  = SUM(( !\control|sync1|t20|Add0~9_sumout  ) + ( GND ) + ( \control|sync1|t20|Add1~22_cout  ))
// \control|sync1|t20|Add1~10  = CARRY(( !\control|sync1|t20|Add0~9_sumout  ) + ( GND ) + ( \control|sync1|t20|Add1~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t20|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add1~9_sumout ),
	.cout(\control|sync1|t20|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add1~9 .extended_lut = "off";
defparam \control|sync1|t20|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \control|sync1|t20|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N36
cyclonev_lcell_comb \control|sync1|t20|Add1~13 (
// Equation(s):
// \control|sync1|t20|Add1~13_sumout  = SUM(( !\control|sync1|t20|Add0~9_sumout  $ (!\control|sync1|t20|Add0~13_sumout ) ) + ( GND ) + ( \control|sync1|t20|Add1~10  ))
// \control|sync1|t20|Add1~14  = CARRY(( !\control|sync1|t20|Add0~9_sumout  $ (!\control|sync1|t20|Add0~13_sumout ) ) + ( GND ) + ( \control|sync1|t20|Add1~10  ))

	.dataa(gnd),
	.datab(!\control|sync1|t20|Add0~9_sumout ),
	.datac(!\control|sync1|t20|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add1~13_sumout ),
	.cout(\control|sync1|t20|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add1~13 .extended_lut = "off";
defparam \control|sync1|t20|Add1~13 .lut_mask = 64'h0000FFFF00003C3C;
defparam \control|sync1|t20|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N39
cyclonev_lcell_comb \control|sync1|t20|Add1~5 (
// Equation(s):
// \control|sync1|t20|Add1~5_sumout  = SUM(( !\control|sync1|t20|Add0~5_sumout  $ (((!\control|sync1|t20|Add0~13_sumout ) # (!\control|sync1|t20|Add0~9_sumout ))) ) + ( GND ) + ( \control|sync1|t20|Add1~14  ))
// \control|sync1|t20|Add1~6  = CARRY(( !\control|sync1|t20|Add0~5_sumout  $ (((!\control|sync1|t20|Add0~13_sumout ) # (!\control|sync1|t20|Add0~9_sumout ))) ) + ( GND ) + ( \control|sync1|t20|Add1~14  ))

	.dataa(!\control|sync1|t20|Add0~13_sumout ),
	.datab(!\control|sync1|t20|Add0~9_sumout ),
	.datac(!\control|sync1|t20|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add1~5_sumout ),
	.cout(\control|sync1|t20|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add1~5 .extended_lut = "off";
defparam \control|sync1|t20|Add1~5 .lut_mask = 64'h0000FFFF00001E1E;
defparam \control|sync1|t20|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N42
cyclonev_lcell_comb \control|sync1|t20|Add1~17 (
// Equation(s):
// \control|sync1|t20|Add1~17_sumout  = SUM(( !\control|sync1|t20|Add0~1_sumout  $ (((!\control|sync1|t20|Add0~5_sumout ) # ((!\control|sync1|t20|Add0~9_sumout ) # (!\control|sync1|t20|Add0~13_sumout )))) ) + ( GND ) + ( \control|sync1|t20|Add1~6  ))
// \control|sync1|t20|Add1~18  = CARRY(( !\control|sync1|t20|Add0~1_sumout  $ (((!\control|sync1|t20|Add0~5_sumout ) # ((!\control|sync1|t20|Add0~9_sumout ) # (!\control|sync1|t20|Add0~13_sumout )))) ) + ( GND ) + ( \control|sync1|t20|Add1~6  ))

	.dataa(!\control|sync1|t20|Add0~5_sumout ),
	.datab(!\control|sync1|t20|Add0~1_sumout ),
	.datac(!\control|sync1|t20|Add0~9_sumout ),
	.datad(!\control|sync1|t20|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add1~17_sumout ),
	.cout(\control|sync1|t20|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add1~17 .extended_lut = "off";
defparam \control|sync1|t20|Add1~17 .lut_mask = 64'h0000FFFF00003336;
defparam \control|sync1|t20|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N57
cyclonev_lcell_comb \control|sync1|t20|Add2~0 (
// Equation(s):
// \control|sync1|t20|Add2~0_combout  = (\control|sync1|t20|Add0~9_sumout  & \control|sync1|t20|Add0~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t20|Add0~9_sumout ),
	.datad(!\control|sync1|t20|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add2~0 .extended_lut = "off";
defparam \control|sync1|t20|Add2~0 .lut_mask = 64'h000F000F000F000F;
defparam \control|sync1|t20|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N45
cyclonev_lcell_comb \control|sync1|t20|Add1~1 (
// Equation(s):
// \control|sync1|t20|Add1~1_sumout  = SUM(( GND ) + ( !\control|sync1|t20|Add0~17_sumout  $ (((!\control|sync1|t20|Add0~5_sumout ) # ((!\control|sync1|t20|Add0~1_sumout ) # (!\control|sync1|t20|Add2~0_combout )))) ) + ( \control|sync1|t20|Add1~18  ))

	.dataa(!\control|sync1|t20|Add0~5_sumout ),
	.datab(!\control|sync1|t20|Add0~1_sumout ),
	.datac(!\control|sync1|t20|Add2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add0~17_sumout ),
	.datag(gnd),
	.cin(\control|sync1|t20|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add1~1 .extended_lut = "off";
defparam \control|sync1|t20|Add1~1 .lut_mask = 64'h0000FE0100000000;
defparam \control|sync1|t20|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N54
cyclonev_lcell_comb \control|sync1|t20|Mux2~0 (
// Equation(s):
// \control|sync1|t20|Mux2~0_combout  = ( !\control|sync1|t20|Add1~5_sumout  & ( (!\control|sync1|t20|Add1~13_sumout  & (!\control|sync1|t20|Add1~17_sumout  & (!\control|sync1|t20|Add1~9_sumout  & !\control|sync1|t20|Add1~1_sumout ))) ) )

	.dataa(!\control|sync1|t20|Add1~13_sumout ),
	.datab(!\control|sync1|t20|Add1~17_sumout ),
	.datac(!\control|sync1|t20|Add1~9_sumout ),
	.datad(!\control|sync1|t20|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Mux2~0 .extended_lut = "off";
defparam \control|sync1|t20|Mux2~0 .lut_mask = 64'h8000800000000000;
defparam \control|sync1|t20|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N30
cyclonev_lcell_comb \control|sync1|t11|Add5~1 (
// Equation(s):
// \control|sync1|t11|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t11|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t11|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t11|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|sync1|t11|Add4~37_sumout ),
	.datac(gnd),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add5~1_sumout ),
	.cout(\control|sync1|t11|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add5~1 .extended_lut = "off";
defparam \control|sync1|t11|Add5~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \control|sync1|t11|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N30
cyclonev_lcell_comb \control|sync1|t11|Add4~41 (
// Equation(s):
// \control|sync1|t11|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t11|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add4~41 .extended_lut = "off";
defparam \control|sync1|t11|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t11|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N33
cyclonev_lcell_comb \control|sync1|t11|Add5~5 (
// Equation(s):
// \control|sync1|t11|Add5~5_sumout  = SUM(( \control|sync1|t11|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t11|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t11|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t11|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t11|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Add5~5 .extended_lut = "off";
defparam \control|sync1|t11|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t11|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t11|Add5~5_sumout ,\control|sync1|t11|Add5~1_sumout ,\control|sync1|t11|Add4~29_sumout ,\control|sync1|t11|Add4~25_sumout ,\control|sync1|t11|Add4~21_sumout ,\control|sync1|t11|Add4~17_sumout ,\control|sync1|t11|Add4~13_sumout ,
\control|sync1|t11|Add4~9_sumout ,\control|sync1|t11|Add4~5_sumout ,\control|sync1|t11|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t11|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t11|Add5~5_sumout ,\control|sync1|t11|Add5~1_sumout ,\control|sync1|t11|Add4~29_sumout ,\control|sync1|t11|Add4~25_sumout ,\control|sync1|t11|Add4~21_sumout ,\control|sync1|t11|Add4~17_sumout ,\control|sync1|t11|Add4~13_sumout ,
\control|sync1|t11|Add4~9_sumout ,\control|sync1|t11|Add4~5_sumout ,\control|sync1|t11|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t11|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N48
cyclonev_lcell_comb \control|sync1|t11|Mux8~4 (
// Equation(s):
// \control|sync1|t11|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (((\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\control|sync1|sx [2]))))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ) # (\control|sync1|sx [2]))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (((\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  & (!\control|sync1|sx 
// [2]))))) # (\control|sync1|sx [0] & ((((\control|sync1|sx [2]))) # (\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t11|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t11|Mux8~4 .lut_mask = 64'h0A551B555F551B55;
defparam \control|sync1|t11|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N36
cyclonev_lcell_comb \control|sync1|t11|Mux8~0 (
// Equation(s):
// \control|sync1|t11|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t11|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t11|Mux8~4_combout  & 
// (\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t11|Mux8~4_combout  & ((\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t11|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t11|Mux8~4_combout  & ((\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t11|Mux8~4_combout  & 
// (\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t11|Mux8~4_combout ),
	.datag(!\control|sync1|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t11|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t11|Mux8~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \control|sync1|t11|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N42
cyclonev_lcell_comb \control|sync1|t11|pixel~1 (
// Equation(s):
// \control|sync1|t11|pixel~1_combout  = ( !\control|sync1|sy [7] & ( \control|sync1|t11|Mux8~0_combout  & ( (\control|sync1|sy [8] & (!\control|sync1|sy [6] & (\control|sync1|t20|pixel~0_combout  & \control|sync1|t11|pixel~0_combout ))) ) ) )

	.dataa(!\control|sync1|sy [8]),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|t20|pixel~0_combout ),
	.datad(!\control|sync1|t11|pixel~0_combout ),
	.datae(!\control|sync1|sy [7]),
	.dataf(!\control|sync1|t11|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t11|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t11|pixel~1 .extended_lut = "off";
defparam \control|sync1|t11|pixel~1 .lut_mask = 64'h0000000000040000;
defparam \control|sync1|t11|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N43
dffeas \control|sync1|t11|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t11|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t11|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t11|pixel .is_wysiwyg = "true";
defparam \control|sync1|t11|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N42
cyclonev_lcell_comb \control|sync1|t10|pixel~0 (
// Equation(s):
// \control|sync1|t10|pixel~0_combout  = ( \control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|sy [5] & ( (!\control|sync1|sy [3] & (!\control|sync1|sy[0]~DUPLICATE_q  & (!\control|sync1|sy[2]~DUPLICATE_q  & !\control|sync1|sy[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|sy [5] & ( (((\control|sync1|sy[1]~DUPLICATE_q ) # (\control|sync1|sy[2]~DUPLICATE_q )) # (\control|sync1|sy[0]~DUPLICATE_q )) # (\control|sync1|sy [3]) ) ) )

	.dataa(!\control|sync1|sy [3]),
	.datab(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(!\control|sync1|sy[4]~DUPLICATE_q ),
	.dataf(!\control|sync1|sy [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t10|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|pixel~0 .extended_lut = "off";
defparam \control|sync1|t10|pixel~0 .lut_mask = 64'h7FFF800000000000;
defparam \control|sync1|t10|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N0
cyclonev_lcell_comb \control|sync1|t10|Add4~34 (
// Equation(s):
// \control|sync1|t10|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t10|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~34 .extended_lut = "off";
defparam \control|sync1|t10|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t10|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N3
cyclonev_lcell_comb \control|sync1|t10|Add4~1 (
// Equation(s):
// \control|sync1|t10|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t10|Add4~34_cout  ))
// \control|sync1|t10|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t10|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~1_sumout ),
	.cout(\control|sync1|t10|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~1 .extended_lut = "off";
defparam \control|sync1|t10|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t10|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N6
cyclonev_lcell_comb \control|sync1|t10|Add4~5 (
// Equation(s):
// \control|sync1|t10|Add4~5_sumout  = SUM(( \control|sync1|sy [2] ) + ( VCC ) + ( \control|sync1|t10|Add4~2  ))
// \control|sync1|t10|Add4~6  = CARRY(( \control|sync1|sy [2] ) + ( VCC ) + ( \control|sync1|t10|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~5_sumout ),
	.cout(\control|sync1|t10|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~5 .extended_lut = "off";
defparam \control|sync1|t10|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t10|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N9
cyclonev_lcell_comb \control|sync1|t10|Add4~9 (
// Equation(s):
// \control|sync1|t10|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t10|Add4~6  ))
// \control|sync1|t10|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t10|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~9_sumout ),
	.cout(\control|sync1|t10|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~9 .extended_lut = "off";
defparam \control|sync1|t10|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t10|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N12
cyclonev_lcell_comb \control|sync1|t10|Add4~13 (
// Equation(s):
// \control|sync1|t10|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t10|Add4~10  ))
// \control|sync1|t10|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t10|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~13_sumout ),
	.cout(\control|sync1|t10|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~13 .extended_lut = "off";
defparam \control|sync1|t10|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t10|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N15
cyclonev_lcell_comb \control|sync1|t10|Add4~17 (
// Equation(s):
// \control|sync1|t10|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t10|Add4~14  ))
// \control|sync1|t10|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t10|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~17_sumout ),
	.cout(\control|sync1|t10|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~17 .extended_lut = "off";
defparam \control|sync1|t10|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t10|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N18
cyclonev_lcell_comb \control|sync1|t10|Add4~21 (
// Equation(s):
// \control|sync1|t10|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t10|Add4~18  ))
// \control|sync1|t10|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t10|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~21_sumout ),
	.cout(\control|sync1|t10|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~21 .extended_lut = "off";
defparam \control|sync1|t10|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t10|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N21
cyclonev_lcell_comb \control|sync1|t10|Add4~25 (
// Equation(s):
// \control|sync1|t10|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t10|Add4~22  ))
// \control|sync1|t10|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t10|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~25_sumout ),
	.cout(\control|sync1|t10|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~25 .extended_lut = "off";
defparam \control|sync1|t10|Add4~25 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t10|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N24
cyclonev_lcell_comb \control|sync1|t10|Add4~29 (
// Equation(s):
// \control|sync1|t10|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t10|Add4~26  ))
// \control|sync1|t10|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t10|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~29_sumout ),
	.cout(\control|sync1|t10|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~29 .extended_lut = "off";
defparam \control|sync1|t10|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t10|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N27
cyclonev_lcell_comb \control|sync1|t10|Add4~37 (
// Equation(s):
// \control|sync1|t10|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t10|Add4~30  ))
// \control|sync1|t10|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t10|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~37_sumout ),
	.cout(\control|sync1|t10|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~37 .extended_lut = "off";
defparam \control|sync1|t10|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t10|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N30
cyclonev_lcell_comb \control|sync1|t10|Add5~1 (
// Equation(s):
// \control|sync1|t10|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t10|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t10|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t10|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t10|Add4~37_sumout ),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add5~1_sumout ),
	.cout(\control|sync1|t10|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add5~1 .extended_lut = "off";
defparam \control|sync1|t10|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t10|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N30
cyclonev_lcell_comb \control|sync1|t10|Add4~41 (
// Equation(s):
// \control|sync1|t10|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t10|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add4~41 .extended_lut = "off";
defparam \control|sync1|t10|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t10|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y64_N33
cyclonev_lcell_comb \control|sync1|t10|Add5~5 (
// Equation(s):
// \control|sync1|t10|Add5~5_sumout  = SUM(( \control|sync1|t10|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t10|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t10|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t10|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t10|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Add5~5 .extended_lut = "off";
defparam \control|sync1|t10|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t10|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t10|Add5~5_sumout ,\control|sync1|t10|Add5~1_sumout ,\control|sync1|t10|Add4~29_sumout ,\control|sync1|t10|Add4~25_sumout ,\control|sync1|t10|Add4~21_sumout ,\control|sync1|t10|Add4~17_sumout ,\control|sync1|t10|Add4~13_sumout ,
\control|sync1|t10|Add4~9_sumout ,\control|sync1|t10|Add4~5_sumout ,\control|sync1|t10|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t10|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t10|Add5~5_sumout ,\control|sync1|t10|Add5~1_sumout ,\control|sync1|t10|Add4~29_sumout ,\control|sync1|t10|Add4~25_sumout ,\control|sync1|t10|Add4~21_sumout ,\control|sync1|t10|Add4~17_sumout ,\control|sync1|t10|Add4~13_sumout ,
\control|sync1|t10|Add4~9_sumout ,\control|sync1|t10|Add4~5_sumout ,\control|sync1|t10|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t10|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N24
cyclonev_lcell_comb \control|sync1|t10|Mux8~4 (
// Equation(s):
// \control|sync1|t10|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\control|sync1|sx [0] & 
// (((\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & (((\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t10|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t10|Mux8~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \control|sync1|t10|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N18
cyclonev_lcell_comb \control|sync1|t10|Mux8~0 (
// Equation(s):
// \control|sync1|t10|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t10|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t10|Mux8~4_combout  & 
// (\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t10|Mux8~4_combout  & ((\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t10|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t10|Mux8~4_combout  & ((\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t10|Mux8~4_combout  & 
// (\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t10|Mux8~4_combout ),
	.datag(!\control|sync1|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t10|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t10|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t10|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N30
cyclonev_lcell_comb \control|sync1|t10|pixel~1 (
// Equation(s):
// \control|sync1|t10|pixel~1_combout  = ( !\control|sync1|sy [7] & ( \control|sync1|t10|Mux8~0_combout  & ( (!\control|sync1|sy [6] & (\control|sync1|sy [8] & (\control|sync1|t10|pixel~0_combout  & \control|sync1|t20|pixel~0_combout ))) ) ) )

	.dataa(!\control|sync1|sy [6]),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|t10|pixel~0_combout ),
	.datad(!\control|sync1|t20|pixel~0_combout ),
	.datae(!\control|sync1|sy [7]),
	.dataf(!\control|sync1|t10|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t10|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t10|pixel~1 .extended_lut = "off";
defparam \control|sync1|t10|pixel~1 .lut_mask = 64'h0000000000020000;
defparam \control|sync1|t10|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N31
dffeas \control|sync1|t10|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t10|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t10|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t10|pixel .is_wysiwyg = "true";
defparam \control|sync1|t10|pixel .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y68_N35
dffeas \control|sync1|sy[0] (
	.clk(\control|cmh|co~q ),
	.d(gnd),
	.asdata(\control|sync1|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|sync1|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\control|sync1|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|sy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|sy[0] .is_wysiwyg = "true";
defparam \control|sync1|sy[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N45
cyclonev_lcell_comb \control|sync1|t12|LessThan3~0 (
// Equation(s):
// \control|sync1|t12|LessThan3~0_combout  = ( \control|sync1|sy [3] & ( ((\control|sync1|sy[1]~DUPLICATE_q ) # (\control|sync1|sy [2])) # (\control|sync1|sy [0]) ) )

	.dataa(!\control|sync1|sy [0]),
	.datab(gnd),
	.datac(!\control|sync1|sy [2]),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\control|sync1|sy [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t12|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|LessThan3~0 .extended_lut = "off";
defparam \control|sync1|t12|LessThan3~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \control|sync1|t12|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N54
cyclonev_lcell_comb \control|sync1|t8|pixel~0 (
// Equation(s):
// \control|sync1|t8|pixel~0_combout  = ( \control|sync1|sy [6] & ( \control|sync1|sy [4] & ( (!\control|sync1|sy [5] & (\control|sync1|sy [7] & \control|sync1|t12|LessThan3~0_combout )) ) ) ) # ( \control|sync1|sy [6] & ( !\control|sync1|sy [4] & ( 
// (\control|sync1|sy [5] & (\control|sync1|sy [7] & !\control|sync1|t12|LessThan3~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [5]),
	.datac(!\control|sync1|sy [7]),
	.datad(!\control|sync1|t12|LessThan3~0_combout ),
	.datae(!\control|sync1|sy [6]),
	.dataf(!\control|sync1|sy [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t8|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|pixel~0 .extended_lut = "off";
defparam \control|sync1|t8|pixel~0 .lut_mask = 64'h000003000000000C;
defparam \control|sync1|t8|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N0
cyclonev_lcell_comb \control|sync1|t8|Add4~34 (
// Equation(s):
// \control|sync1|t8|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t8|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~34 .extended_lut = "off";
defparam \control|sync1|t8|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t8|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N3
cyclonev_lcell_comb \control|sync1|t8|Add4~1 (
// Equation(s):
// \control|sync1|t8|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t8|Add4~34_cout  ))
// \control|sync1|t8|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t8|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~1_sumout ),
	.cout(\control|sync1|t8|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~1 .extended_lut = "off";
defparam \control|sync1|t8|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t8|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N6
cyclonev_lcell_comb \control|sync1|t8|Add4~5 (
// Equation(s):
// \control|sync1|t8|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t8|Add4~2  ))
// \control|sync1|t8|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t8|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~5_sumout ),
	.cout(\control|sync1|t8|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~5 .extended_lut = "off";
defparam \control|sync1|t8|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t8|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N9
cyclonev_lcell_comb \control|sync1|t8|Add4~9 (
// Equation(s):
// \control|sync1|t8|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t8|Add4~6  ))
// \control|sync1|t8|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t8|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~9_sumout ),
	.cout(\control|sync1|t8|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~9 .extended_lut = "off";
defparam \control|sync1|t8|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t8|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N12
cyclonev_lcell_comb \control|sync1|t8|Add4~13 (
// Equation(s):
// \control|sync1|t8|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t8|Add4~10  ))
// \control|sync1|t8|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t8|Add4~10  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~13_sumout ),
	.cout(\control|sync1|t8|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~13 .extended_lut = "off";
defparam \control|sync1|t8|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \control|sync1|t8|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N15
cyclonev_lcell_comb \control|sync1|t8|Add4~17 (
// Equation(s):
// \control|sync1|t8|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t8|Add4~14  ))
// \control|sync1|t8|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t8|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~17_sumout ),
	.cout(\control|sync1|t8|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~17 .extended_lut = "off";
defparam \control|sync1|t8|Add4~17 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t8|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N18
cyclonev_lcell_comb \control|sync1|t8|Add4~21 (
// Equation(s):
// \control|sync1|t8|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t8|Add4~18  ))
// \control|sync1|t8|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t8|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~21_sumout ),
	.cout(\control|sync1|t8|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~21 .extended_lut = "off";
defparam \control|sync1|t8|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t8|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N21
cyclonev_lcell_comb \control|sync1|t8|Add4~25 (
// Equation(s):
// \control|sync1|t8|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t8|Add4~22  ))
// \control|sync1|t8|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t8|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~25_sumout ),
	.cout(\control|sync1|t8|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~25 .extended_lut = "off";
defparam \control|sync1|t8|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t8|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N24
cyclonev_lcell_comb \control|sync1|t8|Add4~29 (
// Equation(s):
// \control|sync1|t8|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t8|Add4~26  ))
// \control|sync1|t8|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t8|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~29_sumout ),
	.cout(\control|sync1|t8|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~29 .extended_lut = "off";
defparam \control|sync1|t8|Add4~29 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t8|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N27
cyclonev_lcell_comb \control|sync1|t8|Add4~37 (
// Equation(s):
// \control|sync1|t8|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t8|Add4~30  ))
// \control|sync1|t8|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t8|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~37_sumout ),
	.cout(\control|sync1|t8|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~37 .extended_lut = "off";
defparam \control|sync1|t8|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t8|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N30
cyclonev_lcell_comb \control|sync1|t8|Add5~1 (
// Equation(s):
// \control|sync1|t8|Add5~1_sumout  = SUM(( \control|sync1|t8|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))
// \control|sync1|t8|Add5~2  = CARRY(( \control|sync1|t8|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|sync1|t20|Mux2~0_combout ),
	.datac(!\control|sync1|t8|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add5~1_sumout ),
	.cout(\control|sync1|t8|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add5~1 .extended_lut = "off";
defparam \control|sync1|t8|Add5~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control|sync1|t8|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N30
cyclonev_lcell_comb \control|sync1|t8|Add4~41 (
// Equation(s):
// \control|sync1|t8|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t8|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add4~41 .extended_lut = "off";
defparam \control|sync1|t8|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t8|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N33
cyclonev_lcell_comb \control|sync1|t8|Add5~5 (
// Equation(s):
// \control|sync1|t8|Add5~5_sumout  = SUM(( \control|sync1|t8|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t8|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t8|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t8|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t8|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Add5~5 .extended_lut = "off";
defparam \control|sync1|t8|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t8|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t8|Add5~5_sumout ,\control|sync1|t8|Add5~1_sumout ,\control|sync1|t8|Add4~29_sumout ,\control|sync1|t8|Add4~25_sumout ,\control|sync1|t8|Add4~21_sumout ,\control|sync1|t8|Add4~17_sumout ,\control|sync1|t8|Add4~13_sumout ,
\control|sync1|t8|Add4~9_sumout ,\control|sync1|t8|Add4~5_sumout ,\control|sync1|t8|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t8|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t8|Add5~5_sumout ,\control|sync1|t8|Add5~1_sumout ,\control|sync1|t8|Add4~29_sumout ,\control|sync1|t8|Add4~25_sumout ,\control|sync1|t8|Add4~21_sumout ,\control|sync1|t8|Add4~17_sumout ,\control|sync1|t8|Add4~13_sumout ,
\control|sync1|t8|Add4~9_sumout ,\control|sync1|t8|Add4~5_sumout ,\control|sync1|t8|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t8|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N36
cyclonev_lcell_comb \control|sync1|t8|Mux8~4 (
// Equation(s):
// \control|sync1|t8|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (((\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\control|sync1|sx [2]))))) # (\control|sync1|sx [0] & ((((\control|sync1|sx [2]))) # 
// (\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [0] & (\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  & (!\control|sync1|sx [2]))) # (\control|sync1|sx [0] & 
// (((\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\control|sync1|sx [2]))))) ) )

	.dataa(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t8|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t8|Mux8~4 .lut_mask = 64'h1D330C331D333F33;
defparam \control|sync1|t8|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N36
cyclonev_lcell_comb \control|sync1|t8|Mux8~0 (
// Equation(s):
// \control|sync1|t8|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t8|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t8|Mux8~4_combout  & 
// ((\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t8|Mux8~4_combout  & (\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & 
// (((\control|sync1|t8|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t8|Mux8~4_combout  & (\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\control|sync1|t8|Mux8~4_combout  & 
// ((\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t8|Mux8~4_combout ),
	.datag(!\control|sync1|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t8|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t8|Mux8~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \control|sync1|t8|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N39
cyclonev_lcell_comb \control|sync1|t8|pixel~1 (
// Equation(s):
// \control|sync1|t8|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t8|Mux8~0_combout  & ( (\control|sync1|t8|pixel~0_combout  & !\control|sync1|sy [8]) ) ) )

	.dataa(!\control|sync1|t8|pixel~0_combout ),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t8|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t8|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t8|pixel~1 .extended_lut = "off";
defparam \control|sync1|t8|pixel~1 .lut_mask = 64'h0000000000004444;
defparam \control|sync1|t8|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N40
dffeas \control|sync1|t8|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t8|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t8|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t8|pixel .is_wysiwyg = "true";
defparam \control|sync1|t8|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N48
cyclonev_lcell_comb \control|sync1|t12|pixel~0 (
// Equation(s):
// \control|sync1|t12|pixel~0_combout  = ( \control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|sy [5] & ( (!\control|sync1|sy [3]) # ((!\control|sync1|sy[0]~DUPLICATE_q  & (!\control|sync1|sy[2]~DUPLICATE_q  & !\control|sync1|sy[1]~DUPLICATE_q ))) ) ) ) # ( 
// !\control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|sy [5] & ( (\control|sync1|sy [3] & (((\control|sync1|sy[1]~DUPLICATE_q ) # (\control|sync1|sy[2]~DUPLICATE_q )) # (\control|sync1|sy[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\control|sync1|sy [3]),
	.datab(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(!\control|sync1|sy[4]~DUPLICATE_q ),
	.dataf(!\control|sync1|sy [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t12|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|pixel~0 .extended_lut = "off";
defparam \control|sync1|t12|pixel~0 .lut_mask = 64'h000000001555EAAA;
defparam \control|sync1|t12|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N0
cyclonev_lcell_comb \control|sync1|t12|Add4~34 (
// Equation(s):
// \control|sync1|t12|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t12|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~34 .extended_lut = "off";
defparam \control|sync1|t12|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t12|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N3
cyclonev_lcell_comb \control|sync1|t12|Add4~1 (
// Equation(s):
// \control|sync1|t12|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t12|Add4~34_cout  ))
// \control|sync1|t12|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t12|Add4~34_cout  ))

	.dataa(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~1_sumout ),
	.cout(\control|sync1|t12|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~1 .extended_lut = "off";
defparam \control|sync1|t12|Add4~1 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t12|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N6
cyclonev_lcell_comb \control|sync1|t12|Add4~5 (
// Equation(s):
// \control|sync1|t12|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t12|Add4~2  ))
// \control|sync1|t12|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t12|Add4~2  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~5_sumout ),
	.cout(\control|sync1|t12|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~5 .extended_lut = "off";
defparam \control|sync1|t12|Add4~5 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t12|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N9
cyclonev_lcell_comb \control|sync1|t12|Add4~9 (
// Equation(s):
// \control|sync1|t12|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t12|Add4~6  ))
// \control|sync1|t12|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t12|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~9_sumout ),
	.cout(\control|sync1|t12|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~9 .extended_lut = "off";
defparam \control|sync1|t12|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t12|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N12
cyclonev_lcell_comb \control|sync1|t12|Add4~13 (
// Equation(s):
// \control|sync1|t12|Add4~13_sumout  = SUM(( \control|sync1|sy [4] ) + ( VCC ) + ( \control|sync1|t12|Add4~10  ))
// \control|sync1|t12|Add4~14  = CARRY(( \control|sync1|sy [4] ) + ( VCC ) + ( \control|sync1|t12|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~13_sumout ),
	.cout(\control|sync1|t12|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~13 .extended_lut = "off";
defparam \control|sync1|t12|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t12|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N15
cyclonev_lcell_comb \control|sync1|t12|Add4~17 (
// Equation(s):
// \control|sync1|t12|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t12|Add4~14  ))
// \control|sync1|t12|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t12|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~17_sumout ),
	.cout(\control|sync1|t12|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~17 .extended_lut = "off";
defparam \control|sync1|t12|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t12|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N18
cyclonev_lcell_comb \control|sync1|t12|Add4~21 (
// Equation(s):
// \control|sync1|t12|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t12|Add4~18  ))
// \control|sync1|t12|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t12|Add4~18  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~21_sumout ),
	.cout(\control|sync1|t12|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~21 .extended_lut = "off";
defparam \control|sync1|t12|Add4~21 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t12|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N21
cyclonev_lcell_comb \control|sync1|t12|Add4~25 (
// Equation(s):
// \control|sync1|t12|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t12|Add4~22  ))
// \control|sync1|t12|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t12|Add4~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~25_sumout ),
	.cout(\control|sync1|t12|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~25 .extended_lut = "off";
defparam \control|sync1|t12|Add4~25 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t12|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N24
cyclonev_lcell_comb \control|sync1|t12|Add4~29 (
// Equation(s):
// \control|sync1|t12|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t12|Add4~26  ))
// \control|sync1|t12|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t12|Add4~26  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~29_sumout ),
	.cout(\control|sync1|t12|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~29 .extended_lut = "off";
defparam \control|sync1|t12|Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \control|sync1|t12|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N27
cyclonev_lcell_comb \control|sync1|t12|Add4~37 (
// Equation(s):
// \control|sync1|t12|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t12|Add4~30  ))
// \control|sync1|t12|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t12|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~37_sumout ),
	.cout(\control|sync1|t12|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~37 .extended_lut = "off";
defparam \control|sync1|t12|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t12|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N30
cyclonev_lcell_comb \control|sync1|t12|Add5~1 (
// Equation(s):
// \control|sync1|t12|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t12|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t12|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t12|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|sync1|t12|Add4~37_sumout ),
	.datac(gnd),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add5~1_sumout ),
	.cout(\control|sync1|t12|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add5~1 .extended_lut = "off";
defparam \control|sync1|t12|Add5~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \control|sync1|t12|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N30
cyclonev_lcell_comb \control|sync1|t12|Add4~41 (
// Equation(s):
// \control|sync1|t12|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t12|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add4~41 .extended_lut = "off";
defparam \control|sync1|t12|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t12|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N33
cyclonev_lcell_comb \control|sync1|t12|Add5~5 (
// Equation(s):
// \control|sync1|t12|Add5~5_sumout  = SUM(( \control|sync1|t12|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t12|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t12|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t12|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t12|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Add5~5 .extended_lut = "off";
defparam \control|sync1|t12|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t12|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t12|Add5~5_sumout ,\control|sync1|t12|Add5~1_sumout ,\control|sync1|t12|Add4~29_sumout ,\control|sync1|t12|Add4~25_sumout ,\control|sync1|t12|Add4~21_sumout ,\control|sync1|t12|Add4~17_sumout ,\control|sync1|t12|Add4~13_sumout ,
\control|sync1|t12|Add4~9_sumout ,\control|sync1|t12|Add4~5_sumout ,\control|sync1|t12|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t12|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t12|Add5~5_sumout ,\control|sync1|t12|Add5~1_sumout ,\control|sync1|t12|Add4~29_sumout ,\control|sync1|t12|Add4~25_sumout ,\control|sync1|t12|Add4~21_sumout ,\control|sync1|t12|Add4~17_sumout ,\control|sync1|t12|Add4~13_sumout ,
\control|sync1|t12|Add4~9_sumout ,\control|sync1|t12|Add4~5_sumout ,\control|sync1|t12|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t12|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N51
cyclonev_lcell_comb \control|sync1|t12|Mux8~4 (
// Equation(s):
// \control|sync1|t12|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (((\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\control|sync1|sx [2]))))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ) # (\control|sync1|sx [2]))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (((\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  & (!\control|sync1|sx 
// [2]))))) # (\control|sync1|sx [0] & ((((\control|sync1|sx [2]))) # (\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t12|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t12|Mux8~4 .lut_mask = 64'h0A551B555F551B55;
defparam \control|sync1|t12|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y66_N6
cyclonev_lcell_comb \control|sync1|t12|Mux8~0 (
// Equation(s):
// \control|sync1|t12|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t12|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t12|Mux8~4_combout  & 
// ((\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t12|Mux8~4_combout  & (\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t12|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t12|Mux8~4_combout  & (\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\control|sync1|t12|Mux8~4_combout  & 
// ((\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t12|Mux8~4_combout ),
	.datag(!\control|sync1|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t12|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t12|Mux8~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \control|sync1|t12|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N51
cyclonev_lcell_comb \control|sync1|t12|pixel~1 (
// Equation(s):
// \control|sync1|t12|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t12|Mux8~0_combout  & ( (\control|sync1|sy [8] & (!\control|sync1|sy [6] & (!\control|sync1|sy [7] & \control|sync1|t12|pixel~0_combout ))) ) ) )

	.dataa(!\control|sync1|sy [8]),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|sy [7]),
	.datad(!\control|sync1|t12|pixel~0_combout ),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t12|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t12|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t12|pixel~1 .extended_lut = "off";
defparam \control|sync1|t12|pixel~1 .lut_mask = 64'h0000000000000040;
defparam \control|sync1|t12|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N52
dffeas \control|sync1|t12|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t12|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t12|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t12|pixel .is_wysiwyg = "true";
defparam \control|sync1|t12|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N36
cyclonev_lcell_comb \control|sync1|t3|LessThan2~0 (
// Equation(s):
// \control|sync1|t3|LessThan2~0_combout  = ( !\control|sync1|sy [3] & ( (!\control|sync1|sy [2]) # ((!\control|sync1|sy[0]~DUPLICATE_q  & !\control|sync1|sy[1]~DUPLICATE_q )) ) )

	.dataa(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(!\control|sync1|sy [2]),
	.datae(gnd),
	.dataf(!\control|sync1|sy [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t3|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|LessThan2~0 .extended_lut = "off";
defparam \control|sync1|t3|LessThan2~0 .lut_mask = 64'hFFA0FFA000000000;
defparam \control|sync1|t3|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N39
cyclonev_lcell_comb \control|sync1|t7|pixel~0 (
// Equation(s):
// \control|sync1|t7|pixel~0_combout  = ( \control|sync1|sy [7] & ( (\control|sync1|sy [6] & (!\control|sync1|sy [5] & (!\control|sync1|sy[4]~DUPLICATE_q  $ (\control|sync1|t3|LessThan2~0_combout )))) ) )

	.dataa(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datab(!\control|sync1|t3|LessThan2~0_combout ),
	.datac(!\control|sync1|sy [6]),
	.datad(!\control|sync1|sy [5]),
	.datae(!\control|sync1|sy [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t7|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|pixel~0 .extended_lut = "off";
defparam \control|sync1|t7|pixel~0 .lut_mask = 64'h0000090000000900;
defparam \control|sync1|t7|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N0
cyclonev_lcell_comb \control|sync1|t7|Add4~34 (
// Equation(s):
// \control|sync1|t7|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t7|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~34 .extended_lut = "off";
defparam \control|sync1|t7|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t7|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N3
cyclonev_lcell_comb \control|sync1|t7|Add4~1 (
// Equation(s):
// \control|sync1|t7|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t7|Add4~34_cout  ))
// \control|sync1|t7|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t7|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~1_sumout ),
	.cout(\control|sync1|t7|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~1 .extended_lut = "off";
defparam \control|sync1|t7|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t7|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N6
cyclonev_lcell_comb \control|sync1|t7|Add4~5 (
// Equation(s):
// \control|sync1|t7|Add4~5_sumout  = SUM(( \control|sync1|sy [2] ) + ( GND ) + ( \control|sync1|t7|Add4~2  ))
// \control|sync1|t7|Add4~6  = CARRY(( \control|sync1|sy [2] ) + ( GND ) + ( \control|sync1|t7|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~5_sumout ),
	.cout(\control|sync1|t7|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~5 .extended_lut = "off";
defparam \control|sync1|t7|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t7|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N9
cyclonev_lcell_comb \control|sync1|t7|Add4~9 (
// Equation(s):
// \control|sync1|t7|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t7|Add4~6  ))
// \control|sync1|t7|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t7|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~9_sumout ),
	.cout(\control|sync1|t7|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~9 .extended_lut = "off";
defparam \control|sync1|t7|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t7|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N12
cyclonev_lcell_comb \control|sync1|t7|Add4~13 (
// Equation(s):
// \control|sync1|t7|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t7|Add4~10  ))
// \control|sync1|t7|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t7|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~13_sumout ),
	.cout(\control|sync1|t7|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~13 .extended_lut = "off";
defparam \control|sync1|t7|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t7|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N15
cyclonev_lcell_comb \control|sync1|t7|Add4~17 (
// Equation(s):
// \control|sync1|t7|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t7|Add4~14  ))
// \control|sync1|t7|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t7|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~17_sumout ),
	.cout(\control|sync1|t7|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~17 .extended_lut = "off";
defparam \control|sync1|t7|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t7|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N18
cyclonev_lcell_comb \control|sync1|t7|Add4~21 (
// Equation(s):
// \control|sync1|t7|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t7|Add4~18  ))
// \control|sync1|t7|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t7|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~21_sumout ),
	.cout(\control|sync1|t7|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~21 .extended_lut = "off";
defparam \control|sync1|t7|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t7|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N21
cyclonev_lcell_comb \control|sync1|t7|Add4~25 (
// Equation(s):
// \control|sync1|t7|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t7|Add4~22  ))
// \control|sync1|t7|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t7|Add4~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~25_sumout ),
	.cout(\control|sync1|t7|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~25 .extended_lut = "off";
defparam \control|sync1|t7|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|t7|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N24
cyclonev_lcell_comb \control|sync1|t7|Add4~29 (
// Equation(s):
// \control|sync1|t7|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t7|Add4~26  ))
// \control|sync1|t7|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t7|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~29_sumout ),
	.cout(\control|sync1|t7|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~29 .extended_lut = "off";
defparam \control|sync1|t7|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t7|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N27
cyclonev_lcell_comb \control|sync1|t7|Add4~37 (
// Equation(s):
// \control|sync1|t7|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t7|Add4~30  ))
// \control|sync1|t7|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t7|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~37_sumout ),
	.cout(\control|sync1|t7|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~37 .extended_lut = "off";
defparam \control|sync1|t7|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t7|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N0
cyclonev_lcell_comb \control|sync1|t7|Add5~1 (
// Equation(s):
// \control|sync1|t7|Add5~1_sumout  = SUM(( \control|sync1|t7|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))
// \control|sync1|t7|Add5~2  = CARRY(( \control|sync1|t7|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|sync1|t20|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\control|sync1|t7|Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add5~1_sumout ),
	.cout(\control|sync1|t7|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add5~1 .extended_lut = "off";
defparam \control|sync1|t7|Add5~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \control|sync1|t7|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N30
cyclonev_lcell_comb \control|sync1|t7|Add4~41 (
// Equation(s):
// \control|sync1|t7|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t7|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add4~41 .extended_lut = "off";
defparam \control|sync1|t7|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t7|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N3
cyclonev_lcell_comb \control|sync1|t7|Add5~5 (
// Equation(s):
// \control|sync1|t7|Add5~5_sumout  = SUM(( \control|sync1|t7|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t7|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t7|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t7|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t7|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Add5~5 .extended_lut = "off";
defparam \control|sync1|t7|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t7|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t7|Add5~5_sumout ,\control|sync1|t7|Add5~1_sumout ,\control|sync1|t7|Add4~29_sumout ,\control|sync1|t7|Add4~25_sumout ,\control|sync1|t7|Add4~21_sumout ,\control|sync1|t7|Add4~17_sumout ,\control|sync1|t7|Add4~13_sumout ,
\control|sync1|t7|Add4~9_sumout ,\control|sync1|t7|Add4~5_sumout ,\control|sync1|t7|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t7|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t7|Add5~5_sumout ,\control|sync1|t7|Add5~1_sumout ,\control|sync1|t7|Add4~29_sumout ,\control|sync1|t7|Add4~25_sumout ,\control|sync1|t7|Add4~21_sumout ,\control|sync1|t7|Add4~17_sumout ,\control|sync1|t7|Add4~13_sumout ,
\control|sync1|t7|Add4~9_sumout ,\control|sync1|t7|Add4~5_sumout ,\control|sync1|t7|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t7|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N3
cyclonev_lcell_comb \control|sync1|t7|Mux8~4 (
// Equation(s):
// \control|sync1|t7|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) 
// # (\control|sync1|sx [0] & ((((\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t7|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t7|Mux8~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \control|sync1|t7|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N48
cyclonev_lcell_comb \control|sync1|t7|Mux8~0 (
// Equation(s):
// \control|sync1|t7|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t7|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t7|Mux8~4_combout  & 
// (\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t7|Mux8~4_combout  & ((\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t7|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t7|Mux8~4_combout  & ((\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t7|Mux8~4_combout  & 
// (\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t7|Mux8~4_combout ),
	.datag(!\control|sync1|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t7|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t7|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t7|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N54
cyclonev_lcell_comb \control|sync1|t7|pixel~1 (
// Equation(s):
// \control|sync1|t7|pixel~1_combout  = ( \control|sync1|t7|Mux8~0_combout  & ( (\control|sync1|t20|pixel~0_combout  & (\control|sync1|t7|pixel~0_combout  & !\control|sync1|sy [8])) ) )

	.dataa(!\control|sync1|t20|pixel~0_combout ),
	.datab(!\control|sync1|t7|pixel~0_combout ),
	.datac(gnd),
	.datad(!\control|sync1|sy [8]),
	.datae(gnd),
	.dataf(!\control|sync1|t7|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t7|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t7|pixel~1 .extended_lut = "off";
defparam \control|sync1|t7|pixel~1 .lut_mask = 64'h0000000011001100;
defparam \control|sync1|t7|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N56
dffeas \control|sync1|t7|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t7|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t7|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t7|pixel .is_wysiwyg = "true";
defparam \control|sync1|t7|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N12
cyclonev_lcell_comb \control|sync1|t9|pixel~0 (
// Equation(s):
// \control|sync1|t9|pixel~0_combout  = ( !\control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|t1|LessThan3~0_combout  & ( (\control|sync1|sy [7] & (\control|sync1|sy [5] & \control|sync1|sy [6])) ) ) ) # ( \control|sync1|sy[4]~DUPLICATE_q  & ( 
// !\control|sync1|t1|LessThan3~0_combout  & ( (\control|sync1|sy [7] & (\control|sync1|sy [5] & \control|sync1|sy [6])) ) ) )

	.dataa(!\control|sync1|sy [7]),
	.datab(!\control|sync1|sy [5]),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(!\control|sync1|sy[4]~DUPLICATE_q ),
	.dataf(!\control|sync1|t1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t9|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|pixel~0 .extended_lut = "off";
defparam \control|sync1|t9|pixel~0 .lut_mask = 64'h0000010101010000;
defparam \control|sync1|t9|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N0
cyclonev_lcell_comb \control|sync1|t9|Add4~34 (
// Equation(s):
// \control|sync1|t9|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t9|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~34 .extended_lut = "off";
defparam \control|sync1|t9|Add4~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t9|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N3
cyclonev_lcell_comb \control|sync1|t9|Add4~1 (
// Equation(s):
// \control|sync1|t9|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t9|Add4~34_cout  ))
// \control|sync1|t9|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t9|Add4~34_cout  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~1_sumout ),
	.cout(\control|sync1|t9|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~1 .extended_lut = "off";
defparam \control|sync1|t9|Add4~1 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t9|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N6
cyclonev_lcell_comb \control|sync1|t9|Add4~5 (
// Equation(s):
// \control|sync1|t9|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t9|Add4~2  ))
// \control|sync1|t9|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t9|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~5_sumout ),
	.cout(\control|sync1|t9|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~5 .extended_lut = "off";
defparam \control|sync1|t9|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t9|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N9
cyclonev_lcell_comb \control|sync1|t9|Add4~9 (
// Equation(s):
// \control|sync1|t9|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t9|Add4~6  ))
// \control|sync1|t9|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t9|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~9_sumout ),
	.cout(\control|sync1|t9|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~9 .extended_lut = "off";
defparam \control|sync1|t9|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t9|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N12
cyclonev_lcell_comb \control|sync1|t9|Add4~13 (
// Equation(s):
// \control|sync1|t9|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t9|Add4~10  ))
// \control|sync1|t9|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t9|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~13_sumout ),
	.cout(\control|sync1|t9|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~13 .extended_lut = "off";
defparam \control|sync1|t9|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t9|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N15
cyclonev_lcell_comb \control|sync1|t9|Add4~17 (
// Equation(s):
// \control|sync1|t9|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t9|Add4~14  ))
// \control|sync1|t9|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t9|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~17_sumout ),
	.cout(\control|sync1|t9|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~17 .extended_lut = "off";
defparam \control|sync1|t9|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t9|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N18
cyclonev_lcell_comb \control|sync1|t9|Add4~21 (
// Equation(s):
// \control|sync1|t9|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t9|Add4~18  ))
// \control|sync1|t9|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t9|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~21_sumout ),
	.cout(\control|sync1|t9|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~21 .extended_lut = "off";
defparam \control|sync1|t9|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t9|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N21
cyclonev_lcell_comb \control|sync1|t9|Add4~25 (
// Equation(s):
// \control|sync1|t9|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t9|Add4~22  ))
// \control|sync1|t9|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t9|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~25_sumout ),
	.cout(\control|sync1|t9|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~25 .extended_lut = "off";
defparam \control|sync1|t9|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t9|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N24
cyclonev_lcell_comb \control|sync1|t9|Add4~29 (
// Equation(s):
// \control|sync1|t9|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t9|Add4~26  ))
// \control|sync1|t9|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t9|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~29_sumout ),
	.cout(\control|sync1|t9|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~29 .extended_lut = "off";
defparam \control|sync1|t9|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t9|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N27
cyclonev_lcell_comb \control|sync1|t9|Add4~37 (
// Equation(s):
// \control|sync1|t9|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t9|Add4~30  ))
// \control|sync1|t9|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t9|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~37_sumout ),
	.cout(\control|sync1|t9|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~37 .extended_lut = "off";
defparam \control|sync1|t9|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t9|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N0
cyclonev_lcell_comb \control|sync1|t9|Add5~1 (
// Equation(s):
// \control|sync1|t9|Add5~1_sumout  = SUM(( \control|sync1|t9|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))
// \control|sync1|t9|Add5~2  = CARRY(( \control|sync1|t9|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|sync1|t20|Mux2~0_combout ),
	.datac(!\control|sync1|t9|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add5~1_sumout ),
	.cout(\control|sync1|t9|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add5~1 .extended_lut = "off";
defparam \control|sync1|t9|Add5~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \control|sync1|t9|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y66_N30
cyclonev_lcell_comb \control|sync1|t9|Add4~41 (
// Equation(s):
// \control|sync1|t9|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t9|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add4~41 .extended_lut = "off";
defparam \control|sync1|t9|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t9|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N3
cyclonev_lcell_comb \control|sync1|t9|Add5~5 (
// Equation(s):
// \control|sync1|t9|Add5~5_sumout  = SUM(( \control|sync1|t9|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t9|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t9|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t9|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t9|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Add5~5 .extended_lut = "off";
defparam \control|sync1|t9|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t9|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t9|Add5~5_sumout ,\control|sync1|t9|Add5~1_sumout ,\control|sync1|t9|Add4~29_sumout ,\control|sync1|t9|Add4~25_sumout ,\control|sync1|t9|Add4~21_sumout ,\control|sync1|t9|Add4~17_sumout ,\control|sync1|t9|Add4~13_sumout ,
\control|sync1|t9|Add4~9_sumout ,\control|sync1|t9|Add4~5_sumout ,\control|sync1|t9|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t9|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t9|Add5~5_sumout ,\control|sync1|t9|Add5~1_sumout ,\control|sync1|t9|Add4~29_sumout ,\control|sync1|t9|Add4~25_sumout ,\control|sync1|t9|Add4~21_sumout ,\control|sync1|t9|Add4~17_sumout ,\control|sync1|t9|Add4~13_sumout ,
\control|sync1|t9|Add4~9_sumout ,\control|sync1|t9|Add4~5_sumout ,\control|sync1|t9|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t9|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N24
cyclonev_lcell_comb \control|sync1|t9|Mux8~4 (
// Equation(s):
// \control|sync1|t9|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\control|sync1|sx [0] & 
// (((\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & (((\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t9|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t9|Mux8~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \control|sync1|t9|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N9
cyclonev_lcell_comb \control|sync1|t9|Mux8~0 (
// Equation(s):
// \control|sync1|t9|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t9|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t9|Mux8~4_combout  & 
// (\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t9|Mux8~4_combout  & ((\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t9|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t9|Mux8~4_combout  & ((\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t9|Mux8~4_combout  & 
// (\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t9|Mux8~4_combout ),
	.datag(!\control|sync1|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t9|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t9|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t9|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N15
cyclonev_lcell_comb \control|sync1|t9|pixel~1 (
// Equation(s):
// \control|sync1|t9|pixel~1_combout  = ( \control|sync1|t9|pixel~0_combout  & ( \control|sync1|t9|Mux8~0_combout  & ( (!\control|sync1|sy [8] & \control|sync1|t20|pixel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(!\control|sync1|t20|pixel~0_combout ),
	.datae(!\control|sync1|t9|pixel~0_combout ),
	.dataf(!\control|sync1|t9|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t9|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t9|pixel~1 .extended_lut = "off";
defparam \control|sync1|t9|pixel~1 .lut_mask = 64'h00000000000000F0;
defparam \control|sync1|t9|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N17
dffeas \control|sync1|t9|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t9|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t9|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t9|pixel .is_wysiwyg = "true";
defparam \control|sync1|t9|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N30
cyclonev_lcell_comb \control|sync1|always2~9 (
// Equation(s):
// \control|sync1|always2~9_combout  = ( !\control|sync1|t7|pixel~q  & ( !\control|sync1|t9|pixel~q  & ( (!\control|sync1|t11|pixel~q  & (!\control|sync1|t10|pixel~q  & (!\control|sync1|t8|pixel~q  & !\control|sync1|t12|pixel~q ))) ) ) )

	.dataa(!\control|sync1|t11|pixel~q ),
	.datab(!\control|sync1|t10|pixel~q ),
	.datac(!\control|sync1|t8|pixel~q ),
	.datad(!\control|sync1|t12|pixel~q ),
	.datae(!\control|sync1|t7|pixel~q ),
	.dataf(!\control|sync1|t9|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~9 .extended_lut = "off";
defparam \control|sync1|always2~9 .lut_mask = 64'h8000000000000000;
defparam \control|sync1|always2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N57
cyclonev_lcell_comb \control|sync1|t20|pixel~1 (
// Equation(s):
// \control|sync1|t20|pixel~1_combout  = ( \control|sync1|sy [7] & ( (!\control|sync1|sy [5] & (\control|sync1|sy [6] & (!\control|sync1|sy [4] $ (!\control|sync1|t12|LessThan3~0_combout )))) ) )

	.dataa(!\control|sync1|sy [5]),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|sy [4]),
	.datad(!\control|sync1|t12|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|sy [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|pixel~1 .extended_lut = "off";
defparam \control|sync1|t20|pixel~1 .lut_mask = 64'h0000000002200220;
defparam \control|sync1|t20|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N0
cyclonev_lcell_comb \control|sync1|t20|Add4~34 (
// Equation(s):
// \control|sync1|t20|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t20|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~34 .extended_lut = "off";
defparam \control|sync1|t20|Add4~34 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t20|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N3
cyclonev_lcell_comb \control|sync1|t20|Add4~1 (
// Equation(s):
// \control|sync1|t20|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t20|Add4~34_cout  ))
// \control|sync1|t20|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t20|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~1_sumout ),
	.cout(\control|sync1|t20|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~1 .extended_lut = "off";
defparam \control|sync1|t20|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t20|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N6
cyclonev_lcell_comb \control|sync1|t20|Add4~5 (
// Equation(s):
// \control|sync1|t20|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t20|Add4~2  ))
// \control|sync1|t20|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t20|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~5_sumout ),
	.cout(\control|sync1|t20|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~5 .extended_lut = "off";
defparam \control|sync1|t20|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t20|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N9
cyclonev_lcell_comb \control|sync1|t20|Add4~9 (
// Equation(s):
// \control|sync1|t20|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t20|Add4~6  ))
// \control|sync1|t20|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t20|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~9_sumout ),
	.cout(\control|sync1|t20|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~9 .extended_lut = "off";
defparam \control|sync1|t20|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t20|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N12
cyclonev_lcell_comb \control|sync1|t20|Add4~13 (
// Equation(s):
// \control|sync1|t20|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t20|Add4~10  ))
// \control|sync1|t20|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t20|Add4~10  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~13_sumout ),
	.cout(\control|sync1|t20|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~13 .extended_lut = "off";
defparam \control|sync1|t20|Add4~13 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t20|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N15
cyclonev_lcell_comb \control|sync1|t20|Add4~17 (
// Equation(s):
// \control|sync1|t20|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t20|Add4~14  ))
// \control|sync1|t20|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t20|Add4~14  ))

	.dataa(!\control|sync1|sy [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~17_sumout ),
	.cout(\control|sync1|t20|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~17 .extended_lut = "off";
defparam \control|sync1|t20|Add4~17 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t20|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N18
cyclonev_lcell_comb \control|sync1|t20|Add4~21 (
// Equation(s):
// \control|sync1|t20|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t20|Add4~18  ))
// \control|sync1|t20|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t20|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~21_sumout ),
	.cout(\control|sync1|t20|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~21 .extended_lut = "off";
defparam \control|sync1|t20|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t20|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N21
cyclonev_lcell_comb \control|sync1|t20|Add4~25 (
// Equation(s):
// \control|sync1|t20|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t20|Add4~22  ))
// \control|sync1|t20|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t20|Add4~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~25_sumout ),
	.cout(\control|sync1|t20|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~25 .extended_lut = "off";
defparam \control|sync1|t20|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|t20|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N24
cyclonev_lcell_comb \control|sync1|t20|Add4~29 (
// Equation(s):
// \control|sync1|t20|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t20|Add4~26  ))
// \control|sync1|t20|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t20|Add4~26  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~29_sumout ),
	.cout(\control|sync1|t20|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~29 .extended_lut = "off";
defparam \control|sync1|t20|Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \control|sync1|t20|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N27
cyclonev_lcell_comb \control|sync1|t20|Add4~37 (
// Equation(s):
// \control|sync1|t20|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t20|Add4~30  ))
// \control|sync1|t20|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t20|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~37_sumout ),
	.cout(\control|sync1|t20|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~37 .extended_lut = "off";
defparam \control|sync1|t20|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t20|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \control|sync1|t20|Add5~1 (
// Equation(s):
// \control|sync1|t20|Add5~1_sumout  = SUM(( \control|sync1|t20|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))
// \control|sync1|t20|Add5~2  = CARRY(( \control|sync1|t20|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))

	.dataa(!\control|sync1|t20|Add4~37_sumout ),
	.datab(gnd),
	.datac(!\control|sync1|t20|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add5~1_sumout ),
	.cout(\control|sync1|t20|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add5~1 .extended_lut = "off";
defparam \control|sync1|t20|Add5~1 .lut_mask = 64'h0000F0F000005555;
defparam \control|sync1|t20|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N30
cyclonev_lcell_comb \control|sync1|t20|Add4~41 (
// Equation(s):
// \control|sync1|t20|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t20|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add4~41 .extended_lut = "off";
defparam \control|sync1|t20|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t20|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N33
cyclonev_lcell_comb \control|sync1|t20|Add5~5 (
// Equation(s):
// \control|sync1|t20|Add5~5_sumout  = SUM(( \control|sync1|t20|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t20|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t20|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t20|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t20|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Add5~5 .extended_lut = "off";
defparam \control|sync1|t20|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t20|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t20|Add5~5_sumout ,\control|sync1|t20|Add5~1_sumout ,\control|sync1|t20|Add4~29_sumout ,\control|sync1|t20|Add4~25_sumout ,\control|sync1|t20|Add4~21_sumout ,\control|sync1|t20|Add4~17_sumout ,\control|sync1|t20|Add4~13_sumout ,
\control|sync1|t20|Add4~9_sumout ,\control|sync1|t20|Add4~5_sumout ,\control|sync1|t20|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t20|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t20|Add5~5_sumout ,\control|sync1|t20|Add5~1_sumout ,\control|sync1|t20|Add4~29_sumout ,\control|sync1|t20|Add4~25_sumout ,\control|sync1|t20|Add4~21_sumout ,\control|sync1|t20|Add4~17_sumout ,\control|sync1|t20|Add4~13_sumout ,
\control|sync1|t20|Add4~9_sumout ,\control|sync1|t20|Add4~5_sumout ,\control|sync1|t20|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t20|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N18
cyclonev_lcell_comb \control|sync1|t20|Mux8~4 (
// Equation(s):
// \control|sync1|t20|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 
// ))) # (\control|sync1|sx [0] & ((((\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t20|Mux8~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \control|sync1|t20|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N24
cyclonev_lcell_comb \control|sync1|t20|Mux8~0 (
// Equation(s):
// \control|sync1|t20|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t20|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t20|Mux8~4_combout  & 
// ((\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t20|Mux8~4_combout  & (\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & 
// (((\control|sync1|t20|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t20|Mux8~4_combout  & (\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\control|sync1|t20|Mux8~4_combout  & 
// ((\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t20|Mux8~4_combout ),
	.datag(!\control|sync1|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t20|Mux8~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \control|sync1|t20|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N39
cyclonev_lcell_comb \control|sync1|t20|pixel~2 (
// Equation(s):
// \control|sync1|t20|pixel~2_combout  = ( \control|sync1|t20|Mux8~0_combout  & ( (\control|sync1|sy [8] & (\control|sync1|t20|pixel~1_combout  & \control|sync1|t20|pixel~0_combout )) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|t20|pixel~1_combout ),
	.datad(!\control|sync1|t20|pixel~0_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t20|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t20|pixel~2 .extended_lut = "off";
defparam \control|sync1|t20|pixel~2 .lut_mask = 64'h0000000000030003;
defparam \control|sync1|t20|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N40
dffeas \control|sync1|t20|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t20|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t20|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t20|pixel .is_wysiwyg = "true";
defparam \control|sync1|t20|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N0
cyclonev_lcell_comb \control|sync1|t19|Add4~34 (
// Equation(s):
// \control|sync1|t19|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t19|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~34 .extended_lut = "off";
defparam \control|sync1|t19|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t19|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N3
cyclonev_lcell_comb \control|sync1|t19|Add4~1 (
// Equation(s):
// \control|sync1|t19|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t19|Add4~34_cout  ))
// \control|sync1|t19|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t19|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~1_sumout ),
	.cout(\control|sync1|t19|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~1 .extended_lut = "off";
defparam \control|sync1|t19|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t19|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N6
cyclonev_lcell_comb \control|sync1|t19|Add4~5 (
// Equation(s):
// \control|sync1|t19|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t19|Add4~2  ))
// \control|sync1|t19|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t19|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~5_sumout ),
	.cout(\control|sync1|t19|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~5 .extended_lut = "off";
defparam \control|sync1|t19|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t19|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N9
cyclonev_lcell_comb \control|sync1|t19|Add4~9 (
// Equation(s):
// \control|sync1|t19|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t19|Add4~6  ))
// \control|sync1|t19|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t19|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~9_sumout ),
	.cout(\control|sync1|t19|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~9 .extended_lut = "off";
defparam \control|sync1|t19|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t19|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N12
cyclonev_lcell_comb \control|sync1|t19|Add4~13 (
// Equation(s):
// \control|sync1|t19|Add4~13_sumout  = SUM(( \control|sync1|sy [4] ) + ( GND ) + ( \control|sync1|t19|Add4~10  ))
// \control|sync1|t19|Add4~14  = CARRY(( \control|sync1|sy [4] ) + ( GND ) + ( \control|sync1|t19|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~13_sumout ),
	.cout(\control|sync1|t19|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~13 .extended_lut = "off";
defparam \control|sync1|t19|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t19|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N15
cyclonev_lcell_comb \control|sync1|t19|Add4~17 (
// Equation(s):
// \control|sync1|t19|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t19|Add4~14  ))
// \control|sync1|t19|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t19|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~17_sumout ),
	.cout(\control|sync1|t19|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~17 .extended_lut = "off";
defparam \control|sync1|t19|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t19|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N18
cyclonev_lcell_comb \control|sync1|t19|Add4~21 (
// Equation(s):
// \control|sync1|t19|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t19|Add4~18  ))
// \control|sync1|t19|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t19|Add4~18  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~21_sumout ),
	.cout(\control|sync1|t19|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~21 .extended_lut = "off";
defparam \control|sync1|t19|Add4~21 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t19|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N21
cyclonev_lcell_comb \control|sync1|t19|Add4~25 (
// Equation(s):
// \control|sync1|t19|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t19|Add4~22  ))
// \control|sync1|t19|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t19|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~25_sumout ),
	.cout(\control|sync1|t19|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~25 .extended_lut = "off";
defparam \control|sync1|t19|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t19|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N24
cyclonev_lcell_comb \control|sync1|t19|Add4~29 (
// Equation(s):
// \control|sync1|t19|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t19|Add4~26  ))
// \control|sync1|t19|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t19|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~29_sumout ),
	.cout(\control|sync1|t19|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~29 .extended_lut = "off";
defparam \control|sync1|t19|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t19|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N27
cyclonev_lcell_comb \control|sync1|t19|Add4~37 (
// Equation(s):
// \control|sync1|t19|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t19|Add4~30  ))
// \control|sync1|t19|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t19|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~37_sumout ),
	.cout(\control|sync1|t19|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~37 .extended_lut = "off";
defparam \control|sync1|t19|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t19|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N30
cyclonev_lcell_comb \control|sync1|t19|Add5~1 (
// Equation(s):
// \control|sync1|t19|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t19|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t19|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t19|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t19|Add4~37_sumout ),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add5~1_sumout ),
	.cout(\control|sync1|t19|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add5~1 .extended_lut = "off";
defparam \control|sync1|t19|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t19|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N30
cyclonev_lcell_comb \control|sync1|t19|Add4~41 (
// Equation(s):
// \control|sync1|t19|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t19|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add4~41 .extended_lut = "off";
defparam \control|sync1|t19|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t19|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N33
cyclonev_lcell_comb \control|sync1|t19|Add5~5 (
// Equation(s):
// \control|sync1|t19|Add5~5_sumout  = SUM(( \control|sync1|t19|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t19|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t19|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t19|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t19|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Add5~5 .extended_lut = "off";
defparam \control|sync1|t19|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t19|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t19|Add5~5_sumout ,\control|sync1|t19|Add5~1_sumout ,\control|sync1|t19|Add4~29_sumout ,\control|sync1|t19|Add4~25_sumout ,\control|sync1|t19|Add4~21_sumout ,\control|sync1|t19|Add4~17_sumout ,\control|sync1|t19|Add4~13_sumout ,
\control|sync1|t19|Add4~9_sumout ,\control|sync1|t19|Add4~5_sumout ,\control|sync1|t19|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t19|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t19|Add5~5_sumout ,\control|sync1|t19|Add5~1_sumout ,\control|sync1|t19|Add4~29_sumout ,\control|sync1|t19|Add4~25_sumout ,\control|sync1|t19|Add4~21_sumout ,\control|sync1|t19|Add4~17_sumout ,\control|sync1|t19|Add4~13_sumout ,
\control|sync1|t19|Add4~9_sumout ,\control|sync1|t19|Add4~5_sumout ,\control|sync1|t19|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t19|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N51
cyclonev_lcell_comb \control|sync1|t19|Mux8~4 (
// Equation(s):
// \control|sync1|t19|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 
// ))) # (\control|sync1|sx [0] & ((((\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t19|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t19|Mux8~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \control|sync1|t19|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N51
cyclonev_lcell_comb \control|sync1|t19|Mux8~0 (
// Equation(s):
// \control|sync1|t19|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t19|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t19|Mux8~4_combout  & 
// ((\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t19|Mux8~4_combout  & (\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t19|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t19|Mux8~4_combout  & (\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\control|sync1|t19|Mux8~4_combout  & 
// ((\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t19|Mux8~4_combout ),
	.datag(!\control|sync1|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t19|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t19|Mux8~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \control|sync1|t19|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N54
cyclonev_lcell_comb \control|sync1|t19|pixel~0 (
// Equation(s):
// \control|sync1|t19|pixel~0_combout  = ( \control|sync1|sy [7] & ( (!\control|sync1|sy [5] & (\control|sync1|sy [6] & (!\control|sync1|sy [4] & \control|sync1|t3|LessThan2~0_combout ))) # (\control|sync1|sy [5] & (!\control|sync1|sy [6] & 
// (\control|sync1|sy [4] & !\control|sync1|t3|LessThan2~0_combout ))) ) ) # ( !\control|sync1|sy [7] & ( ((\control|sync1|sy [5] & (\control|sync1|sy [4] & !\control|sync1|t3|LessThan2~0_combout ))) # (\control|sync1|sy [6]) ) )

	.dataa(!\control|sync1|sy [5]),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|sy [4]),
	.datad(!\control|sync1|t3|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|sy [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t19|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|pixel~0 .extended_lut = "off";
defparam \control|sync1|t19|pixel~0 .lut_mask = 64'h3733373304200420;
defparam \control|sync1|t19|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N42
cyclonev_lcell_comb \control|sync1|t19|pixel~1 (
// Equation(s):
// \control|sync1|t19|pixel~1_combout  = ( \control|sync1|sy [7] & ( (\control|sync1|t19|Mux8~0_combout  & (\control|sync1|sy [8] & (\control|sync1|t19|pixel~0_combout  & \control|sync1|t20|pixel~0_combout ))) ) )

	.dataa(!\control|sync1|t19|Mux8~0_combout ),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|t19|pixel~0_combout ),
	.datad(!\control|sync1|t20|pixel~0_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|sy [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t19|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t19|pixel~1 .extended_lut = "off";
defparam \control|sync1|t19|pixel~1 .lut_mask = 64'h0000000000010001;
defparam \control|sync1|t19|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y68_N43
dffeas \control|sync1|t19|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t19|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t19|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t19|pixel .is_wysiwyg = "true";
defparam \control|sync1|t19|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y68_N45
cyclonev_lcell_comb \control|sync1|always2~6 (
// Equation(s):
// \control|sync1|always2~6_combout  = ( !\control|sync1|t19|pixel~q  & ( !\control|sync1|t20|pixel~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t20|pixel~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|t19|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~6 .extended_lut = "off";
defparam \control|sync1|always2~6 .lut_mask = 64'hF0F0F0F000000000;
defparam \control|sync1|always2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N39
cyclonev_lcell_comb \control|sync1|t3|pixel~0 (
// Equation(s):
// \control|sync1|t3|pixel~0_combout  = ( !\control|sync1|sy [5] & ( \control|sync1|sy [7] & ( (!\control|sync1|sy[4]~DUPLICATE_q  & (\control|sync1|t3|LessThan2~0_combout  & !\control|sync1|sy [6])) ) ) ) # ( \control|sync1|sy [5] & ( !\control|sync1|sy [7] 
// & ( (\control|sync1|sy[4]~DUPLICATE_q  & (!\control|sync1|t3|LessThan2~0_combout  & \control|sync1|sy [6])) ) ) )

	.dataa(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control|sync1|t3|LessThan2~0_combout ),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|sy [5]),
	.dataf(!\control|sync1|sy [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t3|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|pixel~0 .extended_lut = "off";
defparam \control|sync1|t3|pixel~0 .lut_mask = 64'h000000500A000000;
defparam \control|sync1|t3|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N0
cyclonev_lcell_comb \control|sync1|t3|Add4~34 (
// Equation(s):
// \control|sync1|t3|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t3|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~34 .extended_lut = "off";
defparam \control|sync1|t3|Add4~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t3|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N3
cyclonev_lcell_comb \control|sync1|t3|Add4~1 (
// Equation(s):
// \control|sync1|t3|Add4~1_sumout  = SUM(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t3|Add4~34_cout  ))
// \control|sync1|t3|Add4~2  = CARRY(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t3|Add4~34_cout  ))

	.dataa(!\control|sync1|sy [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~1_sumout ),
	.cout(\control|sync1|t3|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~1 .extended_lut = "off";
defparam \control|sync1|t3|Add4~1 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t3|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N6
cyclonev_lcell_comb \control|sync1|t3|Add4~5 (
// Equation(s):
// \control|sync1|t3|Add4~5_sumout  = SUM(( \control|sync1|sy [2] ) + ( GND ) + ( \control|sync1|t3|Add4~2  ))
// \control|sync1|t3|Add4~6  = CARRY(( \control|sync1|sy [2] ) + ( GND ) + ( \control|sync1|t3|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~5_sumout ),
	.cout(\control|sync1|t3|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~5 .extended_lut = "off";
defparam \control|sync1|t3|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t3|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N9
cyclonev_lcell_comb \control|sync1|t3|Add4~9 (
// Equation(s):
// \control|sync1|t3|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t3|Add4~6  ))
// \control|sync1|t3|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t3|Add4~6  ))

	.dataa(!\control|sync1|sy [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~9_sumout ),
	.cout(\control|sync1|t3|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~9 .extended_lut = "off";
defparam \control|sync1|t3|Add4~9 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t3|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N12
cyclonev_lcell_comb \control|sync1|t3|Add4~13 (
// Equation(s):
// \control|sync1|t3|Add4~13_sumout  = SUM(( \control|sync1|sy [4] ) + ( GND ) + ( \control|sync1|t3|Add4~10  ))
// \control|sync1|t3|Add4~14  = CARRY(( \control|sync1|sy [4] ) + ( GND ) + ( \control|sync1|t3|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~13_sumout ),
	.cout(\control|sync1|t3|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~13 .extended_lut = "off";
defparam \control|sync1|t3|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t3|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N15
cyclonev_lcell_comb \control|sync1|t3|Add4~17 (
// Equation(s):
// \control|sync1|t3|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t3|Add4~14  ))
// \control|sync1|t3|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t3|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~17_sumout ),
	.cout(\control|sync1|t3|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~17 .extended_lut = "off";
defparam \control|sync1|t3|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t3|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N18
cyclonev_lcell_comb \control|sync1|t3|Add4~21 (
// Equation(s):
// \control|sync1|t3|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t3|Add4~18  ))
// \control|sync1|t3|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t3|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~21_sumout ),
	.cout(\control|sync1|t3|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~21 .extended_lut = "off";
defparam \control|sync1|t3|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t3|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N21
cyclonev_lcell_comb \control|sync1|t3|Add4~25 (
// Equation(s):
// \control|sync1|t3|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t3|Add4~22  ))
// \control|sync1|t3|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t3|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~25_sumout ),
	.cout(\control|sync1|t3|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~25 .extended_lut = "off";
defparam \control|sync1|t3|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t3|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N24
cyclonev_lcell_comb \control|sync1|t3|Add4~29 (
// Equation(s):
// \control|sync1|t3|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t3|Add4~26  ))
// \control|sync1|t3|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t3|Add4~26  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~29_sumout ),
	.cout(\control|sync1|t3|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~29 .extended_lut = "off";
defparam \control|sync1|t3|Add4~29 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t3|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N27
cyclonev_lcell_comb \control|sync1|t3|Add4~37 (
// Equation(s):
// \control|sync1|t3|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t3|Add4~30  ))
// \control|sync1|t3|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t3|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~37_sumout ),
	.cout(\control|sync1|t3|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~37 .extended_lut = "off";
defparam \control|sync1|t3|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t3|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N30
cyclonev_lcell_comb \control|sync1|t3|Add5~1 (
// Equation(s):
// \control|sync1|t3|Add5~1_sumout  = SUM(( \control|sync1|t3|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))
// \control|sync1|t3|Add5~2  = CARRY(( \control|sync1|t3|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t3|Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add5~1_sumout ),
	.cout(\control|sync1|t3|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add5~1 .extended_lut = "off";
defparam \control|sync1|t3|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t3|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N30
cyclonev_lcell_comb \control|sync1|t3|Add4~41 (
// Equation(s):
// \control|sync1|t3|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t3|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add4~41 .extended_lut = "off";
defparam \control|sync1|t3|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t3|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y65_N33
cyclonev_lcell_comb \control|sync1|t3|Add5~5 (
// Equation(s):
// \control|sync1|t3|Add5~5_sumout  = SUM(( \control|sync1|t3|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t3|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t3|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t3|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t3|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Add5~5 .extended_lut = "off";
defparam \control|sync1|t3|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t3|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t3|Add5~5_sumout ,\control|sync1|t3|Add5~1_sumout ,\control|sync1|t3|Add4~29_sumout ,\control|sync1|t3|Add4~25_sumout ,\control|sync1|t3|Add4~21_sumout ,\control|sync1|t3|Add4~17_sumout ,\control|sync1|t3|Add4~13_sumout ,
\control|sync1|t3|Add4~9_sumout ,\control|sync1|t3|Add4~5_sumout ,\control|sync1|t3|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t3|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t3|Add5~5_sumout ,\control|sync1|t3|Add5~1_sumout ,\control|sync1|t3|Add4~29_sumout ,\control|sync1|t3|Add4~25_sumout ,\control|sync1|t3|Add4~21_sumout ,\control|sync1|t3|Add4~17_sumout ,\control|sync1|t3|Add4~13_sumout ,
\control|sync1|t3|Add4~9_sumout ,\control|sync1|t3|Add4~5_sumout ,\control|sync1|t3|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t3|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N42
cyclonev_lcell_comb \control|sync1|t3|Mux8~4 (
// Equation(s):
// \control|sync1|t3|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) 
// # (\control|sync1|sx [0] & ((((\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t3|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t3|Mux8~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \control|sync1|t3|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N48
cyclonev_lcell_comb \control|sync1|t3|Mux8~0 (
// Equation(s):
// \control|sync1|t3|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t3|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t3|Mux8~4_combout  & 
// (\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t3|Mux8~4_combout  & ((\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t3|Mux8~4_combout ))))) # (\control|sync1|sx [2] & ((!\control|sync1|t3|Mux8~4_combout  & (((\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )))) # (\control|sync1|t3|Mux8~4_combout  & 
// (\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))) ) )

	.dataa(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t3|Mux8~4_combout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\control|sync1|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t3|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t3|Mux8~0 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \control|sync1|t3|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N36
cyclonev_lcell_comb \control|sync1|t3|pixel~1 (
// Equation(s):
// \control|sync1|t3|pixel~1_combout  = ( \control|sync1|t3|Mux8~0_combout  & ( (\control|sync1|t20|pixel~0_combout  & (\control|sync1|t3|pixel~0_combout  & !\control|sync1|sy [8])) ) )

	.dataa(!\control|sync1|t20|pixel~0_combout ),
	.datab(!\control|sync1|t3|pixel~0_combout ),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|t3|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t3|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t3|pixel~1 .extended_lut = "off";
defparam \control|sync1|t3|pixel~1 .lut_mask = 64'h0000000010101010;
defparam \control|sync1|t3|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N37
dffeas \control|sync1|t3|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t3|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t3|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t3|pixel .is_wysiwyg = "true";
defparam \control|sync1|t3|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y68_N36
cyclonev_lcell_comb \control|sync1|LessThan1~2 (
// Equation(s):
// \control|sync1|LessThan1~2_combout  = ( !\control|sync1|sy [2] & ( !\control|sync1|sy [3] & ( (!\control|sync1|sy [1] & !\control|sync1|sy [0]) ) ) )

	.dataa(!\control|sync1|sy [1]),
	.datab(gnd),
	.datac(!\control|sync1|sy [0]),
	.datad(gnd),
	.datae(!\control|sync1|sy [2]),
	.dataf(!\control|sync1|sy [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan1~2 .extended_lut = "off";
defparam \control|sync1|LessThan1~2 .lut_mask = 64'hA0A0000000000000;
defparam \control|sync1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N54
cyclonev_lcell_comb \control|sync1|t6|pixel~0 (
// Equation(s):
// \control|sync1|t6|pixel~0_combout  = ( \control|sync1|sy [5] & ( (\control|sync1|sy [7] & (!\control|sync1|sy [6] & (\control|sync1|sy[4]~DUPLICATE_q  & !\control|sync1|LessThan1~2_combout ))) ) ) # ( !\control|sync1|sy [5] & ( (\control|sync1|sy [7] & 
// (\control|sync1|sy [6] & (!\control|sync1|sy[4]~DUPLICATE_q  & \control|sync1|LessThan1~2_combout ))) ) )

	.dataa(!\control|sync1|sy [7]),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(!\control|sync1|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|sy [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t6|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|pixel~0 .extended_lut = "off";
defparam \control|sync1|t6|pixel~0 .lut_mask = 64'h0010001004000400;
defparam \control|sync1|t6|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N0
cyclonev_lcell_comb \control|sync1|t6|Add4~34 (
// Equation(s):
// \control|sync1|t6|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t6|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~34 .extended_lut = "off";
defparam \control|sync1|t6|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t6|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N3
cyclonev_lcell_comb \control|sync1|t6|Add4~1 (
// Equation(s):
// \control|sync1|t6|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t6|Add4~34_cout  ))
// \control|sync1|t6|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t6|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~1_sumout ),
	.cout(\control|sync1|t6|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~1 .extended_lut = "off";
defparam \control|sync1|t6|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t6|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N6
cyclonev_lcell_comb \control|sync1|t6|Add4~5 (
// Equation(s):
// \control|sync1|t6|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t6|Add4~2  ))
// \control|sync1|t6|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t6|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~5_sumout ),
	.cout(\control|sync1|t6|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~5 .extended_lut = "off";
defparam \control|sync1|t6|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t6|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N9
cyclonev_lcell_comb \control|sync1|t6|Add4~9 (
// Equation(s):
// \control|sync1|t6|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t6|Add4~6  ))
// \control|sync1|t6|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t6|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~9_sumout ),
	.cout(\control|sync1|t6|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~9 .extended_lut = "off";
defparam \control|sync1|t6|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t6|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N12
cyclonev_lcell_comb \control|sync1|t6|Add4~13 (
// Equation(s):
// \control|sync1|t6|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t6|Add4~10  ))
// \control|sync1|t6|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t6|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~13_sumout ),
	.cout(\control|sync1|t6|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~13 .extended_lut = "off";
defparam \control|sync1|t6|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t6|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N15
cyclonev_lcell_comb \control|sync1|t6|Add4~17 (
// Equation(s):
// \control|sync1|t6|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t6|Add4~14  ))
// \control|sync1|t6|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t6|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~17_sumout ),
	.cout(\control|sync1|t6|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~17 .extended_lut = "off";
defparam \control|sync1|t6|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t6|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N18
cyclonev_lcell_comb \control|sync1|t6|Add4~21 (
// Equation(s):
// \control|sync1|t6|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t6|Add4~18  ))
// \control|sync1|t6|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t6|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~21_sumout ),
	.cout(\control|sync1|t6|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~21 .extended_lut = "off";
defparam \control|sync1|t6|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t6|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N21
cyclonev_lcell_comb \control|sync1|t6|Add4~25 (
// Equation(s):
// \control|sync1|t6|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t6|Add4~22  ))
// \control|sync1|t6|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t6|Add4~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~25_sumout ),
	.cout(\control|sync1|t6|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~25 .extended_lut = "off";
defparam \control|sync1|t6|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|t6|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N24
cyclonev_lcell_comb \control|sync1|t6|Add4~29 (
// Equation(s):
// \control|sync1|t6|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t6|Add4~26  ))
// \control|sync1|t6|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t6|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~29_sumout ),
	.cout(\control|sync1|t6|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~29 .extended_lut = "off";
defparam \control|sync1|t6|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t6|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N27
cyclonev_lcell_comb \control|sync1|t6|Add4~37 (
// Equation(s):
// \control|sync1|t6|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t6|Add4~30  ))
// \control|sync1|t6|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t6|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~37_sumout ),
	.cout(\control|sync1|t6|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~37 .extended_lut = "off";
defparam \control|sync1|t6|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t6|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N30
cyclonev_lcell_comb \control|sync1|t6|Add5~1 (
// Equation(s):
// \control|sync1|t6|Add5~1_sumout  = SUM(( \control|sync1|t6|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))
// \control|sync1|t6|Add5~2  = CARRY(( \control|sync1|t6|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t6|Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add5~1_sumout ),
	.cout(\control|sync1|t6|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add5~1 .extended_lut = "off";
defparam \control|sync1|t6|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t6|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N30
cyclonev_lcell_comb \control|sync1|t6|Add4~41 (
// Equation(s):
// \control|sync1|t6|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t6|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add4~41 .extended_lut = "off";
defparam \control|sync1|t6|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t6|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y62_N33
cyclonev_lcell_comb \control|sync1|t6|Add5~5 (
// Equation(s):
// \control|sync1|t6|Add5~5_sumout  = SUM(( \control|sync1|t6|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t6|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t6|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t6|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t6|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Add5~5 .extended_lut = "off";
defparam \control|sync1|t6|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t6|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t6|Add5~5_sumout ,\control|sync1|t6|Add5~1_sumout ,\control|sync1|t6|Add4~29_sumout ,\control|sync1|t6|Add4~25_sumout ,\control|sync1|t6|Add4~21_sumout ,\control|sync1|t6|Add4~17_sumout ,\control|sync1|t6|Add4~13_sumout ,
\control|sync1|t6|Add4~9_sumout ,\control|sync1|t6|Add4~5_sumout ,\control|sync1|t6|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t6|Add5~5_sumout ,\control|sync1|t6|Add5~1_sumout ,\control|sync1|t6|Add4~29_sumout ,\control|sync1|t6|Add4~25_sumout ,\control|sync1|t6|Add4~21_sumout ,\control|sync1|t6|Add4~17_sumout ,\control|sync1|t6|Add4~13_sumout ,
\control|sync1|t6|Add4~9_sumout ,\control|sync1|t6|Add4~5_sumout ,\control|sync1|t6|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N42
cyclonev_lcell_comb \control|sync1|t6|Mux8~4 (
// Equation(s):
// \control|sync1|t6|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) 
// # (\control|sync1|sx [0] & ((((\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t6|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t6|Mux8~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \control|sync1|t6|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N36
cyclonev_lcell_comb \control|sync1|t6|Mux8~0 (
// Equation(s):
// \control|sync1|t6|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t6|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t6|Mux8~4_combout  & 
// ((\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t6|Mux8~4_combout  & (\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & 
// (((\control|sync1|t6|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t6|Mux8~4_combout  & (\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\control|sync1|t6|Mux8~4_combout  & 
// ((\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t6|Mux8~4_combout ),
	.datag(!\control|sync1|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t6|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t6|Mux8~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \control|sync1|t6|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N33
cyclonev_lcell_comb \control|sync1|t6|pixel~1 (
// Equation(s):
// \control|sync1|t6|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t6|Mux8~0_combout  & ( (\control|sync1|t6|pixel~0_combout  & !\control|sync1|sy [8]) ) ) )

	.dataa(!\control|sync1|t6|pixel~0_combout ),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t6|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t6|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t6|pixel~1 .extended_lut = "off";
defparam \control|sync1|t6|pixel~1 .lut_mask = 64'h0000000000004444;
defparam \control|sync1|t6|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N34
dffeas \control|sync1|t6|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t6|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t6|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t6|pixel .is_wysiwyg = "true";
defparam \control|sync1|t6|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N0
cyclonev_lcell_comb \control|sync1|t5|Add4~34 (
// Equation(s):
// \control|sync1|t5|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t5|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~34 .extended_lut = "off";
defparam \control|sync1|t5|Add4~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t5|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N3
cyclonev_lcell_comb \control|sync1|t5|Add4~1 (
// Equation(s):
// \control|sync1|t5|Add4~1_sumout  = SUM(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t5|Add4~34_cout  ))
// \control|sync1|t5|Add4~2  = CARRY(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t5|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~1_sumout ),
	.cout(\control|sync1|t5|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~1 .extended_lut = "off";
defparam \control|sync1|t5|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t5|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N6
cyclonev_lcell_comb \control|sync1|t5|Add4~5 (
// Equation(s):
// \control|sync1|t5|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t5|Add4~2  ))
// \control|sync1|t5|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t5|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~5_sumout ),
	.cout(\control|sync1|t5|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~5 .extended_lut = "off";
defparam \control|sync1|t5|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t5|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N9
cyclonev_lcell_comb \control|sync1|t5|Add4~9 (
// Equation(s):
// \control|sync1|t5|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t5|Add4~6  ))
// \control|sync1|t5|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t5|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~9_sumout ),
	.cout(\control|sync1|t5|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~9 .extended_lut = "off";
defparam \control|sync1|t5|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t5|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N12
cyclonev_lcell_comb \control|sync1|t5|Add4~13 (
// Equation(s):
// \control|sync1|t5|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t5|Add4~10  ))
// \control|sync1|t5|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t5|Add4~10  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~13_sumout ),
	.cout(\control|sync1|t5|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~13 .extended_lut = "off";
defparam \control|sync1|t5|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \control|sync1|t5|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N15
cyclonev_lcell_comb \control|sync1|t5|Add4~17 (
// Equation(s):
// \control|sync1|t5|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t5|Add4~14  ))
// \control|sync1|t5|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t5|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~17_sumout ),
	.cout(\control|sync1|t5|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~17 .extended_lut = "off";
defparam \control|sync1|t5|Add4~17 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t5|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N18
cyclonev_lcell_comb \control|sync1|t5|Add4~21 (
// Equation(s):
// \control|sync1|t5|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t5|Add4~18  ))
// \control|sync1|t5|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t5|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~21_sumout ),
	.cout(\control|sync1|t5|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~21 .extended_lut = "off";
defparam \control|sync1|t5|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t5|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N21
cyclonev_lcell_comb \control|sync1|t5|Add4~25 (
// Equation(s):
// \control|sync1|t5|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t5|Add4~22  ))
// \control|sync1|t5|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t5|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~25_sumout ),
	.cout(\control|sync1|t5|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~25 .extended_lut = "off";
defparam \control|sync1|t5|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t5|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N24
cyclonev_lcell_comb \control|sync1|t5|Add4~29 (
// Equation(s):
// \control|sync1|t5|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t5|Add4~26  ))
// \control|sync1|t5|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t5|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~29_sumout ),
	.cout(\control|sync1|t5|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~29 .extended_lut = "off";
defparam \control|sync1|t5|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t5|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N27
cyclonev_lcell_comb \control|sync1|t5|Add4~37 (
// Equation(s):
// \control|sync1|t5|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t5|Add4~30  ))
// \control|sync1|t5|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t5|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~37_sumout ),
	.cout(\control|sync1|t5|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~37 .extended_lut = "off";
defparam \control|sync1|t5|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t5|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y70_N30
cyclonev_lcell_comb \control|sync1|t5|Add5~1 (
// Equation(s):
// \control|sync1|t5|Add5~1_sumout  = SUM(( \control|sync1|t5|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))
// \control|sync1|t5|Add5~2  = CARRY(( \control|sync1|t5|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t5|Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add5~1_sumout ),
	.cout(\control|sync1|t5|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add5~1 .extended_lut = "off";
defparam \control|sync1|t5|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t5|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N30
cyclonev_lcell_comb \control|sync1|t5|Add4~41 (
// Equation(s):
// \control|sync1|t5|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t5|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add4~41 .extended_lut = "off";
defparam \control|sync1|t5|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t5|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y70_N33
cyclonev_lcell_comb \control|sync1|t5|Add5~5 (
// Equation(s):
// \control|sync1|t5|Add5~5_sumout  = SUM(( \control|sync1|t5|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t5|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t5|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t5|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t5|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Add5~5 .extended_lut = "off";
defparam \control|sync1|t5|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t5|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t5|Add5~5_sumout ,\control|sync1|t5|Add5~1_sumout ,\control|sync1|t5|Add4~29_sumout ,\control|sync1|t5|Add4~25_sumout ,\control|sync1|t5|Add4~21_sumout ,\control|sync1|t5|Add4~17_sumout ,\control|sync1|t5|Add4~13_sumout ,
\control|sync1|t5|Add4~9_sumout ,\control|sync1|t5|Add4~5_sumout ,\control|sync1|t5|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t5|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t5|Add5~5_sumout ,\control|sync1|t5|Add5~1_sumout ,\control|sync1|t5|Add4~29_sumout ,\control|sync1|t5|Add4~25_sumout ,\control|sync1|t5|Add4~21_sumout ,\control|sync1|t5|Add4~17_sumout ,\control|sync1|t5|Add4~13_sumout ,
\control|sync1|t5|Add4~9_sumout ,\control|sync1|t5|Add4~5_sumout ,\control|sync1|t5|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t5|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N42
cyclonev_lcell_comb \control|sync1|t5|Mux8~4 (
// Equation(s):
// \control|sync1|t5|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\control|sync1|sx [0] & 
// (((\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & (((\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t5|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t5|Mux8~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \control|sync1|t5|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y70_N48
cyclonev_lcell_comb \control|sync1|t5|Mux8~0 (
// Equation(s):
// \control|sync1|t5|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t5|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t5|Mux8~4_combout  & 
// ((\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t5|Mux8~4_combout  & (\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & 
// (((\control|sync1|t5|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t5|Mux8~4_combout  & ((\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t5|Mux8~4_combout  & 
// (\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t5|Mux8~4_combout ),
	.datag(!\control|sync1|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t5|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t5|Mux8~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \control|sync1|t5|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y64_N51
cyclonev_lcell_comb \control|sync1|t5|pixel~0 (
// Equation(s):
// \control|sync1|t5|pixel~0_combout  = ( \control|sync1|sy [6] & ( \control|sync1|t1|LessThan3~0_combout  & ( (!\control|sync1|sy [5] & \control|sync1|sy [7]) ) ) ) # ( !\control|sync1|sy [6] & ( \control|sync1|t1|LessThan3~0_combout  & ( 
// (\control|sync1|sy[4]~DUPLICATE_q  & (!\control|sync1|sy [5] & \control|sync1|sy [7])) ) ) ) # ( \control|sync1|sy [6] & ( !\control|sync1|t1|LessThan3~0_combout  & ( (\control|sync1|sy [7] & ((!\control|sync1|sy[4]~DUPLICATE_q ) # (!\control|sync1|sy 
// [5]))) ) ) ) # ( !\control|sync1|sy [6] & ( !\control|sync1|t1|LessThan3~0_combout  & ( (!\control|sync1|sy[4]~DUPLICATE_q  & (\control|sync1|sy [5] & \control|sync1|sy [7])) ) ) )

	.dataa(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(!\control|sync1|sy [7]),
	.datae(!\control|sync1|sy [6]),
	.dataf(!\control|sync1|t1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t5|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|pixel~0 .extended_lut = "off";
defparam \control|sync1|t5|pixel~0 .lut_mask = 64'h000A00FA005000F0;
defparam \control|sync1|t5|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N51
cyclonev_lcell_comb \control|sync1|t5|pixel~1 (
// Equation(s):
// \control|sync1|t5|pixel~1_combout  = ( \control|sync1|t5|Mux8~0_combout  & ( \control|sync1|t5|pixel~0_combout  & ( (\control|sync1|t20|pixel~0_combout  & (!\control|sync1|sy [8] & !\control|sync1|sy [6])) ) ) )

	.dataa(!\control|sync1|t20|pixel~0_combout ),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|t5|Mux8~0_combout ),
	.dataf(!\control|sync1|t5|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t5|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t5|pixel~1 .extended_lut = "off";
defparam \control|sync1|t5|pixel~1 .lut_mask = 64'h0000000000004400;
defparam \control|sync1|t5|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N52
dffeas \control|sync1|t5|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t5|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t5|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t5|pixel .is_wysiwyg = "true";
defparam \control|sync1|t5|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y66_N42
cyclonev_lcell_comb \control|sync1|t4|pixel~0 (
// Equation(s):
// \control|sync1|t4|pixel~0_combout  = ( \control|sync1|sy [7] & ( \control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|sy [5] & !\control|sync1|t12|LessThan3~0_combout ) ) ) ) # ( \control|sync1|sy [7] & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( 
// (!\control|sync1|sy [5] & ((\control|sync1|t12|LessThan3~0_combout ) # (\control|sync1|sy [6]))) ) ) )

	.dataa(!\control|sync1|sy [6]),
	.datab(!\control|sync1|sy [5]),
	.datac(!\control|sync1|t12|LessThan3~0_combout ),
	.datad(gnd),
	.datae(!\control|sync1|sy [7]),
	.dataf(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t4|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|pixel~0 .extended_lut = "off";
defparam \control|sync1|t4|pixel~0 .lut_mask = 64'h00004C4C0000C0C0;
defparam \control|sync1|t4|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N0
cyclonev_lcell_comb \control|sync1|t4|Add4~34 (
// Equation(s):
// \control|sync1|t4|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t4|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~34 .extended_lut = "off";
defparam \control|sync1|t4|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t4|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N3
cyclonev_lcell_comb \control|sync1|t4|Add4~1 (
// Equation(s):
// \control|sync1|t4|Add4~1_sumout  = SUM(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t4|Add4~34_cout  ))
// \control|sync1|t4|Add4~2  = CARRY(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t4|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~1_sumout ),
	.cout(\control|sync1|t4|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~1 .extended_lut = "off";
defparam \control|sync1|t4|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t4|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N6
cyclonev_lcell_comb \control|sync1|t4|Add4~5 (
// Equation(s):
// \control|sync1|t4|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t4|Add4~2  ))
// \control|sync1|t4|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t4|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~5_sumout ),
	.cout(\control|sync1|t4|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~5 .extended_lut = "off";
defparam \control|sync1|t4|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t4|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N9
cyclonev_lcell_comb \control|sync1|t4|Add4~9 (
// Equation(s):
// \control|sync1|t4|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t4|Add4~6  ))
// \control|sync1|t4|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t4|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~9_sumout ),
	.cout(\control|sync1|t4|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~9 .extended_lut = "off";
defparam \control|sync1|t4|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t4|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N12
cyclonev_lcell_comb \control|sync1|t4|Add4~13 (
// Equation(s):
// \control|sync1|t4|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t4|Add4~10  ))
// \control|sync1|t4|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t4|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~13_sumout ),
	.cout(\control|sync1|t4|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~13 .extended_lut = "off";
defparam \control|sync1|t4|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t4|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N15
cyclonev_lcell_comb \control|sync1|t4|Add4~17 (
// Equation(s):
// \control|sync1|t4|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t4|Add4~14  ))
// \control|sync1|t4|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t4|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~17_sumout ),
	.cout(\control|sync1|t4|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~17 .extended_lut = "off";
defparam \control|sync1|t4|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t4|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N18
cyclonev_lcell_comb \control|sync1|t4|Add4~21 (
// Equation(s):
// \control|sync1|t4|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t4|Add4~18  ))
// \control|sync1|t4|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t4|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~21_sumout ),
	.cout(\control|sync1|t4|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~21 .extended_lut = "off";
defparam \control|sync1|t4|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t4|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N21
cyclonev_lcell_comb \control|sync1|t4|Add4~25 (
// Equation(s):
// \control|sync1|t4|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t4|Add4~22  ))
// \control|sync1|t4|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t4|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~25_sumout ),
	.cout(\control|sync1|t4|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~25 .extended_lut = "off";
defparam \control|sync1|t4|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t4|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N24
cyclonev_lcell_comb \control|sync1|t4|Add4~29 (
// Equation(s):
// \control|sync1|t4|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t4|Add4~26  ))
// \control|sync1|t4|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t4|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~29_sumout ),
	.cout(\control|sync1|t4|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~29 .extended_lut = "off";
defparam \control|sync1|t4|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t4|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N27
cyclonev_lcell_comb \control|sync1|t4|Add4~37 (
// Equation(s):
// \control|sync1|t4|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t4|Add4~30  ))
// \control|sync1|t4|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t4|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~37_sumout ),
	.cout(\control|sync1|t4|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~37 .extended_lut = "off";
defparam \control|sync1|t4|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t4|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N30
cyclonev_lcell_comb \control|sync1|t4|Add5~1 (
// Equation(s):
// \control|sync1|t4|Add5~1_sumout  = SUM(( \control|sync1|t4|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))
// \control|sync1|t4|Add5~2  = CARRY(( \control|sync1|t4|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t4|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add5~1_sumout ),
	.cout(\control|sync1|t4|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add5~1 .extended_lut = "off";
defparam \control|sync1|t4|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t4|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N30
cyclonev_lcell_comb \control|sync1|t4|Add4~41 (
// Equation(s):
// \control|sync1|t4|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t4|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add4~41 .extended_lut = "off";
defparam \control|sync1|t4|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t4|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y68_N33
cyclonev_lcell_comb \control|sync1|t4|Add5~5 (
// Equation(s):
// \control|sync1|t4|Add5~5_sumout  = SUM(( \control|sync1|t4|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t4|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t4|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t4|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t4|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Add5~5 .extended_lut = "off";
defparam \control|sync1|t4|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t4|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t4|Add5~5_sumout ,\control|sync1|t4|Add5~1_sumout ,\control|sync1|t4|Add4~29_sumout ,\control|sync1|t4|Add4~25_sumout ,\control|sync1|t4|Add4~21_sumout ,\control|sync1|t4|Add4~17_sumout ,\control|sync1|t4|Add4~13_sumout ,
\control|sync1|t4|Add4~9_sumout ,\control|sync1|t4|Add4~5_sumout ,\control|sync1|t4|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t4|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t4|Add5~5_sumout ,\control|sync1|t4|Add5~1_sumout ,\control|sync1|t4|Add4~29_sumout ,\control|sync1|t4|Add4~25_sumout ,\control|sync1|t4|Add4~21_sumout ,\control|sync1|t4|Add4~17_sumout ,\control|sync1|t4|Add4~13_sumout ,
\control|sync1|t4|Add4~9_sumout ,\control|sync1|t4|Add4~5_sumout ,\control|sync1|t4|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t4|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N33
cyclonev_lcell_comb \control|sync1|t4|Mux8~4 (
// Equation(s):
// \control|sync1|t4|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) 
// # (\control|sync1|sx [0] & ((((\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t4|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t4|Mux8~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \control|sync1|t4|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N48
cyclonev_lcell_comb \control|sync1|t4|Mux8~0 (
// Equation(s):
// \control|sync1|t4|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t4|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t4|Mux8~4_combout  & 
// (\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t4|Mux8~4_combout  & ((\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t4|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t4|Mux8~4_combout  & ((\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t4|Mux8~4_combout  & 
// (\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t4|Mux8~4_combout ),
	.datag(!\control|sync1|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t4|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t4|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t4|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N45
cyclonev_lcell_comb \control|sync1|t4|pixel~1 (
// Equation(s):
// \control|sync1|t4|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t4|Mux8~0_combout  & ( (!\control|sync1|sy [8] & (\control|sync1|t4|pixel~0_combout  & !\control|sync1|sy [6])) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|t4|pixel~0_combout ),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t4|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t4|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t4|pixel~1 .extended_lut = "off";
defparam \control|sync1|t4|pixel~1 .lut_mask = 64'h0000000000000C00;
defparam \control|sync1|t4|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N46
dffeas \control|sync1|t4|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t4|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t4|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t4|pixel .is_wysiwyg = "true";
defparam \control|sync1|t4|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N48
cyclonev_lcell_comb \control|sync1|t2|pixel~0 (
// Equation(s):
// \control|sync1|t2|pixel~0_combout  = ( \control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|LessThan1~2_combout  & ( (\control|sync1|sy [5] & (\control|sync1|sy [6] & !\control|sync1|sy [7])) ) ) ) # ( !\control|sync1|sy[4]~DUPLICATE_q  & ( 
// !\control|sync1|LessThan1~2_combout  & ( (\control|sync1|sy [5] & (\control|sync1|sy [6] & !\control|sync1|sy [7])) ) ) )

	.dataa(!\control|sync1|sy [5]),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(!\control|sync1|sy[4]~DUPLICATE_q ),
	.dataf(!\control|sync1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t2|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|pixel~0 .extended_lut = "off";
defparam \control|sync1|t2|pixel~0 .lut_mask = 64'h1010000000001010;
defparam \control|sync1|t2|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N0
cyclonev_lcell_comb \control|sync1|t2|Add4~34 (
// Equation(s):
// \control|sync1|t2|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t2|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~34 .extended_lut = "off";
defparam \control|sync1|t2|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t2|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N3
cyclonev_lcell_comb \control|sync1|t2|Add4~1 (
// Equation(s):
// \control|sync1|t2|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t2|Add4~34_cout  ))
// \control|sync1|t2|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t2|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~1_sumout ),
	.cout(\control|sync1|t2|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~1 .extended_lut = "off";
defparam \control|sync1|t2|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t2|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N6
cyclonev_lcell_comb \control|sync1|t2|Add4~5 (
// Equation(s):
// \control|sync1|t2|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t2|Add4~2  ))
// \control|sync1|t2|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t2|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~5_sumout ),
	.cout(\control|sync1|t2|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~5 .extended_lut = "off";
defparam \control|sync1|t2|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t2|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N9
cyclonev_lcell_comb \control|sync1|t2|Add4~9 (
// Equation(s):
// \control|sync1|t2|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t2|Add4~6  ))
// \control|sync1|t2|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t2|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~9_sumout ),
	.cout(\control|sync1|t2|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~9 .extended_lut = "off";
defparam \control|sync1|t2|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t2|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N12
cyclonev_lcell_comb \control|sync1|t2|Add4~13 (
// Equation(s):
// \control|sync1|t2|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t2|Add4~10  ))
// \control|sync1|t2|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t2|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~13_sumout ),
	.cout(\control|sync1|t2|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~13 .extended_lut = "off";
defparam \control|sync1|t2|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t2|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N15
cyclonev_lcell_comb \control|sync1|t2|Add4~17 (
// Equation(s):
// \control|sync1|t2|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t2|Add4~14  ))
// \control|sync1|t2|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t2|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~17_sumout ),
	.cout(\control|sync1|t2|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~17 .extended_lut = "off";
defparam \control|sync1|t2|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t2|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N18
cyclonev_lcell_comb \control|sync1|t2|Add4~21 (
// Equation(s):
// \control|sync1|t2|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t2|Add4~18  ))
// \control|sync1|t2|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t2|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~21_sumout ),
	.cout(\control|sync1|t2|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~21 .extended_lut = "off";
defparam \control|sync1|t2|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t2|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N21
cyclonev_lcell_comb \control|sync1|t2|Add4~25 (
// Equation(s):
// \control|sync1|t2|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t2|Add4~22  ))
// \control|sync1|t2|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t2|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~25_sumout ),
	.cout(\control|sync1|t2|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~25 .extended_lut = "off";
defparam \control|sync1|t2|Add4~25 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t2|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N24
cyclonev_lcell_comb \control|sync1|t2|Add4~29 (
// Equation(s):
// \control|sync1|t2|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t2|Add4~26  ))
// \control|sync1|t2|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( VCC ) + ( \control|sync1|t2|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~29_sumout ),
	.cout(\control|sync1|t2|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~29 .extended_lut = "off";
defparam \control|sync1|t2|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t2|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N27
cyclonev_lcell_comb \control|sync1|t2|Add4~37 (
// Equation(s):
// \control|sync1|t2|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t2|Add4~30  ))
// \control|sync1|t2|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t2|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~37_sumout ),
	.cout(\control|sync1|t2|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~37 .extended_lut = "off";
defparam \control|sync1|t2|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t2|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N0
cyclonev_lcell_comb \control|sync1|t2|Add5~1 (
// Equation(s):
// \control|sync1|t2|Add5~1_sumout  = SUM(( \control|sync1|t2|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))
// \control|sync1|t2|Add5~2  = CARRY(( \control|sync1|t2|Add4~37_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t2|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add5~1_sumout ),
	.cout(\control|sync1|t2|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add5~1 .extended_lut = "off";
defparam \control|sync1|t2|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t2|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y69_N30
cyclonev_lcell_comb \control|sync1|t2|Add4~41 (
// Equation(s):
// \control|sync1|t2|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t2|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add4~41 .extended_lut = "off";
defparam \control|sync1|t2|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t2|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N3
cyclonev_lcell_comb \control|sync1|t2|Add5~5 (
// Equation(s):
// \control|sync1|t2|Add5~5_sumout  = SUM(( \control|sync1|t2|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t2|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t2|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t2|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t2|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Add5~5 .extended_lut = "off";
defparam \control|sync1|t2|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t2|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t2|Add5~5_sumout ,\control|sync1|t2|Add5~1_sumout ,\control|sync1|t2|Add4~29_sumout ,\control|sync1|t2|Add4~25_sumout ,\control|sync1|t2|Add4~21_sumout ,\control|sync1|t2|Add4~17_sumout ,\control|sync1|t2|Add4~13_sumout ,
\control|sync1|t2|Add4~9_sumout ,\control|sync1|t2|Add4~5_sumout ,\control|sync1|t2|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t2|Add5~5_sumout ,\control|sync1|t2|Add5~1_sumout ,\control|sync1|t2|Add4~29_sumout ,\control|sync1|t2|Add4~25_sumout ,\control|sync1|t2|Add4~21_sumout ,\control|sync1|t2|Add4~17_sumout ,\control|sync1|t2|Add4~13_sumout ,
\control|sync1|t2|Add4~9_sumout ,\control|sync1|t2|Add4~5_sumout ,\control|sync1|t2|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N12
cyclonev_lcell_comb \control|sync1|t2|Mux8~4 (
// Equation(s):
// \control|sync1|t2|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\control|sync1|sx [0] & 
// (((\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & (((\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t2|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t2|Mux8~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \control|sync1|t2|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N54
cyclonev_lcell_comb \control|sync1|t2|Mux8~0 (
// Equation(s):
// \control|sync1|t2|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t2|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t2|Mux8~4_combout  & 
// ((\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t2|Mux8~4_combout  & (\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & 
// (((\control|sync1|t2|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t2|Mux8~4_combout  & ((\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t2|Mux8~4_combout  & 
// (\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t2|Mux8~4_combout ),
	.datag(!\control|sync1|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t2|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t2|Mux8~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \control|sync1|t2|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N12
cyclonev_lcell_comb \control|sync1|t2|pixel~1 (
// Equation(s):
// \control|sync1|t2|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t2|Mux8~0_combout  & ( (\control|sync1|t2|pixel~0_combout  & !\control|sync1|sy [8]) ) ) )

	.dataa(!\control|sync1|t2|pixel~0_combout ),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t2|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t2|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t2|pixel~1 .extended_lut = "off";
defparam \control|sync1|t2|pixel~1 .lut_mask = 64'h0000000000004444;
defparam \control|sync1|t2|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N13
dffeas \control|sync1|t2|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t2|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t2|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t2|pixel .is_wysiwyg = "true";
defparam \control|sync1|t2|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N48
cyclonev_lcell_comb \control|sync1|t1|pixel~0 (
// Equation(s):
// \control|sync1|t1|pixel~0_combout  = ( !\control|sync1|sy [5] & ( \control|sync1|t1|LessThan3~0_combout  & ( (\control|sync1|sy [6] & (!\control|sync1|sy[4]~DUPLICATE_q  & !\control|sync1|sy [7])) ) ) ) # ( !\control|sync1|sy [5] & ( 
// !\control|sync1|t1|LessThan3~0_combout  & ( (\control|sync1|sy [6] & (\control|sync1|sy[4]~DUPLICATE_q  & !\control|sync1|sy [7])) ) ) )

	.dataa(!\control|sync1|sy [6]),
	.datab(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(!\control|sync1|sy [5]),
	.dataf(!\control|sync1|t1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|pixel~0 .extended_lut = "off";
defparam \control|sync1|t1|pixel~0 .lut_mask = 64'h1010000040400000;
defparam \control|sync1|t1|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N0
cyclonev_lcell_comb \control|sync1|t1|Add4~42 (
// Equation(s):
// \control|sync1|t1|Add4~42_cout  = CARRY(( !\control|sync1|sy[0]~DUPLICATE_q  ) + ( !VCC ) + ( !VCC ))
// \control|sync1|t1|Add4~43  = SHARE(\control|sync1|sy[0]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t1|Add4~42_cout ),
	.shareout(\control|sync1|t1|Add4~43 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~42 .extended_lut = "off";
defparam \control|sync1|t1|Add4~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \control|sync1|t1|Add4~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N3
cyclonev_lcell_comb \control|sync1|t1|Add4~1 (
// Equation(s):
// \control|sync1|t1|Add4~1_sumout  = SUM(( !\control|sync1|sy[1]~DUPLICATE_q  ) + ( \control|sync1|t1|Add4~43  ) + ( \control|sync1|t1|Add4~42_cout  ))
// \control|sync1|t1|Add4~2  = CARRY(( !\control|sync1|sy[1]~DUPLICATE_q  ) + ( \control|sync1|t1|Add4~43  ) + ( \control|sync1|t1|Add4~42_cout  ))
// \control|sync1|t1|Add4~3  = SHARE(\control|sync1|sy[1]~DUPLICATE_q )

	.dataa(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~42_cout ),
	.sharein(\control|sync1|t1|Add4~43 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~1_sumout ),
	.cout(\control|sync1|t1|Add4~2 ),
	.shareout(\control|sync1|t1|Add4~3 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~1 .extended_lut = "off";
defparam \control|sync1|t1|Add4~1 .lut_mask = 64'h000055550000AAAA;
defparam \control|sync1|t1|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N6
cyclonev_lcell_comb \control|sync1|t1|Add4~5 (
// Equation(s):
// \control|sync1|t1|Add4~5_sumout  = SUM(( \control|sync1|sy [2] ) + ( \control|sync1|t1|Add4~3  ) + ( \control|sync1|t1|Add4~2  ))
// \control|sync1|t1|Add4~6  = CARRY(( \control|sync1|sy [2] ) + ( \control|sync1|t1|Add4~3  ) + ( \control|sync1|t1|Add4~2  ))
// \control|sync1|t1|Add4~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\control|sync1|sy [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~2 ),
	.sharein(\control|sync1|t1|Add4~3 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~5_sumout ),
	.cout(\control|sync1|t1|Add4~6 ),
	.shareout(\control|sync1|t1|Add4~7 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~5 .extended_lut = "off";
defparam \control|sync1|t1|Add4~5 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t1|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N9
cyclonev_lcell_comb \control|sync1|t1|Add4~9 (
// Equation(s):
// \control|sync1|t1|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( \control|sync1|t1|Add4~7  ) + ( \control|sync1|t1|Add4~6  ))
// \control|sync1|t1|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( \control|sync1|t1|Add4~7  ) + ( \control|sync1|t1|Add4~6  ))
// \control|sync1|t1|Add4~11  = SHARE(GND)

	.dataa(!\control|sync1|sy [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~6 ),
	.sharein(\control|sync1|t1|Add4~7 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~9_sumout ),
	.cout(\control|sync1|t1|Add4~10 ),
	.shareout(\control|sync1|t1|Add4~11 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~9 .extended_lut = "off";
defparam \control|sync1|t1|Add4~9 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t1|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N54
cyclonev_lcell_comb \control|sync1|t1|Mux7~0 (
// Equation(s):
// \control|sync1|t1|Mux7~0_combout  = ( \control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~1_sumout  & (!\control|sync1|t20|Add1~9_sumout  $ (((\control|sync1|t20|Add1~5_sumout ) # (\control|sync1|t20|Add1~13_sumout ))))) # 
// (\control|sync1|t20|Add1~1_sumout  & (!\control|sync1|t20|Add1~9_sumout  & ((!\control|sync1|t20|Add1~13_sumout ) # (!\control|sync1|t20|Add1~5_sumout )))) ) ) # ( !\control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~9_sumout  & 
// (!\control|sync1|t20|Add1~13_sumout  $ (((!\control|sync1|t20|Add1~5_sumout  & !\control|sync1|t20|Add1~1_sumout ))))) # (\control|sync1|t20|Add1~9_sumout  & ((!\control|sync1|t20|Add1~13_sumout ) # (!\control|sync1|t20|Add1~5_sumout  $ 
// (\control|sync1|t20|Add1~1_sumout )))) ) )

	.dataa(!\control|sync1|t20|Add1~9_sumout ),
	.datab(!\control|sync1|t20|Add1~13_sumout ),
	.datac(!\control|sync1|t20|Add1~5_sumout ),
	.datad(!\control|sync1|t20|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux7~0 .extended_lut = "off";
defparam \control|sync1|t1|Mux7~0 .lut_mask = 64'h7CCD7CCD95A895A8;
defparam \control|sync1|t1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N12
cyclonev_lcell_comb \control|sync1|t1|Add4~13 (
// Equation(s):
// \control|sync1|t1|Add4~13_sumout  = SUM(( !\control|sync1|sy [4] $ (\control|sync1|t1|Mux7~0_combout ) ) + ( \control|sync1|t1|Add4~11  ) + ( \control|sync1|t1|Add4~10  ))
// \control|sync1|t1|Add4~14  = CARRY(( !\control|sync1|sy [4] $ (\control|sync1|t1|Mux7~0_combout ) ) + ( \control|sync1|t1|Add4~11  ) + ( \control|sync1|t1|Add4~10  ))
// \control|sync1|t1|Add4~15  = SHARE((\control|sync1|t1|Mux7~0_combout ) # (\control|sync1|sy [4]))

	.dataa(!\control|sync1|sy [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t1|Mux7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~10 ),
	.sharein(\control|sync1|t1|Add4~11 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~13_sumout ),
	.cout(\control|sync1|t1|Add4~14 ),
	.shareout(\control|sync1|t1|Add4~15 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~13 .extended_lut = "off";
defparam \control|sync1|t1|Add4~13 .lut_mask = 64'h000055FF0000AA55;
defparam \control|sync1|t1|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N39
cyclonev_lcell_comb \control|sync1|t1|Mux6~0 (
// Equation(s):
// \control|sync1|t1|Mux6~0_combout  = ( \control|sync1|t20|Add1~17_sumout  & ( (\control|sync1|t20|Add1~9_sumout  & ((!\control|sync1|t20|Add1~13_sumout  & (\control|sync1|t20|Add1~5_sumout  & \control|sync1|t20|Add1~1_sumout )) # 
// (\control|sync1|t20|Add1~13_sumout  & (!\control|sync1|t20|Add1~5_sumout  & !\control|sync1|t20|Add1~1_sumout )))) ) ) # ( !\control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~9_sumout  & (\control|sync1|t20|Add1~13_sumout  & 
// (!\control|sync1|t20|Add1~5_sumout  & \control|sync1|t20|Add1~1_sumout ))) # (\control|sync1|t20|Add1~9_sumout  & (((!\control|sync1|t20|Add1~13_sumout  & !\control|sync1|t20|Add1~1_sumout )) # (\control|sync1|t20|Add1~5_sumout ))) ) )

	.dataa(!\control|sync1|t20|Add1~9_sumout ),
	.datab(!\control|sync1|t20|Add1~13_sumout ),
	.datac(!\control|sync1|t20|Add1~5_sumout ),
	.datad(!\control|sync1|t20|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux6~0 .extended_lut = "off";
defparam \control|sync1|t1|Mux6~0 .lut_mask = 64'h4525452510041004;
defparam \control|sync1|t1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N15
cyclonev_lcell_comb \control|sync1|t1|Add4~17 (
// Equation(s):
// \control|sync1|t1|Add4~17_sumout  = SUM(( !\control|sync1|sy [5] $ (\control|sync1|t1|Mux6~0_combout ) ) + ( \control|sync1|t1|Add4~15  ) + ( \control|sync1|t1|Add4~14  ))
// \control|sync1|t1|Add4~18  = CARRY(( !\control|sync1|sy [5] $ (\control|sync1|t1|Mux6~0_combout ) ) + ( \control|sync1|t1|Add4~15  ) + ( \control|sync1|t1|Add4~14  ))
// \control|sync1|t1|Add4~19  = SHARE((\control|sync1|t1|Mux6~0_combout ) # (\control|sync1|sy [5]))

	.dataa(gnd),
	.datab(!\control|sync1|sy [5]),
	.datac(!\control|sync1|t1|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~14 ),
	.sharein(\control|sync1|t1|Add4~15 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~17_sumout ),
	.cout(\control|sync1|t1|Add4~18 ),
	.shareout(\control|sync1|t1|Add4~19 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~17 .extended_lut = "off";
defparam \control|sync1|t1|Add4~17 .lut_mask = 64'h00003F3F0000C3C3;
defparam \control|sync1|t1|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N36
cyclonev_lcell_comb \control|sync1|t1|Mux5~0 (
// Equation(s):
// \control|sync1|t1|Mux5~0_combout  = ( \control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~1_sumout  & ((!\control|sync1|t20|Add1~9_sumout  & (!\control|sync1|t20|Add1~13_sumout )) # (\control|sync1|t20|Add1~9_sumout  & 
// (\control|sync1|t20|Add1~13_sumout  & !\control|sync1|t20|Add1~5_sumout )))) # (\control|sync1|t20|Add1~1_sumout  & (((!\control|sync1|t20|Add1~5_sumout )))) ) ) # ( !\control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~9_sumout  & 
// ((!\control|sync1|t20|Add1~13_sumout  & ((\control|sync1|t20|Add1~1_sumout ) # (\control|sync1|t20|Add1~5_sumout ))) # (\control|sync1|t20|Add1~13_sumout  & ((!\control|sync1|t20|Add1~1_sumout ))))) # (\control|sync1|t20|Add1~9_sumout  & 
// (\control|sync1|t20|Add1~13_sumout  & (!\control|sync1|t20|Add1~5_sumout ))) ) )

	.dataa(!\control|sync1|t20|Add1~9_sumout ),
	.datab(!\control|sync1|t20|Add1~13_sumout ),
	.datac(!\control|sync1|t20|Add1~5_sumout ),
	.datad(!\control|sync1|t20|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux5~0 .extended_lut = "off";
defparam \control|sync1|t1|Mux5~0 .lut_mask = 64'h3A983A9898F098F0;
defparam \control|sync1|t1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N18
cyclonev_lcell_comb \control|sync1|t1|Add4~21 (
// Equation(s):
// \control|sync1|t1|Add4~21_sumout  = SUM(( !\control|sync1|sy [6] $ (!\control|sync1|t1|Mux5~0_combout ) ) + ( \control|sync1|t1|Add4~19  ) + ( \control|sync1|t1|Add4~18  ))
// \control|sync1|t1|Add4~22  = CARRY(( !\control|sync1|sy [6] $ (!\control|sync1|t1|Mux5~0_combout ) ) + ( \control|sync1|t1|Add4~19  ) + ( \control|sync1|t1|Add4~18  ))
// \control|sync1|t1|Add4~23  = SHARE((\control|sync1|sy [6] & \control|sync1|t1|Mux5~0_combout ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [6]),
	.datac(gnd),
	.datad(!\control|sync1|t1|Mux5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~18 ),
	.sharein(\control|sync1|t1|Add4~19 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~21_sumout ),
	.cout(\control|sync1|t1|Add4~22 ),
	.shareout(\control|sync1|t1|Add4~23 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~21 .extended_lut = "off";
defparam \control|sync1|t1|Add4~21 .lut_mask = 64'h00000033000033CC;
defparam \control|sync1|t1|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N42
cyclonev_lcell_comb \control|sync1|t1|Mux4~0 (
// Equation(s):
// \control|sync1|t1|Mux4~0_combout  = ( \control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~9_sumout  & (!\control|sync1|t20|Add1~1_sumout  & (!\control|sync1|t20|Add1~13_sumout  $ (!\control|sync1|t20|Add1~5_sumout )))) # 
// (\control|sync1|t20|Add1~9_sumout  & (!\control|sync1|t20|Add1~5_sumout  & ((\control|sync1|t20|Add1~1_sumout ) # (\control|sync1|t20|Add1~13_sumout )))) ) ) # ( !\control|sync1|t20|Add1~17_sumout  & ( (\control|sync1|t20|Add1~9_sumout  & 
// (\control|sync1|t20|Add1~13_sumout  & (!\control|sync1|t20|Add1~5_sumout  & !\control|sync1|t20|Add1~1_sumout ))) ) )

	.dataa(!\control|sync1|t20|Add1~9_sumout ),
	.datab(!\control|sync1|t20|Add1~13_sumout ),
	.datac(!\control|sync1|t20|Add1~5_sumout ),
	.datad(!\control|sync1|t20|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux4~0 .extended_lut = "off";
defparam \control|sync1|t1|Mux4~0 .lut_mask = 64'h1000100038503850;
defparam \control|sync1|t1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N21
cyclonev_lcell_comb \control|sync1|t1|Add4~25 (
// Equation(s):
// \control|sync1|t1|Add4~25_sumout  = SUM(( !\control|sync1|sy [7] $ (\control|sync1|t1|Mux4~0_combout ) ) + ( \control|sync1|t1|Add4~23  ) + ( \control|sync1|t1|Add4~22  ))
// \control|sync1|t1|Add4~26  = CARRY(( !\control|sync1|sy [7] $ (\control|sync1|t1|Mux4~0_combout ) ) + ( \control|sync1|t1|Add4~23  ) + ( \control|sync1|t1|Add4~22  ))
// \control|sync1|t1|Add4~27  = SHARE((\control|sync1|t1|Mux4~0_combout ) # (\control|sync1|sy [7]))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(!\control|sync1|t1|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~22 ),
	.sharein(\control|sync1|t1|Add4~23 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~25_sumout ),
	.cout(\control|sync1|t1|Add4~26 ),
	.shareout(\control|sync1|t1|Add4~27 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~25 .extended_lut = "off";
defparam \control|sync1|t1|Add4~25 .lut_mask = 64'h00005F5F0000A5A5;
defparam \control|sync1|t1|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N45
cyclonev_lcell_comb \control|sync1|t1|Mux3~0 (
// Equation(s):
// \control|sync1|t1|Mux3~0_combout  = ( \control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~9_sumout  & (\control|sync1|t20|Add1~13_sumout  & (!\control|sync1|t20|Add1~5_sumout  & \control|sync1|t20|Add1~1_sumout ))) # 
// (\control|sync1|t20|Add1~9_sumout  & (\control|sync1|t20|Add1~5_sumout  & (!\control|sync1|t20|Add1~13_sumout  $ (!\control|sync1|t20|Add1~1_sumout )))) ) ) # ( !\control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~13_sumout  & 
// ((!\control|sync1|t20|Add1~9_sumout  & ((\control|sync1|t20|Add1~1_sumout ))) # (\control|sync1|t20|Add1~9_sumout  & ((!\control|sync1|t20|Add1~1_sumout ) # (\control|sync1|t20|Add1~5_sumout ))))) # (\control|sync1|t20|Add1~13_sumout  & 
// ((!\control|sync1|t20|Add1~5_sumout  $ (!\control|sync1|t20|Add1~1_sumout )))) ) )

	.dataa(!\control|sync1|t20|Add1~9_sumout ),
	.datab(!\control|sync1|t20|Add1~13_sumout ),
	.datac(!\control|sync1|t20|Add1~5_sumout ),
	.datad(!\control|sync1|t20|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux3~0 .extended_lut = "off";
defparam \control|sync1|t1|Mux3~0 .lut_mask = 64'h47BC47BC01240124;
defparam \control|sync1|t1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N24
cyclonev_lcell_comb \control|sync1|t1|Add4~29 (
// Equation(s):
// \control|sync1|t1|Add4~29_sumout  = SUM(( !\control|sync1|sy [8] $ (\control|sync1|t1|Mux3~0_combout ) ) + ( \control|sync1|t1|Add4~27  ) + ( \control|sync1|t1|Add4~26  ))
// \control|sync1|t1|Add4~30  = CARRY(( !\control|sync1|sy [8] $ (\control|sync1|t1|Mux3~0_combout ) ) + ( \control|sync1|t1|Add4~27  ) + ( \control|sync1|t1|Add4~26  ))
// \control|sync1|t1|Add4~31  = SHARE((\control|sync1|t1|Mux3~0_combout ) # (\control|sync1|sy [8]))

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(!\control|sync1|t1|Mux3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~26 ),
	.sharein(\control|sync1|t1|Add4~27 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~29_sumout ),
	.cout(\control|sync1|t1|Add4~30 ),
	.shareout(\control|sync1|t1|Add4~31 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~29 .extended_lut = "off";
defparam \control|sync1|t1|Add4~29 .lut_mask = 64'h000033FF0000CC33;
defparam \control|sync1|t1|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N57
cyclonev_lcell_comb \control|sync1|t1|Mux2~0 (
// Equation(s):
// \control|sync1|t1|Mux2~0_combout  = ( \control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~13_sumout  & (\control|sync1|t20|Add1~9_sumout  & (!\control|sync1|t20|Add1~5_sumout  & !\control|sync1|t20|Add1~1_sumout ))) # 
// (\control|sync1|t20|Add1~13_sumout  & (\control|sync1|t20|Add1~5_sumout  & ((!\control|sync1|t20|Add1~9_sumout ) # (\control|sync1|t20|Add1~1_sumout )))) ) ) # ( !\control|sync1|t20|Add1~17_sumout  & ( (!\control|sync1|t20|Add1~9_sumout  & 
// ((!\control|sync1|t20|Add1~13_sumout  & (!\control|sync1|t20|Add1~5_sumout  & !\control|sync1|t20|Add1~1_sumout )) # (\control|sync1|t20|Add1~13_sumout  & (\control|sync1|t20|Add1~5_sumout  & \control|sync1|t20|Add1~1_sumout )))) ) )

	.dataa(!\control|sync1|t20|Add1~9_sumout ),
	.datab(!\control|sync1|t20|Add1~13_sumout ),
	.datac(!\control|sync1|t20|Add1~5_sumout ),
	.datad(!\control|sync1|t20|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\control|sync1|t20|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux2~0 .extended_lut = "off";
defparam \control|sync1|t1|Mux2~0 .lut_mask = 64'h8002800242034203;
defparam \control|sync1|t1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N27
cyclonev_lcell_comb \control|sync1|t1|Add4~33 (
// Equation(s):
// \control|sync1|t1|Add4~33_sumout  = SUM(( !\control|sync1|sy [9] $ (\control|sync1|t1|Mux2~0_combout ) ) + ( \control|sync1|t1|Add4~31  ) + ( \control|sync1|t1|Add4~30  ))
// \control|sync1|t1|Add4~34  = CARRY(( !\control|sync1|sy [9] $ (\control|sync1|t1|Mux2~0_combout ) ) + ( \control|sync1|t1|Add4~31  ) + ( \control|sync1|t1|Add4~30  ))
// \control|sync1|t1|Add4~35  = SHARE((\control|sync1|t1|Mux2~0_combout ) # (\control|sync1|sy [9]))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(!\control|sync1|t1|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~30 ),
	.sharein(\control|sync1|t1|Add4~31 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~33_sumout ),
	.cout(\control|sync1|t1|Add4~34 ),
	.shareout(\control|sync1|t1|Add4~35 ));
// synopsys translate_off
defparam \control|sync1|t1|Add4~33 .extended_lut = "off";
defparam \control|sync1|t1|Add4~33 .lut_mask = 64'h00005F5F0000A5A5;
defparam \control|sync1|t1|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N30
cyclonev_lcell_comb \control|sync1|t1|Add4~37 (
// Equation(s):
// \control|sync1|t1|Add4~37_sumout  = SUM(( \control|sync1|t1|Mux2~0_combout  ) + ( \control|sync1|t1|Add4~35  ) + ( \control|sync1|t1|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t1|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t1|Add4~34 ),
	.sharein(\control|sync1|t1|Add4~35 ),
	.combout(),
	.sumout(\control|sync1|t1|Add4~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Add4~37 .extended_lut = "off";
defparam \control|sync1|t1|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t1|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t1|Add4~37_sumout ,\control|sync1|t1|Add4~33_sumout ,\control|sync1|t1|Add4~29_sumout ,\control|sync1|t1|Add4~25_sumout ,\control|sync1|t1|Add4~21_sumout ,\control|sync1|t1|Add4~17_sumout ,\control|sync1|t1|Add4~13_sumout ,
\control|sync1|t1|Add4~9_sumout ,\control|sync1|t1|Add4~5_sumout ,\control|sync1|t1|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t1|Add4~37_sumout ,\control|sync1|t1|Add4~33_sumout ,\control|sync1|t1|Add4~29_sumout ,\control|sync1|t1|Add4~25_sumout ,\control|sync1|t1|Add4~21_sumout ,\control|sync1|t1|Add4~17_sumout ,\control|sync1|t1|Add4~13_sumout ,
\control|sync1|t1|Add4~9_sumout ,\control|sync1|t1|Add4~5_sumout ,\control|sync1|t1|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N30
cyclonev_lcell_comb \control|sync1|t1|Mux8~4 (
// Equation(s):
// \control|sync1|t1|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\control|sync1|sx [0] & 
// (((\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & (((\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t1|Mux8~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \control|sync1|t1|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N6
cyclonev_lcell_comb \control|sync1|t1|Mux8~0 (
// Equation(s):
// \control|sync1|t1|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t1|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t1|Mux8~4_combout  & 
// (\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t1|Mux8~4_combout  & ((\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t1|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t1|Mux8~4_combout  & ((\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t1|Mux8~4_combout  & 
// (\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t1|Mux8~4_combout ),
	.datag(!\control|sync1|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t1|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N21
cyclonev_lcell_comb \control|sync1|t1|pixel~1 (
// Equation(s):
// \control|sync1|t1|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t1|Mux8~0_combout  & ( (!\control|sync1|sy [8] & \control|sync1|t1|pixel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|t1|pixel~0_combout ),
	.datad(gnd),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t1|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t1|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t1|pixel~1 .extended_lut = "off";
defparam \control|sync1|t1|pixel~1 .lut_mask = 64'h0000000000000C0C;
defparam \control|sync1|t1|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N22
dffeas \control|sync1|t1|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t1|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t1|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t1|pixel .is_wysiwyg = "true";
defparam \control|sync1|t1|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N27
cyclonev_lcell_comb \control|sync1|always2~8 (
// Equation(s):
// \control|sync1|always2~8_combout  = ( !\control|sync1|t2|pixel~q  & ( !\control|sync1|t1|pixel~q  & ( (!\control|sync1|t3|pixel~q  & (!\control|sync1|t6|pixel~q  & (!\control|sync1|t5|pixel~q  & !\control|sync1|t4|pixel~q ))) ) ) )

	.dataa(!\control|sync1|t3|pixel~q ),
	.datab(!\control|sync1|t6|pixel~q ),
	.datac(!\control|sync1|t5|pixel~q ),
	.datad(!\control|sync1|t4|pixel~q ),
	.datae(!\control|sync1|t2|pixel~q ),
	.dataf(!\control|sync1|t1|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~8 .extended_lut = "off";
defparam \control|sync1|always2~8 .lut_mask = 64'h8000000000000000;
defparam \control|sync1|always2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N48
cyclonev_lcell_comb \control|sync1|t13|pixel~0 (
// Equation(s):
// \control|sync1|t13|pixel~0_combout  = ( \control|sync1|sy [5] & ( \control|sync1|t1|LessThan3~0_combout  & ( (!\control|sync1|sy [7] & (\control|sync1|sy[4]~DUPLICATE_q  & !\control|sync1|sy [6])) ) ) ) # ( !\control|sync1|sy [5] & ( 
// !\control|sync1|t1|LessThan3~0_combout  & ( (!\control|sync1|sy [7] & (!\control|sync1|sy[4]~DUPLICATE_q  & \control|sync1|sy [6])) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [7]),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|sy [5]),
	.dataf(!\control|sync1|t1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t13|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|pixel~0 .extended_lut = "off";
defparam \control|sync1|t13|pixel~0 .lut_mask = 64'h00C0000000000C00;
defparam \control|sync1|t13|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N0
cyclonev_lcell_comb \control|sync1|t13|Add4~34 (
// Equation(s):
// \control|sync1|t13|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t13|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~34 .extended_lut = "off";
defparam \control|sync1|t13|Add4~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t13|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N3
cyclonev_lcell_comb \control|sync1|t13|Add4~1 (
// Equation(s):
// \control|sync1|t13|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t13|Add4~34_cout  ))
// \control|sync1|t13|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t13|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~1_sumout ),
	.cout(\control|sync1|t13|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~1 .extended_lut = "off";
defparam \control|sync1|t13|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t13|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N6
cyclonev_lcell_comb \control|sync1|t13|Add4~5 (
// Equation(s):
// \control|sync1|t13|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t13|Add4~2  ))
// \control|sync1|t13|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t13|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~5_sumout ),
	.cout(\control|sync1|t13|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~5 .extended_lut = "off";
defparam \control|sync1|t13|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t13|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N9
cyclonev_lcell_comb \control|sync1|t13|Add4~9 (
// Equation(s):
// \control|sync1|t13|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t13|Add4~6  ))
// \control|sync1|t13|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t13|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~9_sumout ),
	.cout(\control|sync1|t13|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~9 .extended_lut = "off";
defparam \control|sync1|t13|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t13|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N12
cyclonev_lcell_comb \control|sync1|t13|Add4~13 (
// Equation(s):
// \control|sync1|t13|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t13|Add4~10  ))
// \control|sync1|t13|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t13|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~13_sumout ),
	.cout(\control|sync1|t13|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~13 .extended_lut = "off";
defparam \control|sync1|t13|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t13|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N15
cyclonev_lcell_comb \control|sync1|t13|Add4~17 (
// Equation(s):
// \control|sync1|t13|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t13|Add4~14  ))
// \control|sync1|t13|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t13|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~17_sumout ),
	.cout(\control|sync1|t13|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~17 .extended_lut = "off";
defparam \control|sync1|t13|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t13|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N18
cyclonev_lcell_comb \control|sync1|t13|Add4~21 (
// Equation(s):
// \control|sync1|t13|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t13|Add4~18  ))
// \control|sync1|t13|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t13|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~21_sumout ),
	.cout(\control|sync1|t13|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~21 .extended_lut = "off";
defparam \control|sync1|t13|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t13|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N21
cyclonev_lcell_comb \control|sync1|t13|Add4~25 (
// Equation(s):
// \control|sync1|t13|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t13|Add4~22  ))
// \control|sync1|t13|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t13|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~25_sumout ),
	.cout(\control|sync1|t13|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~25 .extended_lut = "off";
defparam \control|sync1|t13|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t13|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N24
cyclonev_lcell_comb \control|sync1|t13|Add4~29 (
// Equation(s):
// \control|sync1|t13|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t13|Add4~26  ))
// \control|sync1|t13|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t13|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~29_sumout ),
	.cout(\control|sync1|t13|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~29 .extended_lut = "off";
defparam \control|sync1|t13|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t13|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N27
cyclonev_lcell_comb \control|sync1|t13|Add4~37 (
// Equation(s):
// \control|sync1|t13|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t13|Add4~30  ))
// \control|sync1|t13|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t13|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~37_sumout ),
	.cout(\control|sync1|t13|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~37 .extended_lut = "off";
defparam \control|sync1|t13|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t13|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N0
cyclonev_lcell_comb \control|sync1|t13|Add5~1 (
// Equation(s):
// \control|sync1|t13|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t13|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t13|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t13|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t13|Add4~37_sumout ),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add5~1_sumout ),
	.cout(\control|sync1|t13|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add5~1 .extended_lut = "off";
defparam \control|sync1|t13|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t13|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y64_N30
cyclonev_lcell_comb \control|sync1|t13|Add4~41 (
// Equation(s):
// \control|sync1|t13|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t13|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add4~41 .extended_lut = "off";
defparam \control|sync1|t13|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t13|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N3
cyclonev_lcell_comb \control|sync1|t13|Add5~5 (
// Equation(s):
// \control|sync1|t13|Add5~5_sumout  = SUM(( \control|sync1|t13|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t13|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t13|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t13|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t13|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Add5~5 .extended_lut = "off";
defparam \control|sync1|t13|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t13|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t13|Add5~5_sumout ,\control|sync1|t13|Add5~1_sumout ,\control|sync1|t13|Add4~29_sumout ,\control|sync1|t13|Add4~25_sumout ,\control|sync1|t13|Add4~21_sumout ,\control|sync1|t13|Add4~17_sumout ,\control|sync1|t13|Add4~13_sumout ,
\control|sync1|t13|Add4~9_sumout ,\control|sync1|t13|Add4~5_sumout ,\control|sync1|t13|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t13|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t13|Add5~5_sumout ,\control|sync1|t13|Add5~1_sumout ,\control|sync1|t13|Add4~29_sumout ,\control|sync1|t13|Add4~25_sumout ,\control|sync1|t13|Add4~21_sumout ,\control|sync1|t13|Add4~17_sumout ,\control|sync1|t13|Add4~13_sumout ,
\control|sync1|t13|Add4~9_sumout ,\control|sync1|t13|Add4~5_sumout ,\control|sync1|t13|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t13|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N42
cyclonev_lcell_comb \control|sync1|t13|Mux8~4 (
// Equation(s):
// \control|sync1|t13|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\control|sync1|sx [0] & 
// (((\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & (((\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\control|sync1|sx [2] & (\control|sync1|sx [0])) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t13|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t13|Mux8~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \control|sync1|t13|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N27
cyclonev_lcell_comb \control|sync1|t13|Mux8~0 (
// Equation(s):
// \control|sync1|t13|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t13|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t13|Mux8~4_combout  & 
// (\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t13|Mux8~4_combout  & ((\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t13|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t13|Mux8~4_combout  & ((\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t13|Mux8~4_combout  & 
// (\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t13|Mux8~4_combout ),
	.datag(!\control|sync1|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t13|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t13|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t13|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N45
cyclonev_lcell_comb \control|sync1|t13|pixel~1 (
// Equation(s):
// \control|sync1|t13|pixel~1_combout  = ( \control|sync1|t13|pixel~0_combout  & ( \control|sync1|t13|Mux8~0_combout  & ( (\control|sync1|t20|pixel~0_combout  & \control|sync1|sy [8]) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|t20|pixel~0_combout ),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(!\control|sync1|t13|pixel~0_combout ),
	.dataf(!\control|sync1|t13|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t13|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t13|pixel~1 .extended_lut = "off";
defparam \control|sync1|t13|pixel~1 .lut_mask = 64'h0000000000000303;
defparam \control|sync1|t13|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N46
dffeas \control|sync1|t13|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t13|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t13|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t13|pixel .is_wysiwyg = "true";
defparam \control|sync1|t13|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N54
cyclonev_lcell_comb \control|sync1|t16|pixel~0 (
// Equation(s):
// \control|sync1|t16|pixel~0_combout  = ( \control|sync1|sy [5] & ( \control|sync1|sy[4]~DUPLICATE_q  & ( (\control|sync1|t12|LessThan3~0_combout  & (!\control|sync1|sy [7] & \control|sync1|sy [6])) ) ) ) # ( !\control|sync1|sy [5] & ( 
// !\control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|t12|LessThan3~0_combout  & (\control|sync1|sy [7] & !\control|sync1|sy [6])) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|t12|LessThan3~0_combout ),
	.datac(!\control|sync1|sy [7]),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|sy [5]),
	.dataf(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t16|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|pixel~0 .extended_lut = "off";
defparam \control|sync1|t16|pixel~0 .lut_mask = 64'h0C00000000000030;
defparam \control|sync1|t16|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N0
cyclonev_lcell_comb \control|sync1|t16|Add4~34 (
// Equation(s):
// \control|sync1|t16|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t16|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~34 .extended_lut = "off";
defparam \control|sync1|t16|Add4~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t16|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N3
cyclonev_lcell_comb \control|sync1|t16|Add4~1 (
// Equation(s):
// \control|sync1|t16|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t16|Add4~34_cout  ))
// \control|sync1|t16|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t16|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~1_sumout ),
	.cout(\control|sync1|t16|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~1 .extended_lut = "off";
defparam \control|sync1|t16|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t16|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N6
cyclonev_lcell_comb \control|sync1|t16|Add4~5 (
// Equation(s):
// \control|sync1|t16|Add4~5_sumout  = SUM(( \control|sync1|sy [2] ) + ( VCC ) + ( \control|sync1|t16|Add4~2  ))
// \control|sync1|t16|Add4~6  = CARRY(( \control|sync1|sy [2] ) + ( VCC ) + ( \control|sync1|t16|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~5_sumout ),
	.cout(\control|sync1|t16|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~5 .extended_lut = "off";
defparam \control|sync1|t16|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t16|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N9
cyclonev_lcell_comb \control|sync1|t16|Add4~9 (
// Equation(s):
// \control|sync1|t16|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t16|Add4~6  ))
// \control|sync1|t16|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t16|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~9_sumout ),
	.cout(\control|sync1|t16|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~9 .extended_lut = "off";
defparam \control|sync1|t16|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t16|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N12
cyclonev_lcell_comb \control|sync1|t16|Add4~13 (
// Equation(s):
// \control|sync1|t16|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t16|Add4~10  ))
// \control|sync1|t16|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t16|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~13_sumout ),
	.cout(\control|sync1|t16|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~13 .extended_lut = "off";
defparam \control|sync1|t16|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t16|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N15
cyclonev_lcell_comb \control|sync1|t16|Add4~17 (
// Equation(s):
// \control|sync1|t16|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t16|Add4~14  ))
// \control|sync1|t16|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t16|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~17_sumout ),
	.cout(\control|sync1|t16|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~17 .extended_lut = "off";
defparam \control|sync1|t16|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t16|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N18
cyclonev_lcell_comb \control|sync1|t16|Add4~21 (
// Equation(s):
// \control|sync1|t16|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t16|Add4~18  ))
// \control|sync1|t16|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t16|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~21_sumout ),
	.cout(\control|sync1|t16|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~21 .extended_lut = "off";
defparam \control|sync1|t16|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t16|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N21
cyclonev_lcell_comb \control|sync1|t16|Add4~25 (
// Equation(s):
// \control|sync1|t16|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t16|Add4~22  ))
// \control|sync1|t16|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t16|Add4~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~25_sumout ),
	.cout(\control|sync1|t16|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~25 .extended_lut = "off";
defparam \control|sync1|t16|Add4~25 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t16|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N24
cyclonev_lcell_comb \control|sync1|t16|Add4~29 (
// Equation(s):
// \control|sync1|t16|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t16|Add4~26  ))
// \control|sync1|t16|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t16|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~29_sumout ),
	.cout(\control|sync1|t16|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~29 .extended_lut = "off";
defparam \control|sync1|t16|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t16|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N27
cyclonev_lcell_comb \control|sync1|t16|Add4~37 (
// Equation(s):
// \control|sync1|t16|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t16|Add4~30  ))
// \control|sync1|t16|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t16|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~37_sumout ),
	.cout(\control|sync1|t16|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~37 .extended_lut = "off";
defparam \control|sync1|t16|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t16|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N0
cyclonev_lcell_comb \control|sync1|t16|Add5~1 (
// Equation(s):
// \control|sync1|t16|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t16|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t16|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t16|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t16|Add4~37_sumout ),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add5~1_sumout ),
	.cout(\control|sync1|t16|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add5~1 .extended_lut = "off";
defparam \control|sync1|t16|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t16|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y64_N30
cyclonev_lcell_comb \control|sync1|t16|Add4~41 (
// Equation(s):
// \control|sync1|t16|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t16|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add4~41 .extended_lut = "off";
defparam \control|sync1|t16|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t16|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N3
cyclonev_lcell_comb \control|sync1|t16|Add5~5 (
// Equation(s):
// \control|sync1|t16|Add5~5_sumout  = SUM(( \control|sync1|t16|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t16|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t16|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t16|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t16|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Add5~5 .extended_lut = "off";
defparam \control|sync1|t16|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t16|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t16|Add5~5_sumout ,\control|sync1|t16|Add5~1_sumout ,\control|sync1|t16|Add4~29_sumout ,\control|sync1|t16|Add4~25_sumout ,\control|sync1|t16|Add4~21_sumout ,\control|sync1|t16|Add4~17_sumout ,\control|sync1|t16|Add4~13_sumout ,
\control|sync1|t16|Add4~9_sumout ,\control|sync1|t16|Add4~5_sumout ,\control|sync1|t16|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t16|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t16|Add5~5_sumout ,\control|sync1|t16|Add5~1_sumout ,\control|sync1|t16|Add4~29_sumout ,\control|sync1|t16|Add4~25_sumout ,\control|sync1|t16|Add4~21_sumout ,\control|sync1|t16|Add4~17_sumout ,\control|sync1|t16|Add4~13_sumout ,
\control|sync1|t16|Add4~9_sumout ,\control|sync1|t16|Add4~5_sumout ,\control|sync1|t16|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t16|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N24
cyclonev_lcell_comb \control|sync1|t16|Mux8~4 (
// Equation(s):
// \control|sync1|t16|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 
// ))) # (\control|sync1|sx [0] & ((((\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t16|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t16|Mux8~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \control|sync1|t16|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N18
cyclonev_lcell_comb \control|sync1|t16|Mux8~0 (
// Equation(s):
// \control|sync1|t16|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t16|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t16|Mux8~4_combout  & 
// ((\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t16|Mux8~4_combout  & (\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & 
// (((\control|sync1|t16|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t16|Mux8~4_combout  & (\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\control|sync1|t16|Mux8~4_combout  & 
// ((\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t16|Mux8~4_combout ),
	.datag(!\control|sync1|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t16|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t16|Mux8~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \control|sync1|t16|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y64_N12
cyclonev_lcell_comb \control|sync1|t16|pixel~1 (
// Equation(s):
// \control|sync1|t16|pixel~1_combout  = ( \control|sync1|t16|pixel~0_combout  & ( \control|sync1|t16|Mux8~0_combout  & ( (\control|sync1|sy [8] & \control|sync1|t20|pixel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(!\control|sync1|t20|pixel~0_combout ),
	.datae(!\control|sync1|t16|pixel~0_combout ),
	.dataf(!\control|sync1|t16|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t16|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t16|pixel~1 .extended_lut = "off";
defparam \control|sync1|t16|pixel~1 .lut_mask = 64'h0000000000000033;
defparam \control|sync1|t16|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y64_N14
dffeas \control|sync1|t16|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t16|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t16|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t16|pixel .is_wysiwyg = "true";
defparam \control|sync1|t16|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N0
cyclonev_lcell_comb \control|sync1|t14|Add4~34 (
// Equation(s):
// \control|sync1|t14|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t14|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~34 .extended_lut = "off";
defparam \control|sync1|t14|Add4~34 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t14|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N3
cyclonev_lcell_comb \control|sync1|t14|Add4~1 (
// Equation(s):
// \control|sync1|t14|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t14|Add4~34_cout  ))
// \control|sync1|t14|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t14|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~1_sumout ),
	.cout(\control|sync1|t14|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~1 .extended_lut = "off";
defparam \control|sync1|t14|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t14|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N6
cyclonev_lcell_comb \control|sync1|t14|Add4~5 (
// Equation(s):
// \control|sync1|t14|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t14|Add4~2  ))
// \control|sync1|t14|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t14|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~5_sumout ),
	.cout(\control|sync1|t14|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~5 .extended_lut = "off";
defparam \control|sync1|t14|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t14|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N9
cyclonev_lcell_comb \control|sync1|t14|Add4~9 (
// Equation(s):
// \control|sync1|t14|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t14|Add4~6  ))
// \control|sync1|t14|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t14|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~9_sumout ),
	.cout(\control|sync1|t14|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~9 .extended_lut = "off";
defparam \control|sync1|t14|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t14|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N12
cyclonev_lcell_comb \control|sync1|t14|Add4~13 (
// Equation(s):
// \control|sync1|t14|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t14|Add4~10  ))
// \control|sync1|t14|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t14|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~13_sumout ),
	.cout(\control|sync1|t14|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~13 .extended_lut = "off";
defparam \control|sync1|t14|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t14|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N15
cyclonev_lcell_comb \control|sync1|t14|Add4~17 (
// Equation(s):
// \control|sync1|t14|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t14|Add4~14  ))
// \control|sync1|t14|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t14|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~17_sumout ),
	.cout(\control|sync1|t14|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~17 .extended_lut = "off";
defparam \control|sync1|t14|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t14|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N18
cyclonev_lcell_comb \control|sync1|t14|Add4~21 (
// Equation(s):
// \control|sync1|t14|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t14|Add4~18  ))
// \control|sync1|t14|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t14|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~21_sumout ),
	.cout(\control|sync1|t14|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~21 .extended_lut = "off";
defparam \control|sync1|t14|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t14|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N21
cyclonev_lcell_comb \control|sync1|t14|Add4~25 (
// Equation(s):
// \control|sync1|t14|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t14|Add4~22  ))
// \control|sync1|t14|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t14|Add4~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~25_sumout ),
	.cout(\control|sync1|t14|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~25 .extended_lut = "off";
defparam \control|sync1|t14|Add4~25 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t14|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N24
cyclonev_lcell_comb \control|sync1|t14|Add4~29 (
// Equation(s):
// \control|sync1|t14|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t14|Add4~26  ))
// \control|sync1|t14|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t14|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~29_sumout ),
	.cout(\control|sync1|t14|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~29 .extended_lut = "off";
defparam \control|sync1|t14|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t14|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N27
cyclonev_lcell_comb \control|sync1|t14|Add4~37 (
// Equation(s):
// \control|sync1|t14|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t14|Add4~30  ))
// \control|sync1|t14|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t14|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~37_sumout ),
	.cout(\control|sync1|t14|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~37 .extended_lut = "off";
defparam \control|sync1|t14|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t14|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N30
cyclonev_lcell_comb \control|sync1|t14|Add5~1 (
// Equation(s):
// \control|sync1|t14|Add5~1_sumout  = SUM(( \control|sync1|t14|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))
// \control|sync1|t14|Add5~2  = CARRY(( \control|sync1|t14|Add4~37_sumout  ) + ( \control|sync1|t20|Mux2~0_combout  ) + ( !VCC ))

	.dataa(!\control|sync1|t14|Add4~37_sumout ),
	.datab(gnd),
	.datac(!\control|sync1|t20|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add5~1_sumout ),
	.cout(\control|sync1|t14|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add5~1 .extended_lut = "off";
defparam \control|sync1|t14|Add5~1 .lut_mask = 64'h0000F0F000005555;
defparam \control|sync1|t14|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y64_N30
cyclonev_lcell_comb \control|sync1|t14|Add4~41 (
// Equation(s):
// \control|sync1|t14|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t14|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add4~41 .extended_lut = "off";
defparam \control|sync1|t14|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t14|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N33
cyclonev_lcell_comb \control|sync1|t14|Add5~5 (
// Equation(s):
// \control|sync1|t14|Add5~5_sumout  = SUM(( \control|sync1|t14|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t14|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|t14|Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t14|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t14|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Add5~5 .extended_lut = "off";
defparam \control|sync1|t14|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t14|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t14|Add5~5_sumout ,\control|sync1|t14|Add5~1_sumout ,\control|sync1|t14|Add4~29_sumout ,\control|sync1|t14|Add4~25_sumout ,\control|sync1|t14|Add4~21_sumout ,\control|sync1|t14|Add4~17_sumout ,\control|sync1|t14|Add4~13_sumout ,
\control|sync1|t14|Add4~9_sumout ,\control|sync1|t14|Add4~5_sumout ,\control|sync1|t14|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t14|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t14|Add5~5_sumout ,\control|sync1|t14|Add5~1_sumout ,\control|sync1|t14|Add4~29_sumout ,\control|sync1|t14|Add4~25_sumout ,\control|sync1|t14|Add4~21_sumout ,\control|sync1|t14|Add4~17_sumout ,\control|sync1|t14|Add4~13_sumout ,
\control|sync1|t14|Add4~9_sumout ,\control|sync1|t14|Add4~5_sumout ,\control|sync1|t14|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t14|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N6
cyclonev_lcell_comb \control|sync1|t14|Mux8~4 (
// Equation(s):
// \control|sync1|t14|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (((\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )))) # (\control|sync1|sx [0] & 
// (\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))) # (\control|sync1|sx [2] & ((((\control|sync1|sx [0]))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & ((\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))))) # (\control|sync1|sx [2] & (((\control|sync1|sx [0]))))) ) )

	.dataa(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|sx [0]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t14|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t14|Mux8~4 .lut_mask = 64'h0C770C330C770CFF;
defparam \control|sync1|t14|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N12
cyclonev_lcell_comb \control|sync1|t14|Mux8~0 (
// Equation(s):
// \control|sync1|t14|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t14|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t14|Mux8~4_combout  & 
// (\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t14|Mux8~4_combout  & ((\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t14|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t14|Mux8~4_combout  & ((\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t14|Mux8~4_combout  & 
// (\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t14|Mux8~4_combout ),
	.datag(!\control|sync1|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t14|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t14|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t14|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N57
cyclonev_lcell_comb \control|sync1|t14|pixel~0 (
// Equation(s):
// \control|sync1|t14|pixel~0_combout  = ( \control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|LessThan1~2_combout  & ( (!\control|sync1|sy [7] & (!\control|sync1|sy [6] & \control|sync1|sy [5])) ) ) ) # ( !\control|sync1|sy[4]~DUPLICATE_q  & ( 
// \control|sync1|LessThan1~2_combout  & ( (!\control|sync1|sy [7] & \control|sync1|sy [5]) ) ) ) # ( \control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|LessThan1~2_combout  & ( (!\control|sync1|sy [7] & ((!\control|sync1|sy [6]) # (!\control|sync1|sy 
// [5]))) ) ) ) # ( !\control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|LessThan1~2_combout  & ( (!\control|sync1|sy [7] & (!\control|sync1|sy [6] & \control|sync1|sy [5])) ) ) )

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(!\control|sync1|sy [5]),
	.datae(!\control|sync1|sy[4]~DUPLICATE_q ),
	.dataf(!\control|sync1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t14|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|pixel~0 .extended_lut = "off";
defparam \control|sync1|t14|pixel~0 .lut_mask = 64'h00A0AAA000AA00A0;
defparam \control|sync1|t14|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N33
cyclonev_lcell_comb \control|sync1|t14|pixel~1 (
// Equation(s):
// \control|sync1|t14|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t14|pixel~0_combout  & ( (\control|sync1|t14|Mux8~0_combout  & (\control|sync1|sy [8] & \control|sync1|sy [6])) ) ) )

	.dataa(!\control|sync1|t14|Mux8~0_combout ),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t14|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t14|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t14|pixel~1 .extended_lut = "off";
defparam \control|sync1|t14|pixel~1 .lut_mask = 64'h0000000000000005;
defparam \control|sync1|t14|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y64_N35
dffeas \control|sync1|t14|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t14|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t14|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t14|pixel .is_wysiwyg = "true";
defparam \control|sync1|t14|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N39
cyclonev_lcell_comb \control|sync1|t15|pixel~0 (
// Equation(s):
// \control|sync1|t15|pixel~0_combout  = ( !\control|sync1|sy [7] & ( \control|sync1|sy[4]~DUPLICATE_q  & ( (\control|sync1|sy [5] & ((!\control|sync1|sy [6]) # (\control|sync1|t3|LessThan2~0_combout ))) ) ) ) # ( !\control|sync1|sy [7] & ( 
// !\control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|t3|LessThan2~0_combout  & \control|sync1|sy [5]) ) ) )

	.dataa(!\control|sync1|sy [6]),
	.datab(!\control|sync1|t3|LessThan2~0_combout ),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(!\control|sync1|sy [7]),
	.dataf(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t15|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|pixel~0 .extended_lut = "off";
defparam \control|sync1|t15|pixel~0 .lut_mask = 64'h0C0C00000B0B0000;
defparam \control|sync1|t15|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N0
cyclonev_lcell_comb \control|sync1|t15|Add4~34 (
// Equation(s):
// \control|sync1|t15|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t15|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~34 .extended_lut = "off";
defparam \control|sync1|t15|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t15|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N3
cyclonev_lcell_comb \control|sync1|t15|Add4~1 (
// Equation(s):
// \control|sync1|t15|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t15|Add4~34_cout  ))
// \control|sync1|t15|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t15|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~1_sumout ),
	.cout(\control|sync1|t15|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~1 .extended_lut = "off";
defparam \control|sync1|t15|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t15|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N6
cyclonev_lcell_comb \control|sync1|t15|Add4~5 (
// Equation(s):
// \control|sync1|t15|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t15|Add4~2  ))
// \control|sync1|t15|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t15|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~5_sumout ),
	.cout(\control|sync1|t15|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~5 .extended_lut = "off";
defparam \control|sync1|t15|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t15|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N9
cyclonev_lcell_comb \control|sync1|t15|Add4~9 (
// Equation(s):
// \control|sync1|t15|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t15|Add4~6  ))
// \control|sync1|t15|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t15|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~9_sumout ),
	.cout(\control|sync1|t15|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~9 .extended_lut = "off";
defparam \control|sync1|t15|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t15|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N12
cyclonev_lcell_comb \control|sync1|t15|Add4~13 (
// Equation(s):
// \control|sync1|t15|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t15|Add4~10  ))
// \control|sync1|t15|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t15|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~13_sumout ),
	.cout(\control|sync1|t15|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~13 .extended_lut = "off";
defparam \control|sync1|t15|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t15|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N15
cyclonev_lcell_comb \control|sync1|t15|Add4~17 (
// Equation(s):
// \control|sync1|t15|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t15|Add4~14  ))
// \control|sync1|t15|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t15|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~17_sumout ),
	.cout(\control|sync1|t15|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~17 .extended_lut = "off";
defparam \control|sync1|t15|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t15|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N18
cyclonev_lcell_comb \control|sync1|t15|Add4~21 (
// Equation(s):
// \control|sync1|t15|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t15|Add4~18  ))
// \control|sync1|t15|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( GND ) + ( \control|sync1|t15|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~21_sumout ),
	.cout(\control|sync1|t15|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~21 .extended_lut = "off";
defparam \control|sync1|t15|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|sync1|t15|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N21
cyclonev_lcell_comb \control|sync1|t15|Add4~25 (
// Equation(s):
// \control|sync1|t15|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t15|Add4~22  ))
// \control|sync1|t15|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( VCC ) + ( \control|sync1|t15|Add4~22  ))

	.dataa(!\control|sync1|sy [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~25_sumout ),
	.cout(\control|sync1|t15|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~25 .extended_lut = "off";
defparam \control|sync1|t15|Add4~25 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t15|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N24
cyclonev_lcell_comb \control|sync1|t15|Add4~29 (
// Equation(s):
// \control|sync1|t15|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t15|Add4~26  ))
// \control|sync1|t15|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t15|Add4~26  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~29_sumout ),
	.cout(\control|sync1|t15|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~29 .extended_lut = "off";
defparam \control|sync1|t15|Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \control|sync1|t15|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N27
cyclonev_lcell_comb \control|sync1|t15|Add4~37 (
// Equation(s):
// \control|sync1|t15|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t15|Add4~30  ))
// \control|sync1|t15|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t15|Add4~30  ))

	.dataa(!\control|sync1|sy [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~37_sumout ),
	.cout(\control|sync1|t15|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~37 .extended_lut = "off";
defparam \control|sync1|t15|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t15|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N30
cyclonev_lcell_comb \control|sync1|t15|Add5~1 (
// Equation(s):
// \control|sync1|t15|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t15|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t15|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t15|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t15|Add4~37_sumout ),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add5~1_sumout ),
	.cout(\control|sync1|t15|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add5~1 .extended_lut = "off";
defparam \control|sync1|t15|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t15|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y66_N30
cyclonev_lcell_comb \control|sync1|t15|Add4~41 (
// Equation(s):
// \control|sync1|t15|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t15|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add4~41 .extended_lut = "off";
defparam \control|sync1|t15|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t15|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N33
cyclonev_lcell_comb \control|sync1|t15|Add5~5 (
// Equation(s):
// \control|sync1|t15|Add5~5_sumout  = SUM(( \control|sync1|t15|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t15|Add5~2  ))

	.dataa(!\control|sync1|t15|Add4~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t15|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t15|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Add5~5 .extended_lut = "off";
defparam \control|sync1|t15|Add5~5 .lut_mask = 64'h0000FFFF00005555;
defparam \control|sync1|t15|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t15|Add5~5_sumout ,\control|sync1|t15|Add5~1_sumout ,\control|sync1|t15|Add4~29_sumout ,\control|sync1|t15|Add4~25_sumout ,\control|sync1|t15|Add4~21_sumout ,\control|sync1|t15|Add4~17_sumout ,\control|sync1|t15|Add4~13_sumout ,
\control|sync1|t15|Add4~9_sumout ,\control|sync1|t15|Add4~5_sumout ,\control|sync1|t15|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t15|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t15|Add5~5_sumout ,\control|sync1|t15|Add5~1_sumout ,\control|sync1|t15|Add4~29_sumout ,\control|sync1|t15|Add4~25_sumout ,\control|sync1|t15|Add4~21_sumout ,\control|sync1|t15|Add4~17_sumout ,\control|sync1|t15|Add4~13_sumout ,
\control|sync1|t15|Add4~9_sumout ,\control|sync1|t15|Add4~5_sumout ,\control|sync1|t15|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t15|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y65_N24
cyclonev_lcell_comb \control|sync1|t15|Mux8~4 (
// Equation(s):
// \control|sync1|t15|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & (((\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )))) # (\control|sync1|sx [0] & 
// (\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))) # (\control|sync1|sx [2] & ((((\control|sync1|sx [0]))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & ((!\control|sync1|sx [0] & 
// (\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\control|sync1|sx [0] & ((\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))))) # (\control|sync1|sx [2] & (((\control|sync1|sx [0]))))) ) )

	.dataa(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|sx [0]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t15|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t15|Mux8~4 .lut_mask = 64'h0C770C330C770CFF;
defparam \control|sync1|t15|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N24
cyclonev_lcell_comb \control|sync1|t15|Mux8~0 (
// Equation(s):
// \control|sync1|t15|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & (((\control|sync1|t15|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t15|Mux8~4_combout  & 
// (\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t15|Mux8~4_combout  & ((\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t15|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t15|Mux8~4_combout  & ((\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t15|Mux8~4_combout  & 
// (\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t15|Mux8~4_combout ),
	.datag(!\control|sync1|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t15|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t15|Mux8~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \control|sync1|t15|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y66_N0
cyclonev_lcell_comb \control|sync1|t15|pixel~1 (
// Equation(s):
// \control|sync1|t15|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t15|Mux8~0_combout  & ( (\control|sync1|t15|pixel~0_combout  & (\control|sync1|sy [8] & \control|sync1|sy [6])) ) ) )

	.dataa(!\control|sync1|t15|pixel~0_combout ),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t15|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t15|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t15|pixel~1 .extended_lut = "off";
defparam \control|sync1|t15|pixel~1 .lut_mask = 64'h0000000000000101;
defparam \control|sync1|t15|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y66_N1
dffeas \control|sync1|t15|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t15|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t15|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t15|pixel .is_wysiwyg = "true";
defparam \control|sync1|t15|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N48
cyclonev_lcell_comb \control|sync1|t18|pixel~0 (
// Equation(s):
// \control|sync1|t18|pixel~0_combout  = ( \control|sync1|sy [6] & ( \control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|sy [7] & \control|sync1|sy [5]) ) ) ) # ( !\control|sync1|sy [6] & ( \control|sync1|sy[4]~DUPLICATE_q  & ( (\control|sync1|sy [5] & 
// ((!\control|sync1|sy [7]) # (\control|sync1|LessThan1~2_combout ))) ) ) ) # ( \control|sync1|sy [6] & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|LessThan1~2_combout  & (!\control|sync1|sy [7] & \control|sync1|sy [5])) ) ) ) # ( 
// !\control|sync1|sy [6] & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|LessThan1~2_combout  & \control|sync1|sy [5]) ) ) )

	.dataa(!\control|sync1|LessThan1~2_combout ),
	.datab(!\control|sync1|sy [7]),
	.datac(gnd),
	.datad(!\control|sync1|sy [5]),
	.datae(!\control|sync1|sy [6]),
	.dataf(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t18|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|pixel~0 .extended_lut = "off";
defparam \control|sync1|t18|pixel~0 .lut_mask = 64'h00AA008800DD00CC;
defparam \control|sync1|t18|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N0
cyclonev_lcell_comb \control|sync1|t18|Add4~34 (
// Equation(s):
// \control|sync1|t18|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t18|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~34 .extended_lut = "off";
defparam \control|sync1|t18|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t18|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N3
cyclonev_lcell_comb \control|sync1|t18|Add4~1 (
// Equation(s):
// \control|sync1|t18|Add4~1_sumout  = SUM(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t18|Add4~34_cout  ))
// \control|sync1|t18|Add4~2  = CARRY(( \control|sync1|sy[1]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t18|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~1_sumout ),
	.cout(\control|sync1|t18|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~1 .extended_lut = "off";
defparam \control|sync1|t18|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t18|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N6
cyclonev_lcell_comb \control|sync1|t18|Add4~5 (
// Equation(s):
// \control|sync1|t18|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t18|Add4~2  ))
// \control|sync1|t18|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t18|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~5_sumout ),
	.cout(\control|sync1|t18|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~5 .extended_lut = "off";
defparam \control|sync1|t18|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t18|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N9
cyclonev_lcell_comb \control|sync1|t18|Add4~9 (
// Equation(s):
// \control|sync1|t18|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t18|Add4~6  ))
// \control|sync1|t18|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( VCC ) + ( \control|sync1|t18|Add4~6  ))

	.dataa(!\control|sync1|sy [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~9_sumout ),
	.cout(\control|sync1|t18|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~9 .extended_lut = "off";
defparam \control|sync1|t18|Add4~9 .lut_mask = 64'h0000000000005555;
defparam \control|sync1|t18|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N12
cyclonev_lcell_comb \control|sync1|t18|Add4~13 (
// Equation(s):
// \control|sync1|t18|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t18|Add4~10  ))
// \control|sync1|t18|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t18|Add4~10  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~13_sumout ),
	.cout(\control|sync1|t18|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~13 .extended_lut = "off";
defparam \control|sync1|t18|Add4~13 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t18|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N15
cyclonev_lcell_comb \control|sync1|t18|Add4~17 (
// Equation(s):
// \control|sync1|t18|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t18|Add4~14  ))
// \control|sync1|t18|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( GND ) + ( \control|sync1|t18|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~17_sumout ),
	.cout(\control|sync1|t18|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~17 .extended_lut = "off";
defparam \control|sync1|t18|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t18|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N18
cyclonev_lcell_comb \control|sync1|t18|Add4~21 (
// Equation(s):
// \control|sync1|t18|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t18|Add4~18  ))
// \control|sync1|t18|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t18|Add4~18  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~21_sumout ),
	.cout(\control|sync1|t18|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~21 .extended_lut = "off";
defparam \control|sync1|t18|Add4~21 .lut_mask = 64'h0000000000003333;
defparam \control|sync1|t18|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N21
cyclonev_lcell_comb \control|sync1|t18|Add4~25 (
// Equation(s):
// \control|sync1|t18|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t18|Add4~22  ))
// \control|sync1|t18|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t18|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~25_sumout ),
	.cout(\control|sync1|t18|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~25 .extended_lut = "off";
defparam \control|sync1|t18|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t18|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N24
cyclonev_lcell_comb \control|sync1|t18|Add4~29 (
// Equation(s):
// \control|sync1|t18|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t18|Add4~26  ))
// \control|sync1|t18|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t18|Add4~26  ))

	.dataa(gnd),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~29_sumout ),
	.cout(\control|sync1|t18|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~29 .extended_lut = "off";
defparam \control|sync1|t18|Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \control|sync1|t18|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N27
cyclonev_lcell_comb \control|sync1|t18|Add4~37 (
// Equation(s):
// \control|sync1|t18|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t18|Add4~30  ))
// \control|sync1|t18|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t18|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~37_sumout ),
	.cout(\control|sync1|t18|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~37 .extended_lut = "off";
defparam \control|sync1|t18|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t18|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N30
cyclonev_lcell_comb \control|sync1|t18|Add5~1 (
// Equation(s):
// \control|sync1|t18|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t18|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t18|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t18|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t18|Add4~37_sumout ),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add5~1_sumout ),
	.cout(\control|sync1|t18|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add5~1 .extended_lut = "off";
defparam \control|sync1|t18|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t18|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N30
cyclonev_lcell_comb \control|sync1|t18|Add4~41 (
// Equation(s):
// \control|sync1|t18|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t18|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add4~41 .extended_lut = "off";
defparam \control|sync1|t18|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t18|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N33
cyclonev_lcell_comb \control|sync1|t18|Add5~5 (
// Equation(s):
// \control|sync1|t18|Add5~5_sumout  = SUM(( \control|sync1|t18|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t18|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t18|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t18|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t18|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Add5~5 .extended_lut = "off";
defparam \control|sync1|t18|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t18|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t18|Add5~5_sumout ,\control|sync1|t18|Add5~1_sumout ,\control|sync1|t18|Add4~29_sumout ,\control|sync1|t18|Add4~25_sumout ,\control|sync1|t18|Add4~21_sumout ,\control|sync1|t18|Add4~17_sumout ,\control|sync1|t18|Add4~13_sumout ,
\control|sync1|t18|Add4~9_sumout ,\control|sync1|t18|Add4~5_sumout ,\control|sync1|t18|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t18|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t18|Add5~5_sumout ,\control|sync1|t18|Add5~1_sumout ,\control|sync1|t18|Add4~29_sumout ,\control|sync1|t18|Add4~25_sumout ,\control|sync1|t18|Add4~21_sumout ,\control|sync1|t18|Add4~17_sumout ,\control|sync1|t18|Add4~13_sumout ,
\control|sync1|t18|Add4~9_sumout ,\control|sync1|t18|Add4~5_sumout ,\control|sync1|t18|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t18|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N42
cyclonev_lcell_comb \control|sync1|t18|Mux8~4 (
// Equation(s):
// \control|sync1|t18|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\control|sync1|sx [0] & 
// ((((\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\control|sync1|sx [2]))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (!\control|sync1|sx [2] & (\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 
// ))) # (\control|sync1|sx [0] & ((((\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [0]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t18|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t18|Mux8~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \control|sync1|t18|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y70_N36
cyclonev_lcell_comb \control|sync1|t18|Mux8~0 (
// Equation(s):
// \control|sync1|t18|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t18|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t18|Mux8~4_combout  & 
// ((\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\control|sync1|t18|Mux8~4_combout  & (\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \control|sync1|sx [1] & ( ((!\control|sync1|sx [2] & 
// (((\control|sync1|t18|Mux8~4_combout )))) # (\control|sync1|sx [2] & ((!\control|sync1|t18|Mux8~4_combout  & (\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\control|sync1|t18|Mux8~4_combout  & 
// ((\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t18|Mux8~4_combout ),
	.datag(!\control|sync1|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t18|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t18|Mux8~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \control|sync1|t18|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N51
cyclonev_lcell_comb \control|sync1|t18|pixel~1 (
// Equation(s):
// \control|sync1|t18|pixel~1_combout  = ( \control|sync1|t18|pixel~0_combout  & ( \control|sync1|t18|Mux8~0_combout  & ( (\control|sync1|t20|pixel~0_combout  & (\control|sync1|sy [8] & \control|sync1|sy [7])) ) ) )

	.dataa(!\control|sync1|t20|pixel~0_combout ),
	.datab(!\control|sync1|sy [8]),
	.datac(gnd),
	.datad(!\control|sync1|sy [7]),
	.datae(!\control|sync1|t18|pixel~0_combout ),
	.dataf(!\control|sync1|t18|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t18|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t18|pixel~1 .extended_lut = "off";
defparam \control|sync1|t18|pixel~1 .lut_mask = 64'h0000000000000011;
defparam \control|sync1|t18|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N52
dffeas \control|sync1|t18|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t18|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t18|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t18|pixel .is_wysiwyg = "true";
defparam \control|sync1|t18|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N6
cyclonev_lcell_comb \control|sync1|t17|pixel~0 (
// Equation(s):
// \control|sync1|t17|pixel~0_combout  = ( \control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|t1|LessThan3~0_combout  & ( \control|sync1|sy [7] ) ) ) # ( !\control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|t1|LessThan3~0_combout  & ( 
// (!\control|sync1|LessThan1~0_combout  & \control|sync1|sy [7]) ) ) ) # ( \control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|t1|LessThan3~0_combout  & ( (!\control|sync1|LessThan1~0_combout  & \control|sync1|sy [7]) ) ) ) # ( 
// !\control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|t1|LessThan3~0_combout  & ( (\control|sync1|sy [7]) # (\control|sync1|LessThan1~0_combout ) ) ) )

	.dataa(!\control|sync1|LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(!\control|sync1|sy[4]~DUPLICATE_q ),
	.dataf(!\control|sync1|t1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t17|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|pixel~0 .extended_lut = "off";
defparam \control|sync1|t17|pixel~0 .lut_mask = 64'h5F5F0A0A0A0A0F0F;
defparam \control|sync1|t17|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N0
cyclonev_lcell_comb \control|sync1|t17|Add4~34 (
// Equation(s):
// \control|sync1|t17|Add4~34_cout  = CARRY(( \control|sync1|sy[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\control|sync1|t17|Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~34 .extended_lut = "off";
defparam \control|sync1|t17|Add4~34 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t17|Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N3
cyclonev_lcell_comb \control|sync1|t17|Add4~1 (
// Equation(s):
// \control|sync1|t17|Add4~1_sumout  = SUM(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t17|Add4~34_cout  ))
// \control|sync1|t17|Add4~2  = CARRY(( \control|sync1|sy [1] ) + ( VCC ) + ( \control|sync1|t17|Add4~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~1_sumout ),
	.cout(\control|sync1|t17|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~1 .extended_lut = "off";
defparam \control|sync1|t17|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t17|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N6
cyclonev_lcell_comb \control|sync1|t17|Add4~5 (
// Equation(s):
// \control|sync1|t17|Add4~5_sumout  = SUM(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t17|Add4~2  ))
// \control|sync1|t17|Add4~6  = CARRY(( \control|sync1|sy[2]~DUPLICATE_q  ) + ( GND ) + ( \control|sync1|t17|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~5_sumout ),
	.cout(\control|sync1|t17|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~5 .extended_lut = "off";
defparam \control|sync1|t17|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t17|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N9
cyclonev_lcell_comb \control|sync1|t17|Add4~9 (
// Equation(s):
// \control|sync1|t17|Add4~9_sumout  = SUM(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t17|Add4~6  ))
// \control|sync1|t17|Add4~10  = CARRY(( \control|sync1|sy [3] ) + ( GND ) + ( \control|sync1|t17|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~9_sumout ),
	.cout(\control|sync1|t17|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~9 .extended_lut = "off";
defparam \control|sync1|t17|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t17|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N12
cyclonev_lcell_comb \control|sync1|t17|Add4~13 (
// Equation(s):
// \control|sync1|t17|Add4~13_sumout  = SUM(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t17|Add4~10  ))
// \control|sync1|t17|Add4~14  = CARRY(( \control|sync1|sy[4]~DUPLICATE_q  ) + ( VCC ) + ( \control|sync1|t17|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~13_sumout ),
	.cout(\control|sync1|t17|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~13 .extended_lut = "off";
defparam \control|sync1|t17|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t17|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N15
cyclonev_lcell_comb \control|sync1|t17|Add4~17 (
// Equation(s):
// \control|sync1|t17|Add4~17_sumout  = SUM(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t17|Add4~14  ))
// \control|sync1|t17|Add4~18  = CARRY(( \control|sync1|sy [5] ) + ( VCC ) + ( \control|sync1|t17|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~17_sumout ),
	.cout(\control|sync1|t17|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~17 .extended_lut = "off";
defparam \control|sync1|t17|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t17|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N18
cyclonev_lcell_comb \control|sync1|t17|Add4~21 (
// Equation(s):
// \control|sync1|t17|Add4~21_sumout  = SUM(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t17|Add4~18  ))
// \control|sync1|t17|Add4~22  = CARRY(( \control|sync1|sy [6] ) + ( VCC ) + ( \control|sync1|t17|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~21_sumout ),
	.cout(\control|sync1|t17|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~21 .extended_lut = "off";
defparam \control|sync1|t17|Add4~21 .lut_mask = 64'h0000000000000F0F;
defparam \control|sync1|t17|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N21
cyclonev_lcell_comb \control|sync1|t17|Add4~25 (
// Equation(s):
// \control|sync1|t17|Add4~25_sumout  = SUM(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t17|Add4~22  ))
// \control|sync1|t17|Add4~26  = CARRY(( \control|sync1|sy [7] ) + ( GND ) + ( \control|sync1|t17|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~25_sumout ),
	.cout(\control|sync1|t17|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~25 .extended_lut = "off";
defparam \control|sync1|t17|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t17|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N24
cyclonev_lcell_comb \control|sync1|t17|Add4~29 (
// Equation(s):
// \control|sync1|t17|Add4~29_sumout  = SUM(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t17|Add4~26  ))
// \control|sync1|t17|Add4~30  = CARRY(( \control|sync1|sy [8] ) + ( GND ) + ( \control|sync1|t17|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|sy [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~29_sumout ),
	.cout(\control|sync1|t17|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~29 .extended_lut = "off";
defparam \control|sync1|t17|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t17|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N27
cyclonev_lcell_comb \control|sync1|t17|Add4~37 (
// Equation(s):
// \control|sync1|t17|Add4~37_sumout  = SUM(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t17|Add4~30  ))
// \control|sync1|t17|Add4~38  = CARRY(( \control|sync1|sy [9] ) + ( VCC ) + ( \control|sync1|t17|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|sync1|sy [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~37_sumout ),
	.cout(\control|sync1|t17|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~37 .extended_lut = "off";
defparam \control|sync1|t17|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \control|sync1|t17|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N30
cyclonev_lcell_comb \control|sync1|t17|Add5~1 (
// Equation(s):
// \control|sync1|t17|Add5~1_sumout  = SUM(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t17|Add4~37_sumout  ) + ( !VCC ))
// \control|sync1|t17|Add5~2  = CARRY(( \control|sync1|t20|Mux2~0_combout  ) + ( \control|sync1|t17|Add4~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t17|Add4~37_sumout ),
	.datad(!\control|sync1|t20|Mux2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add5~1_sumout ),
	.cout(\control|sync1|t17|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add5~1 .extended_lut = "off";
defparam \control|sync1|t17|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \control|sync1|t17|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N30
cyclonev_lcell_comb \control|sync1|t17|Add4~41 (
// Equation(s):
// \control|sync1|t17|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \control|sync1|t17|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add4~41 .extended_lut = "off";
defparam \control|sync1|t17|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|sync1|t17|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N33
cyclonev_lcell_comb \control|sync1|t17|Add5~5 (
// Equation(s):
// \control|sync1|t17|Add5~5_sumout  = SUM(( \control|sync1|t17|Add4~41_sumout  ) + ( GND ) + ( \control|sync1|t17|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|t17|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|sync1|t17|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|sync1|t17|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Add5~5 .extended_lut = "off";
defparam \control|sync1|t17|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|sync1|t17|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t17|Add5~5_sumout ,\control|sync1|t17|Add5~1_sumout ,\control|sync1|t17|Add4~29_sumout ,\control|sync1|t17|Add4~25_sumout ,\control|sync1|t17|Add4~21_sumout ,\control|sync1|t17|Add4~17_sumout ,\control|sync1|t17|Add4~13_sumout ,
\control|sync1|t17|Add4~9_sumout ,\control|sync1|t17|Add4~5_sumout ,\control|sync1|t17|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t17|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\control|cmh|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\control|sync1|t17|Add5~5_sumout ,\control|sync1|t17|Add5~1_sumout ,\control|sync1|t17|Add4~29_sumout ,\control|sync1|t17|Add4~25_sumout ,\control|sync1|t17|Add4~21_sumout ,\control|sync1|t17|Add4~17_sumout ,\control|sync1|t17|Add4~13_sumout ,
\control|sync1|t17|Add4~9_sumout ,\control|sync1|t17|Add4~5_sumout ,\control|sync1|t17|Add4~1_sumout ,\control|sync1|sy[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Proyecto.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:control|SYNC:sync1|printText:t17|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_1hd1:auto_generated|ALTSYNCRAM";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N24
cyclonev_lcell_comb \control|sync1|t17|Mux8~4 (
// Equation(s):
// \control|sync1|t17|Mux8~4_combout  = ( !\control|sync1|sx [1] & ( ((!\control|sync1|sx [0] & (\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\control|sync1|sx [2]))) # (\control|sync1|sx [0] & 
// (((\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ) # (\control|sync1|sx [2]))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [0] & (((\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  & (!\control|sync1|sx 
// [2]))))) # (\control|sync1|sx [0] & ((((\control|sync1|sx [2]))) # (\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) ) )

	.dataa(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\control|sync1|sx [0]),
	.datac(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\control|sync1|sx [2]),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t17|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Mux8~4 .extended_lut = "on";
defparam \control|sync1|t17|Mux8~4 .lut_mask = 64'h0C331D333F331D33;
defparam \control|sync1|t17|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N48
cyclonev_lcell_comb \control|sync1|t17|Mux8~0 (
// Equation(s):
// \control|sync1|t17|Mux8~0_combout  = ( !\control|sync1|sx [1] & ( (!\control|sync1|sx [2] & ((((\control|sync1|t17|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t17|Mux8~4_combout  & 
// (\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\control|sync1|t17|Mux8~4_combout  & ((\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \control|sync1|sx [1] & ( (!\control|sync1|sx [2] & 
// ((((\control|sync1|t17|Mux8~4_combout ))))) # (\control|sync1|sx [2] & (((!\control|sync1|t17|Mux8~4_combout  & ((\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\control|sync1|t17|Mux8~4_combout  & 
// (\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\control|sync1|sx [2]),
	.datab(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\control|sync1|sx [1]),
	.dataf(!\control|sync1|t17|Mux8~4_combout ),
	.datag(!\control|sync1|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t17|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|Mux8~0 .extended_lut = "on";
defparam \control|sync1|t17|Mux8~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \control|sync1|t17|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y66_N57
cyclonev_lcell_comb \control|sync1|t17|pixel~1 (
// Equation(s):
// \control|sync1|t17|pixel~1_combout  = ( \control|sync1|t20|pixel~0_combout  & ( \control|sync1|t17|Mux8~0_combout  & ( (\control|sync1|sy [8] & (\control|sync1|sy [7] & !\control|sync1|t17|pixel~0_combout )) ) ) )

	.dataa(!\control|sync1|sy [8]),
	.datab(!\control|sync1|sy [7]),
	.datac(!\control|sync1|t17|pixel~0_combout ),
	.datad(gnd),
	.datae(!\control|sync1|t20|pixel~0_combout ),
	.dataf(!\control|sync1|t17|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|t17|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|t17|pixel~1 .extended_lut = "off";
defparam \control|sync1|t17|pixel~1 .lut_mask = 64'h0000000000001010;
defparam \control|sync1|t17|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y66_N58
dffeas \control|sync1|t17|pixel (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|t17|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|t17|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|t17|pixel .is_wysiwyg = "true";
defparam \control|sync1|t17|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y64_N12
cyclonev_lcell_comb \control|sync1|always2~7 (
// Equation(s):
// \control|sync1|always2~7_combout  = ( !\control|sync1|t18|pixel~q  & ( !\control|sync1|t17|pixel~q  & ( (!\control|sync1|t13|pixel~q  & (!\control|sync1|t16|pixel~q  & (!\control|sync1|t14|pixel~q  & !\control|sync1|t15|pixel~q ))) ) ) )

	.dataa(!\control|sync1|t13|pixel~q ),
	.datab(!\control|sync1|t16|pixel~q ),
	.datac(!\control|sync1|t14|pixel~q ),
	.datad(!\control|sync1|t15|pixel~q ),
	.datae(!\control|sync1|t18|pixel~q ),
	.dataf(!\control|sync1|t17|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~7 .extended_lut = "off";
defparam \control|sync1|always2~7 .lut_mask = 64'h8000000000000000;
defparam \control|sync1|always2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N12
cyclonev_lcell_comb \control|sync1|always2~10 (
// Equation(s):
// \control|sync1|always2~10_combout  = ( \control|sync1|always2~8_combout  & ( \control|sync1|always2~7_combout  & ( (\control|sync1|always2~9_combout  & \control|sync1|always2~6_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|sync1|always2~9_combout ),
	.datad(!\control|sync1|always2~6_combout ),
	.datae(!\control|sync1|always2~8_combout ),
	.dataf(!\control|sync1|always2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~10 .extended_lut = "off";
defparam \control|sync1|always2~10 .lut_mask = 64'h000000000000000F;
defparam \control|sync1|always2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N42
cyclonev_lcell_comb \control|sync1|LessThan14~0 (
// Equation(s):
// \control|sync1|LessThan14~0_combout  = ( \control|sync1|sx [3] & ( !\control|sync1|sx [4] & ( (!\control|sync1|sx [5] & (!\control|sync1|sx [2] & ((!\control|sync1|sx [0]) # (!\control|sync1|sx [1])))) ) ) ) # ( !\control|sync1|sx [3] & ( 
// !\control|sync1|sx [4] & ( !\control|sync1|sx [5] ) ) )

	.dataa(!\control|sync1|sx [5]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|sx [0]),
	.datad(!\control|sync1|sx [1]),
	.datae(!\control|sync1|sx [3]),
	.dataf(!\control|sync1|sx [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan14~0 .extended_lut = "off";
defparam \control|sync1|LessThan14~0 .lut_mask = 64'hAAAA888000000000;
defparam \control|sync1|LessThan14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N48
cyclonev_lcell_comb \control|sync1|LessThan14~1 (
// Equation(s):
// \control|sync1|LessThan14~1_combout  = ( \control|sync1|LessThan14~0_combout  & ( (!\control|sync1|sx [9] & ((!\control|sync1|sx [7]) # (!\control|sync1|sx [8]))) ) ) # ( !\control|sync1|LessThan14~0_combout  & ( (!\control|sync1|sx [9] & 
// ((!\control|sync1|sx [8]) # ((!\control|sync1|sx [7] & !\control|sync1|sx [6])))) ) )

	.dataa(!\control|sync1|sx [7]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|sx [6]),
	.datad(!\control|sync1|sx [8]),
	.datae(gnd),
	.dataf(!\control|sync1|LessThan14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan14~1 .extended_lut = "off";
defparam \control|sync1|LessThan14~1 .lut_mask = 64'hCC80CC80CC88CC88;
defparam \control|sync1|LessThan14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N33
cyclonev_lcell_comb \control|sync1|LessThan15~0 (
// Equation(s):
// \control|sync1|LessThan15~0_combout  = ( \control|sync1|sx [3] & ( (!\control|sync1|sx [4] & !\control|sync1|sx [5]) ) ) # ( !\control|sync1|sx [3] & ( (!\control|sync1|sx [5] & ((!\control|sync1|sx [4]) # (!\control|sync1|sx [2]))) ) )

	.dataa(!\control|sync1|sx [4]),
	.datab(!\control|sync1|sx [5]),
	.datac(!\control|sync1|sx [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|sx [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan15~0 .extended_lut = "off";
defparam \control|sync1|LessThan15~0 .lut_mask = 64'hC8C8C8C888888888;
defparam \control|sync1|LessThan15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N51
cyclonev_lcell_comb \control|sync1|LessThan15~1 (
// Equation(s):
// \control|sync1|LessThan15~1_combout  = ( \control|sync1|LessThan15~0_combout  & ( (\control|sync1|sx [9] & ((\control|sync1|sx [8]) # (\control|sync1|sx [7]))) ) ) # ( !\control|sync1|LessThan15~0_combout  & ( (\control|sync1|sx [9] & (((\control|sync1|sx 
// [6]) # (\control|sync1|sx [8])) # (\control|sync1|sx [7]))) ) )

	.dataa(!\control|sync1|sx [7]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|sx [8]),
	.datad(!\control|sync1|sx [6]),
	.datae(gnd),
	.dataf(!\control|sync1|LessThan15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan15~1 .extended_lut = "off";
defparam \control|sync1|LessThan15~1 .lut_mask = 64'h1333133313131313;
defparam \control|sync1|LessThan15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N12
cyclonev_lcell_comb \control|sync1|always2~18 (
// Equation(s):
// \control|sync1|always2~18_combout  = ( \control|sync1|sy [7] & ( \control|sync1|sy [4] & ( (!\control|sync1|sy [8] & (\control|sync1|sy [5] & (!\control|sync1|sy[2]~DUPLICATE_q  $ (!\control|sync1|sy [6])))) # (\control|sync1|sy [8] & 
// (!\control|sync1|sy[2]~DUPLICATE_q  & (!\control|sync1|sy [5] & !\control|sync1|sy [6]))) ) ) ) # ( !\control|sync1|sy [7] & ( \control|sync1|sy [4] & ( (!\control|sync1|sy [5] & (\control|sync1|sy [6] & (!\control|sync1|sy[2]~DUPLICATE_q  $ 
// (\control|sync1|sy [8])))) ) ) ) # ( \control|sync1|sy [7] & ( !\control|sync1|sy [4] & ( (\control|sync1|sy [5] & (!\control|sync1|sy [6] & (!\control|sync1|sy[2]~DUPLICATE_q  $ (\control|sync1|sy [8])))) ) ) ) # ( !\control|sync1|sy [7] & ( 
// !\control|sync1|sy [4] & ( (!\control|sync1|sy [8] & (\control|sync1|sy[2]~DUPLICATE_q  & (\control|sync1|sy [5] & \control|sync1|sy [6]))) # (\control|sync1|sy [8] & (!\control|sync1|sy [5] & (!\control|sync1|sy[2]~DUPLICATE_q  $ (!\control|sync1|sy 
// [6])))) ) ) )

	.dataa(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|sy [5]),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|sy [7]),
	.dataf(!\control|sync1|sy [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~18 .extended_lut = "off";
defparam \control|sync1|always2~18 .lut_mask = 64'h1024090000902408;
defparam \control|sync1|always2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N30
cyclonev_lcell_comb \control|sync1|always2~17 (
// Equation(s):
// \control|sync1|always2~17_combout  = ( \control|sync1|sy [7] & ( \control|sync1|sy [4] & ( (!\control|sync1|sy [8] & (!\control|sync1|sy [5] & (!\control|sync1|sy[2]~DUPLICATE_q  $ (!\control|sync1|sy [6])))) ) ) ) # ( !\control|sync1|sy [7] & ( 
// \control|sync1|sy [4] & ( (\control|sync1|sy [8] & (\control|sync1|sy [5] & (!\control|sync1|sy[2]~DUPLICATE_q  $ (!\control|sync1|sy [6])))) ) ) ) # ( \control|sync1|sy [7] & ( !\control|sync1|sy [4] & ( (!\control|sync1|sy[2]~DUPLICATE_q  & 
// (!\control|sync1|sy [5] & (!\control|sync1|sy [8] $ (\control|sync1|sy [6])))) # (\control|sync1|sy[2]~DUPLICATE_q  & ((!\control|sync1|sy [8] & (\control|sync1|sy [5] & \control|sync1|sy [6])) # (\control|sync1|sy [8] & (!\control|sync1|sy [5] & 
// !\control|sync1|sy [6])))) ) ) ) # ( !\control|sync1|sy [7] & ( !\control|sync1|sy [4] & ( (!\control|sync1|sy[2]~DUPLICATE_q  & (\control|sync1|sy [8] & (\control|sync1|sy [5] & !\control|sync1|sy [6]))) ) ) )

	.dataa(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|sy [5]),
	.datad(!\control|sync1|sy [6]),
	.datae(!\control|sync1|sy [7]),
	.dataf(!\control|sync1|sy [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~17 .extended_lut = "off";
defparam \control|sync1|always2~17 .lut_mask = 64'h0200902401024080;
defparam \control|sync1|always2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N6
cyclonev_lcell_comb \control|sync1|always2~19 (
// Equation(s):
// \control|sync1|always2~19_combout  = ( \control|sync1|sy [3] & ( \control|sync1|always2~17_combout  & ( \control|sync1|always2~18_combout  ) ) ) # ( !\control|sync1|sy [3] & ( \control|sync1|always2~17_combout  ) ) # ( \control|sync1|sy [3] & ( 
// !\control|sync1|always2~17_combout  & ( \control|sync1|always2~18_combout  ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|always2~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|sync1|sy [3]),
	.dataf(!\control|sync1|always2~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~19 .extended_lut = "off";
defparam \control|sync1|always2~19 .lut_mask = 64'h00003333FFFF3333;
defparam \control|sync1|always2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N51
cyclonev_lcell_comb \control|sync1|LessThan17~0 (
// Equation(s):
// \control|sync1|LessThan17~0_combout  = ( !\control|sync1|sy[2]~DUPLICATE_q  & ( \control|sync1|sy[4]~DUPLICATE_q  & ( (!\control|sync1|sy [3] & !\control|sync1|sy [5]) ) ) ) # ( \control|sync1|sy[2]~DUPLICATE_q  & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( 
// !\control|sync1|sy [5] ) ) ) # ( !\control|sync1|sy[2]~DUPLICATE_q  & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( !\control|sync1|sy [5] ) ) )

	.dataa(!\control|sync1|sy [3]),
	.datab(gnd),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(!\control|sync1|sy[2]~DUPLICATE_q ),
	.dataf(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan17~0 .extended_lut = "off";
defparam \control|sync1|LessThan17~0 .lut_mask = 64'hF0F0F0F0A0A00000;
defparam \control|sync1|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N54
cyclonev_lcell_comb \control|sync1|always2~4 (
// Equation(s):
// \control|sync1|always2~4_combout  = ( \control|sync1|sy [6] & ( \control|sync1|LessThan17~0_combout  & ( (\control|sync1|sy [1] & !\control|sync1|sy[0]~DUPLICATE_q ) ) ) ) # ( !\control|sync1|sy [6] & ( \control|sync1|LessThan17~0_combout  & ( 
// (\control|sync1|sy [1] & !\control|sync1|sy[0]~DUPLICATE_q ) ) ) ) # ( \control|sync1|sy [6] & ( !\control|sync1|LessThan17~0_combout  & ( (\control|sync1|sy [1] & (!\control|sync1|sy[0]~DUPLICATE_q  & ((!\control|sync1|sy [7]) # (!\control|sync1|sy 
// [8])))) ) ) ) # ( !\control|sync1|sy [6] & ( !\control|sync1|LessThan17~0_combout  & ( (\control|sync1|sy [1] & !\control|sync1|sy[0]~DUPLICATE_q ) ) ) )

	.dataa(!\control|sync1|sy [7]),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|sy [1]),
	.datad(!\control|sync1|sy[0]~DUPLICATE_q ),
	.datae(!\control|sync1|sy [6]),
	.dataf(!\control|sync1|LessThan17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~4 .extended_lut = "off";
defparam \control|sync1|always2~4 .lut_mask = 64'h0F000E000F000F00;
defparam \control|sync1|always2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N54
cyclonev_lcell_comb \control|sync1|always2~2 (
// Equation(s):
// \control|sync1|always2~2_combout  = ( \control|sync1|always2~0_combout  & ( (\control|sync1|sy [6] & (!\control|sync1|sy [9] & ((!\control|sync1|LessThan16~0_combout ) # (!\control|sync1|always2~1_combout )))) ) ) # ( !\control|sync1|always2~0_combout  & 
// ( !\control|sync1|sy [9] ) )

	.dataa(!\control|sync1|LessThan16~0_combout ),
	.datab(!\control|sync1|sy [6]),
	.datac(!\control|sync1|sy [9]),
	.datad(!\control|sync1|always2~1_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~2 .extended_lut = "off";
defparam \control|sync1|always2~2 .lut_mask = 64'hF0F0F0F030203020;
defparam \control|sync1|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y69_N39
cyclonev_lcell_comb \control|sync1|always2~5 (
// Equation(s):
// \control|sync1|always2~5_combout  = ( \control|sync1|always2~2_combout  & ( (!\control|sync1|LessThan14~1_combout  & (!\control|sync1|LessThan15~1_combout  & (\control|sync1|always2~19_combout  & \control|sync1|always2~4_combout ))) ) )

	.dataa(!\control|sync1|LessThan14~1_combout ),
	.datab(!\control|sync1|LessThan15~1_combout ),
	.datac(!\control|sync1|always2~19_combout ),
	.datad(!\control|sync1|always2~4_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|always2~5 .extended_lut = "off";
defparam \control|sync1|always2~5 .lut_mask = 64'h0000000000080008;
defparam \control|sync1|always2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N12
cyclonev_lcell_comb \control|sync1|LessThan9~1 (
// Equation(s):
// \control|sync1|LessThan9~1_combout  = ( \control|sync1|sy [4] & ( \control|sync1|LessThan9~0_combout  & ( (\control|sync1|sy [8] & (\control|sync1|sy [6] & \control|sync1|sy [7])) ) ) ) # ( !\control|sync1|sy [4] & ( \control|sync1|LessThan9~0_combout  & 
// ( (\control|sync1|sy [5] & (\control|sync1|sy [8] & (\control|sync1|sy [6] & \control|sync1|sy [7]))) ) ) ) # ( \control|sync1|sy [4] & ( !\control|sync1|LessThan9~0_combout  & ( (\control|sync1|sy [5] & (\control|sync1|sy [8] & (\control|sync1|sy [6] & 
// \control|sync1|sy [7]))) ) ) ) # ( !\control|sync1|sy [4] & ( !\control|sync1|LessThan9~0_combout  & ( (\control|sync1|sy [5] & (\control|sync1|sy [8] & (\control|sync1|sy [6] & \control|sync1|sy [7]))) ) ) )

	.dataa(!\control|sync1|sy [5]),
	.datab(!\control|sync1|sy [8]),
	.datac(!\control|sync1|sy [6]),
	.datad(!\control|sync1|sy [7]),
	.datae(!\control|sync1|sy [4]),
	.dataf(!\control|sync1|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan9~1 .extended_lut = "off";
defparam \control|sync1|LessThan9~1 .lut_mask = 64'h0001000100010003;
defparam \control|sync1|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N24
cyclonev_lcell_comb \control|sync1|color_R~2 (
// Equation(s):
// \control|sync1|color_R~2_combout  = ( \control|sync1|always2~2_combout  & ( \control|sync1|LessThan9~1_combout  ) ) # ( !\control|sync1|always2~2_combout  & ( \control|sync1|LessThan9~1_combout  ) ) # ( \control|sync1|always2~2_combout  & ( 
// !\control|sync1|LessThan9~1_combout  & ( (!\control|sync1|always2~3_combout ) # ((\control|sync1|color_R~1_combout  & ((\control|sync1|always2~5_combout ) # (\control|sync1|always2~10_combout )))) ) ) ) # ( !\control|sync1|always2~2_combout  & ( 
// !\control|sync1|LessThan9~1_combout  ) )

	.dataa(!\control|sync1|color_R~1_combout ),
	.datab(!\control|sync1|always2~10_combout ),
	.datac(!\control|sync1|always2~5_combout ),
	.datad(!\control|sync1|always2~3_combout ),
	.datae(!\control|sync1|always2~2_combout ),
	.dataf(!\control|sync1|LessThan9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|color_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|color_R~2 .extended_lut = "off";
defparam \control|sync1|color_R~2 .lut_mask = 64'hFFFFFF15FFFFFFFF;
defparam \control|sync1|color_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N25
dffeas \control|sync1|color_R[6] (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|color_R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|color_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|color_R[6] .is_wysiwyg = "true";
defparam \control|sync1|color_R[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y67_N3
cyclonev_lcell_comb \control|sync1|LessThan22~0 (
// Equation(s):
// \control|sync1|LessThan22~0_combout  = ( \control|sync1|sx [3] & ( \control|sync1|sx [4] ) ) # ( !\control|sync1|sx [3] & ( \control|sync1|sx [4] & ( ((\control|sync1|sx [0]) # (\control|sync1|sx [2])) # (\control|sync1|sx [1]) ) ) )

	.dataa(!\control|sync1|sx [1]),
	.datab(!\control|sync1|sx [2]),
	.datac(!\control|sync1|sx [0]),
	.datad(gnd),
	.datae(!\control|sync1|sx [3]),
	.dataf(!\control|sync1|sx [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan22~0 .extended_lut = "off";
defparam \control|sync1|LessThan22~0 .lut_mask = 64'h000000007F7FFFFF;
defparam \control|sync1|LessThan22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N24
cyclonev_lcell_comb \control|sync1|LessThan22~1 (
// Equation(s):
// \control|sync1|LessThan22~1_combout  = ( !\control|sync1|sx [5] & ( \control|sync1|sx [7] & ( (!\control|sync1|sx [6] & (!\control|sync1|sx [9] & (!\control|sync1|LessThan22~0_combout  & !\control|sync1|sx [8]))) ) ) ) # ( \control|sync1|sx [5] & ( 
// !\control|sync1|sx [7] & ( (!\control|sync1|sx [9] & !\control|sync1|sx [8]) ) ) ) # ( !\control|sync1|sx [5] & ( !\control|sync1|sx [7] & ( (!\control|sync1|sx [9] & !\control|sync1|sx [8]) ) ) )

	.dataa(!\control|sync1|sx [6]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|LessThan22~0_combout ),
	.datad(!\control|sync1|sx [8]),
	.datae(!\control|sync1|sx [5]),
	.dataf(!\control|sync1|sx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan22~1 .extended_lut = "off";
defparam \control|sync1|LessThan22~1 .lut_mask = 64'hCC00CC0080000000;
defparam \control|sync1|LessThan22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N30
cyclonev_lcell_comb \control|sync1|LessThan23~0 (
// Equation(s):
// \control|sync1|LessThan23~0_combout  = ( !\control|sync1|sx [7] & ( (!\control|sync1|sx [4] & (!\control|sync1|sx [5] & !\control|sync1|sx [6])) ) )

	.dataa(!\control|sync1|sx [4]),
	.datab(!\control|sync1|sx [5]),
	.datac(!\control|sync1|sx [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|sync1|sx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan23~0 .extended_lut = "off";
defparam \control|sync1|LessThan23~0 .lut_mask = 64'h8080808000000000;
defparam \control|sync1|LessThan23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y70_N48
cyclonev_lcell_comb \control|sync1|LessThan24~0 (
// Equation(s):
// \control|sync1|LessThan24~0_combout  = ( \control|sync1|sy[2]~DUPLICATE_q  & ( \control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|sy [5] ) ) ) # ( !\control|sync1|sy[2]~DUPLICATE_q  & ( \control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|sy [5] ) ) ) # 
// ( \control|sync1|sy[2]~DUPLICATE_q  & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( \control|sync1|sy [5] ) ) ) # ( !\control|sync1|sy[2]~DUPLICATE_q  & ( !\control|sync1|sy[4]~DUPLICATE_q  & ( (\control|sync1|sy [3] & \control|sync1|sy [5]) ) ) )

	.dataa(gnd),
	.datab(!\control|sync1|sy [3]),
	.datac(!\control|sync1|sy [5]),
	.datad(gnd),
	.datae(!\control|sync1|sy[2]~DUPLICATE_q ),
	.dataf(!\control|sync1|sy[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan24~0 .extended_lut = "off";
defparam \control|sync1|LessThan24~0 .lut_mask = 64'h03030F0F0F0F0F0F;
defparam \control|sync1|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y67_N36
cyclonev_lcell_comb \control|sync1|out_R~2 (
// Equation(s):
// \control|sync1|out_R~2_combout  = ( \control|sync1|sy [6] & ( \control|sync1|always2~0_combout  & ( (\control|sync1|sx [8] & (\control|sync1|sx [9] & !\control|sync1|LessThan23~0_combout )) ) ) ) # ( !\control|sync1|sy [6] & ( 
// \control|sync1|always2~0_combout  & ( (!\control|sync1|LessThan24~0_combout ) # ((\control|sync1|sx [8] & (\control|sync1|sx [9] & !\control|sync1|LessThan23~0_combout ))) ) ) ) # ( \control|sync1|sy [6] & ( !\control|sync1|always2~0_combout  & ( 
// (\control|sync1|sx [8] & (\control|sync1|sx [9] & !\control|sync1|LessThan23~0_combout )) ) ) ) # ( !\control|sync1|sy [6] & ( !\control|sync1|always2~0_combout  & ( (\control|sync1|sx [8] & (\control|sync1|sx [9] & !\control|sync1|LessThan23~0_combout )) 
// ) ) )

	.dataa(!\control|sync1|sx [8]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|LessThan23~0_combout ),
	.datad(!\control|sync1|LessThan24~0_combout ),
	.datae(!\control|sync1|sy [6]),
	.dataf(!\control|sync1|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|out_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|out_R~2 .extended_lut = "off";
defparam \control|sync1|out_R~2 .lut_mask = 64'h10101010FF101010;
defparam \control|sync1|out_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N42
cyclonev_lcell_comb \control|sync1|out_R[0]~3 (
// Equation(s):
// \control|sync1|out_R[0]~3_combout  = ( !\control|sync1|out_R~2_combout  & ( (\control|sync1|color_R [6] & (!\control|sync1|LessThan22~1_combout  & ((!\control|sync1|sy [9]) # (\control|sync1|out_R~1_combout )))) ) )

	.dataa(!\control|sync1|out_R~1_combout ),
	.datab(!\control|sync1|sy [9]),
	.datac(!\control|sync1|color_R [6]),
	.datad(!\control|sync1|LessThan22~1_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|out_R~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|out_R[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|out_R[0]~3 .extended_lut = "off";
defparam \control|sync1|out_R[0]~3 .lut_mask = 64'h0D000D0000000000;
defparam \control|sync1|out_R[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N36
cyclonev_lcell_comb \control|sync1|color_R~3 (
// Equation(s):
// \control|sync1|color_R~3_combout  = ( !\control|sync1|always2~12_combout  & ( !\control|sync1|color_R~0_combout  & ( (\control|sync1|always2~3_combout  & (\control|sync1|always2~2_combout  & (!\control|sync1|always2~13_combout  & 
// !\control|sync1|LessThan9~1_combout ))) ) ) )

	.dataa(!\control|sync1|always2~3_combout ),
	.datab(!\control|sync1|always2~2_combout ),
	.datac(!\control|sync1|always2~13_combout ),
	.datad(!\control|sync1|LessThan9~1_combout ),
	.datae(!\control|sync1|always2~12_combout ),
	.dataf(!\control|sync1|color_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|color_R~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|color_R~3 .extended_lut = "off";
defparam \control|sync1|color_R~3 .lut_mask = 64'h1000000000000000;
defparam \control|sync1|color_R~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y67_N18
cyclonev_lcell_comb \control|sync1|color_R~4 (
// Equation(s):
// \control|sync1|color_R~4_combout  = ( \control|sync1|always2~6_combout  & ( !\control|sync1|always2~5_combout  & ( (\control|sync1|color_R~3_combout  & (\control|sync1|always2~8_combout  & (\control|sync1|always2~9_combout  & 
// \control|sync1|always2~7_combout ))) ) ) )

	.dataa(!\control|sync1|color_R~3_combout ),
	.datab(!\control|sync1|always2~8_combout ),
	.datac(!\control|sync1|always2~9_combout ),
	.datad(!\control|sync1|always2~7_combout ),
	.datae(!\control|sync1|always2~6_combout ),
	.dataf(!\control|sync1|always2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|color_R~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|color_R~4 .extended_lut = "off";
defparam \control|sync1|color_R~4 .lut_mask = 64'h0000000100000000;
defparam \control|sync1|color_R~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y67_N19
dffeas \control|sync1|color_R[7] (
	.clk(\control|cmh|co~q ),
	.d(\control|sync1|color_R~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|sync1|color_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|sync1|color_R[7] .is_wysiwyg = "true";
defparam \control|sync1|color_R[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N45
cyclonev_lcell_comb \control|sync1|out_R[7]~4 (
// Equation(s):
// \control|sync1|out_R[7]~4_combout  = ( !\control|sync1|out_R~2_combout  & ( (\control|sync1|color_R [7] & (!\control|sync1|LessThan22~1_combout  & ((!\control|sync1|sy [9]) # (\control|sync1|out_R~1_combout )))) ) )

	.dataa(!\control|sync1|out_R~1_combout ),
	.datab(!\control|sync1|sy [9]),
	.datac(!\control|sync1|color_R [7]),
	.datad(!\control|sync1|LessThan22~1_combout ),
	.datae(gnd),
	.dataf(!\control|sync1|out_R~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|out_R[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|out_R[7]~4 .extended_lut = "off";
defparam \control|sync1|out_R[7]~4 .lut_mask = 64'h0D000D0000000000;
defparam \control|sync1|out_R[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y67_N12
cyclonev_lcell_comb \control|sync1|LessThan19~0 (
// Equation(s):
// \control|sync1|LessThan19~0_combout  = ( \control|sync1|sx [6] & ( (!\control|sync1|sx [7] & (!\control|sync1|sx [9] & (!\control|sync1|sx [5] & !\control|sync1|sx [8]))) ) ) # ( !\control|sync1|sx [6] & ( (!\control|sync1|sx [7] & (!\control|sync1|sx [9] 
// & !\control|sync1|sx [8])) ) )

	.dataa(!\control|sync1|sx [7]),
	.datab(!\control|sync1|sx [9]),
	.datac(!\control|sync1|sx [5]),
	.datad(!\control|sync1|sx [8]),
	.datae(gnd),
	.dataf(!\control|sync1|sx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan19~0 .extended_lut = "off";
defparam \control|sync1|LessThan19~0 .lut_mask = 64'h8800880080008000;
defparam \control|sync1|LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y68_N39
cyclonev_lcell_comb \control|sync1|LessThan21~0 (
// Equation(s):
// \control|sync1|LessThan21~0_combout  = ( \control|sync1|sy [1] ) # ( !\control|sync1|sy [1] & ( ((!\control|sync1|out_R~0_combout ) # ((\control|sync1|sy[2]~DUPLICATE_q ) # (\control|sync1|sy [9]))) # (\control|sync1|sy [3]) ) )

	.dataa(!\control|sync1|sy [3]),
	.datab(!\control|sync1|out_R~0_combout ),
	.datac(!\control|sync1|sy [9]),
	.datad(!\control|sync1|sy[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\control|sync1|sy [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|sync1|LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|sync1|LessThan21~0 .extended_lut = "off";
defparam \control|sync1|LessThan21~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \control|sync1|LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
