Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M4oM2uM5/W0.14_W0.14/S0.28_S0.28_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 12760
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 12760
Number of links to be computed: 28274
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 8 
GMRES Iterations: 10 
GMRES Iterations: 12 
GMRES Iterations: 11 
GMRES Iterations: 12 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  -1.00626e-14 5.09991e-15 -1.60572e-16 -3.22348e-17 -1.70047e-16 
g2_wire_M5_w5  1.30837e-14 -4.87392e-15 -3.85466e-17 3.2915e-17 -2.67072e-17 
g3_wire_M4_w1  -1.28246e-16 6.22278e-16 4.83249e-16 -2.93047e-16 1.31815e-16 
g4_wire_M4_w2  4.20241e-16 -4.80089e-16 -3.77218e-16 7.67282e-16 -3.77188e-16 
g5_wire_M4_w3  -9.99849e-16 -4.77293e-17 3.63383e-17 -4.83565e-16 3.8572e-16 


Solve statistics:
Number of input panels: 178 of which 54 conductors and 124 dielectric
Number of input panels to solver engine: 12760
Number of panels after refinement: 12760
Number of potential estimates: 28007
Number of links: 41034 (uncompressed 162817600, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.0238868
Time for reading input file: 0.001880s
Time for building super hierarchy: 0.002244s
Time for discretization: 0.002353s
Time for building potential matrix: 0.044916s
Time for precond calculation: 0.000447s
Time for gmres solving: 0.118947s
Memory allocated for panel hierarchy: 5105960 bytes
Memory allocated for links structure: 1073843920 bytes
Memory allocated for conductor list: 265680 bytes
Memory allocated for Gmres: 2600864 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.171048s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1056461 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13463, Links # 55522)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.0119306
***************************************
Computing the links.. 
Number of panels after refinement: 14171
Number of links to be computed: 81422
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes 