
---------- Begin Simulation Statistics ----------
final_tick                               498944481000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135363                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660532                       # Number of bytes of host memory used
host_op_rate                                   249363                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   738.76                       # Real time elapsed on the host
host_tick_rate                              675384406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.498944                       # Number of seconds simulated
sim_ticks                                498944481000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.989445                       # CPI: cycles per instruction
system.cpu.discardedOps                          4356                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       279881897                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.200423                       # IPC: instructions per cycle
system.cpu.numCycles                        498944481                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       219062584                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5260121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          874                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2642820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          758                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5286108                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            769                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658224                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649996                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1451                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650202                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648836                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987174                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2714                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81107309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81107309                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81107355                       # number of overall hits
system.cpu.dcache.overall_hits::total        81107355                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5273161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5273161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5273186                       # number of overall misses
system.cpu.dcache.overall_misses::total       5273186                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 635617179000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 635617179000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 635617179000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 635617179000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380541                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380541                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 120538.170369                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 120538.170369                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 120537.598901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 120537.598901                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2637771                       # number of writebacks
system.cpu.dcache.writebacks::total           2637771                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630410                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630410                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2642751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2642751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2642768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2642768                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 308828194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 308828194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 308830055000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 308830055000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030594                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 116858.604537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 116858.604537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 116858.557013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 116858.557013                       # average overall mshr miss latency
system.cpu.dcache.replacements                2642511                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2038086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2038086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5783                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    189603000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    189603000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32786.270102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32786.270102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5728                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    174364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    174364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30440.642458                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30440.642458                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79069223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79069223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5267378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5267378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 635427576000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 635427576000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336601                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120634.512275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120634.512275                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2637023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2637023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 308653830000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 308653830000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117046.317002                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117046.317002                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            46                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.352113                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1861000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1861000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.239437                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109470.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109470.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.949005                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750190                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2642767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.690342                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.949005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89023376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89023376                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071057                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086439                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169145                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32052779                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32052779                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32052779                       # number of overall hits
system.cpu.icache.overall_hits::total        32052779                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          520                       # number of overall misses
system.cpu.icache.overall_misses::total           520                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49456000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49456000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49456000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49456000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32053299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32053299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32053299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32053299                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95107.692308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95107.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95107.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95107.692308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          309                       # number of writebacks
system.cpu.icache.writebacks::total               309                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          520                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          520                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48416000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48416000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93107.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93107.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93107.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93107.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                    309                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32052779                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32052779                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49456000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49456000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32053299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32053299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95107.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95107.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48416000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48416000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93107.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93107.692308                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           190.289749                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32053299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61640.959615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   190.289749                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.743319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.743319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32053819                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32053819                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 498944481000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               184218810                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10938                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 118                       # number of overall hits
system.l2.overall_hits::.cpu.data               10938                       # number of overall hits
system.l2.overall_hits::total                   11056                       # number of overall hits
system.l2.demand_misses::.cpu.inst                402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631830                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632232                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               402                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631830                       # number of overall misses
system.l2.overall_misses::total               2632232                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     44176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 300636529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     300680705000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     44176000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 300636529000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    300680705000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2642768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2643288                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2642768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2643288                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.773077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995861                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995817                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.773077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995861                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995817                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 109890.547264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114230.983384                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114230.320504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 109890.547264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114230.983384                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114230.320504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627532                       # number of writebacks
system.l2.writebacks::total                   2627532                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632224                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36114000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247999418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 248035532000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36114000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247999418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 248035532000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.771154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995814                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.771154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995814                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90059.850374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94231.039853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94230.404403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90059.850374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94231.039853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94230.404403                       # average overall mshr miss latency
system.l2.replacements                        2628634                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2637771                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2637771                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2637771                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2637771                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5416                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631607                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631607                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 300610968000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300610968000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2637023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2637023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114230.950138                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114230.950138                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247978848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247978848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94230.957738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94230.957738                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     44176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     44176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.773077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.773077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 109890.547264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109890.547264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36114000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36114000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.771154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.771154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90059.850374                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90059.850374                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25561000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25561000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.038816                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.038816                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114623.318386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114623.318386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95231.481481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95231.481481                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4058.639825                       # Cycle average of tags in use
system.l2.tags.total_refs                     5285192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632730                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.007495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.172806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.327022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4056.139998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990879                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3564                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7917964                       # Number of tag accesses
system.l2.tags.data_accesses                  7917964                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011481810750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       292265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       292265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10424343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4975649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632223                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627532                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264446                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255064                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264446                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255064                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 288606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 288615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 292390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 292395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 292273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 292278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 292911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 292901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 292268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 292267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 292267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 292266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 292265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 292265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 292266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 292266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 292265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       292265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.012557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.982085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.465111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        292254    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        292265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       292265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.980405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.978635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.245945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3651      1.25%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.00%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           287819     98.48%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.00%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              783      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        292265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336924544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336324096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    675.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    674.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  498944382000                       # Total gap between requests
system.mem_ctrls.avgGap                      94860.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336873216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336322752                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 102873.169169296816                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 675171745.210666060448                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 674068488.193178415298                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          802                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263644                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255064                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29001500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 212455029000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11608000467500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36161.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40362.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2208917.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        51328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336873216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336924544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336324096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336324096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          401                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632223                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2627532                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2627532                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       102873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    675171745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        675274618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       102873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       102873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    674071182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       674071182                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    674071182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       102873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    675171745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1349345800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264446                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255043                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329118                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329044                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113775668000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26322230000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       212484030500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21612.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40362.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4673059                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4668469                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1177960                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   571.536310                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   378.816443                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   420.088983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19898      1.69%      1.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       476799     40.48%     42.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41322      3.51%     45.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        33008      2.80%     48.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        28990      2.46%     50.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        28589      2.43%     53.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        33084      2.81%     56.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32374      2.75%     58.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       483896     41.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1177960                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336924544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336322752                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              675.274618                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              674.068488                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4205652780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2235353670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796949640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13717925100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39386131200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 115975217010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93931340160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  288248569560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   577.716721                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 239176707750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16660800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 243106973250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4204988760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2235004530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18791194800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713399360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39386131200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 115939245450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93961632000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  288231596100                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   577.682702                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 239252748500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16660800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 243030932500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                617                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627532                       # Transaction distribution
system.membus.trans_dist::CleanEvict              366                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           617                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7892344                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7892344                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673248640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673248640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632223                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632223                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26280377000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24419228750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5265303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          309                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2637023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2637022                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           520                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5745                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1349                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7928046                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7929395                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       106112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    675908864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              676014976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2628634                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336324096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5271922                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5270279     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1632      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5271922                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 498944481000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        15838428000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2600999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13213841993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
