  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_multirate_cascade_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_multirate_cascade_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.res' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_multirate_cascade.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_multirate_cascade.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_Cascade_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=FIR_Cascade_HLS' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../FIR_HLS.cpp in debug mode
   Generating csim.exe
In file included from ../../../../FIR_HLS.cpp:1:
In file included from ../../../../FIR_HLS.h:2:
In file included from C:/AMD/Vitis/2024.2/include/ap_fixed.h:9:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/AMD/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/AMD/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/AMD/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/AMD/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/AMD/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/AMD/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate_cascade.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate_cascade.dat
INFO: Reading ../../../../../../Matlab/TS_HLS_multirate_cascade.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_HLS_multirate_cascade.res
INFO: Input and reference data lengths match.
Y4 output 0
Y4 output 0
Y4 output -6.10352e-05
Y4 output 0
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output 0
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -0.00012207
Y4 output -0.00012207
Y4 output -0.00012207
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output 0
Y4 output 0
Y4 output 0
Y4 output 0
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -0.00012207
Y4 output -0.00012207
Y4 output -0.00012207
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output 0
Y4 output 6.10352e-05
Y4 output 0
Y4 output -6.10352e-05
Y4 output 0
Y4 output 0
Y4 output -6.10352e-05
Y4 output -0.00012207
Y4 output -6.10352e-05
Y4 output -6.10352e-05
Y4 output -0.00012207
Y4 output -0.00012207
Y4 output 6.10352e-05
Y4 output 6.10352e-05
Y4 output -6.10352e-05
Y4 output 0
Y4 output 6.10352e-05
Y4 output 0
Y4 output -0.00012207
Y4 output -0.00012207
Y4 output 0
Y4 output -6.10352e-05
Y4 output -0.000244141
Y4 output -6.10352e-05
Y4 output 0.00012207
Y4 output 0
Y4 output -0.000183105
Y4 output 6.10352e-05
Y4 output 0.000244141
Y4 output -0.00012207
Y4 output -0.000305176
Y4 output 6.10352e-05
Y4 output 0.000244141
Y4 output -0.000427246
Y4 output -0.000488281
Y4 output 0.000488281
Y4 output 0.000427246
Y4 output -0.00134277
Y4 output 0.000610352
Y4 output 0.0136719
Y4 output 0.0366821
Y4 output 0.0584106
Y4 output 0.0668335
Y4 output 0.0579834
Y4 output 0.0351562
Y4 output 0.00408936
Y4 output -0.0284424
Y4 output -0.0542603
Y4 output -0.0664062
Y4 output -0.0619507
Y4 output -0.0425415
Y4 output -0.0127563
Y4 output 0.0204468
Y4 output 0.0485229
Y4 output 0.0643921
Y4 output 0.06427
Y4 output 0.0484009
Y4 output 0.0204468
Y4 output -0.0126953
Y4 output -0.0427246
Y4 output -0.0620728
Y4 output -0.0661621
Y4 output -0.0540771
Y4 output -0.0285034
Y4 output 0.00408936
Y4 output 0.0355835
Y4 output 0.0582275
Y4 output 0.0664673
Y4 output 0.0582886
Y4 output 0.0355225
Y4 output 0.00390625
Y4 output -0.0285645
Y4 output -0.0540161
Y4 output -0.0662842
Y4 output -0.0621338
Y4 output -0.0425415
Y4 output -0.0125732
Y4 output 0.0204468
Y4 output 0.0484009
Y4 output 0.0644531
Y4 output 0.0643921
Y4 output 0.0483398
Y4 output 0.0203857
Y4 output -0.0126343
Y4 output -0.0426025
Y4 output -0.0621948
Y4 output -0.0662231
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 450
Status: FAIL [!!] (450 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.939 seconds; peak allocated memory: 274.230 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 14s
