{
    "TRA": 48,
    "CP": 24,
    "ACC": 50.0,
    "TRR": 23,
    "TRRC": 21,
    "TRRW": 2,
    "ACCRR": 91.30434782608695,
    "MISSREGS": [],
    "MISSCATS": [],
    "MISCAT_READ": [
        [
            "Base address",
            "Reg address",
            "Reg name",
            "Reg cat",
            "Model Cat",
            "Read",
            "Write",
            "Correct cat",
            "Comments GT"
        ],
        [
            "0x40064000",
            "0x40064008",
            "MCG Status and Control Register (MCG_SC)8R/W02",
            "SR",
            "CR",
            1,
            1,
            "NO",
            "Hybrid"
        ],
        [
            "0x400ff000",
            "0x400ff114",
            "Port Data Direction Register (GPIOE_PDDR)32R/W0000_0000",
            "DR",
            "CR",
            1,
            1,
            "NO",
            ""
        ]
    ],
    "NUMPER": 13,
    "NUMSRSITES": 13,
    "SRSITES": [
        "0xea8",
        "0xf70",
        "0xf78",
        "0xd0a",
        "0xecc",
        "0x1364",
        "0x1234",
        "0xe64",
        "0xedc",
        "0xee2",
        "0xcf4",
        "0x12b0",
        "0x1358"
    ],
    "INTERRUPTS": [
        47
    ],
    "NUMINTERRUPTS": 1
}