(_flow fab_demo "2021.1-SP2.1"
    (_comment "Generated by Fabric Compiler (version on 2021.1-SP2.1<build 74562>) at Tue Nov 23 17:22:19 2021")
    (_version "1.0.5")
    (_status "initial")
    (_project 
        (_option prj_work_dir (_string ""))
        (_option prj_impl_dir (_string ""))
    )
    (_task tsk_setup
        (_widget wgt_select_arch
            (_input
                (_part
                    (_family Logos2)
                    (_device PG2L100H)
                    (_speedgrade -6)
                    (_package FBG676)
                )
            )
        )
        (_widget wgt_my_design_src
            (_input
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_apb_ctr_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_apb_mif_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_clk_gen_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_cmd_parser_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_fifo_top_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart_rx_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart_top_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart_tx_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/pgr_uart2apb_top_32bit.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgm_distributed_fifo_ctr_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgm_distributed_fifo_v1_1.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgm_distributed_sdpram_v1_1.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/uart2apb_32bit/fifo/pgr_prefetch_fifo.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_cfg_ctrl/rtl/pcie_cfg_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_cfg_ctrl/rtl/pcie_cfg_ctrl_apb.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_cfg_ctrl/rtl/pcie_cfg_trans.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_expd_apb_mux.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_controller.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v"
                    (_format verilog)
                    (_timespec "2021-07-15T14:21:40")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v"
                    (_format verilog)
                    (_timespec "2021-07-15T14:21:32")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../example_design/rtl/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_apb_cross_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_apb_mux_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_top_v1_2b.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_hard_ctrl_v1_2b.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_seio_intf_v1_2.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_cfg_init_v1_2b.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_apb2dbi_v1_1.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_pll_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/external_ram/rcv_data_ram/rcv_data_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/external_ram/rcv_header_ram/rcv_header_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/external_ram/retry_data_ram/retry_data_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/ips2l_pcie_soft_phy_v1_2.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsst_rst_debounce_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsst_rst_sync_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_4.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_4.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_4.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_4.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_4.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_4.v"
                    (_format verilog)
                    (_timespec "2021-06-17T17:51:54")
                )
                (_file "../../pcie.v"
                    (_format verilog)
                    (_timespec "2021-11-03T14:49:25")
                )
                (_file "../../example_design/bench/pango_pcie_top.v" + "pango_pcie_top"
                    (_format verilog)
                    (_timespec "2021-11-02T15:44:26")
                )
            )
        )
        (_widget wgt_my_ips_src
        )
        (_widget wgt_import_logic_con_file
            (_input
                (_file "pango_pcie_top.fdc"
                    (_format fdc)
                    (_timespec "2021-07-14T11:07:41")
                )
            )
        )
        (_widget wgt_edit_user_cons
            (_attribute _click_to_run (_switch ON))
        )
        (_widget wgt_simulation
        )
    )
    (_task tsk_compile
        (_command cmd_compile
            (_gci_state (_integer 2))
            (_db_output
                (_file "compile/pango_pcie_top_comp.adf"
                    (_format adif)
                    (_timespec "2021-11-23T17:13:00")
                )
            )
            (_output
                (_file "compile/pango_pcie_top.cmr"
                    (_format verilog)
                    (_timespec "2021-11-23T17:12:53")
                )
                (_file "compile/cmr.db"
                    (_format text)
                    (_timespec "2021-11-23T17:13:01")
                )
            )
        )
        (_widget wgt_rtl_view
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_synthesis
        (_command cmd_synthesize
            (_gci_state (_integer 2))
            (_option ads (_switch ON))
            (_option selected_syn_tool_opt (_integer 2))
            (_db_output
                (_file "synthesize/pango_pcie_top_syn.adf"
                    (_format adif)
                    (_timespec "2021-11-23T17:13:34")
                )
            )
            (_output
                (_file "synthesize/pango_pcie_top_syn.vm"
                    (_format structural_verilog)
                    (_timespec "2021-11-23T17:13:35")
                )
                (_file "synthesize/pango_pcie_top.snr"
                    (_format text)
                    (_timespec "2021-11-23T17:13:37")
                )
                (_file "synthesize/snr.db"
                    (_format text)
                    (_timespec "2021-11-23T17:13:37")
                )
            )
        )
        (_widget wgt_tech_view
            (_attribute _click_to_run (_switch ON))
        )
        (_widget wgt_map_constraint
        )
        (_widget wgt_my_fic_src
            (_input
                (_file "synthesize/pango_pcie_top_syn.fic"
                    (_format text)
                    (_timespec "2021-11-23T17:12:34")
                )
            )
        )
        (_widget wgt_inserter_gui_view
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_devmap
        (_command cmd_devmap
            (_gci_state (_integer 2))
            (_db_output
                (_file "device_map/pango_pcie_top_map.adf"
                    (_format adif)
                    (_timespec "2021-11-23T17:15:16")
                )
            )
            (_output
                (_file "device_map/pango_pcie_top_dmr.prt"
                    (_format text)
                    (_timespec "2021-11-23T17:13:48")
                )
                (_file "device_map/pango_pcie_top.dmr"
                    (_format text)
                    (_timespec "2021-11-23T17:15:16")
                )
                (_file "device_map/dmr.db"
                    (_format text)
                    (_timespec "2021-11-23T17:15:16")
                )
            )
        )
        (_widget wgt_edit_placement_cons
            (_attribute _click_to_run (_switch ON))
            (_input
                (_file "device_map/pango_pcie_top.pcf"
                    (_format pcf)
                    (_timespec "2021-11-23T17:15:16")
                )
            )
        )
        (_widget wgt_edit_route_cons
            (_attribute _click_to_run (_switch ON))
        )
    )
    (_task tsk_pnr
        (_command cmd_pnr
            (_gci_state (_integer 2))
            (_db_output
                (_file "place_route/pango_pcie_top_pnr.adf"
                    (_format adif)
                    (_timespec "2021-11-23T17:20:26")
                )
            )
            (_output
                (_file "place_route/pango_pcie_top.prr"
                    (_format text)
                    (_timespec "2021-11-23T17:20:26")
                )
                (_file "place_route/pango_pcie_top_prr.prt"
                    (_format text)
                    (_timespec "2021-11-23T17:20:25")
                )
                (_file "place_route/clock_utilization.txt"
                    (_format text)
                    (_timespec "2021-11-23T17:20:25")
                )
                (_file "place_route/pango_pcie_top_plc.adf"
                    (_format adif)
                    (_timespec "2021-11-23T17:17:33")
                )
                (_file "place_route/pango_pcie_top_pnr.netlist"
                    (_format text)
                    (_timespec "2021-11-23T17:20:26")
                )
                (_file "place_route/prr.db"
                    (_format text)
                    (_timespec "2021-11-23T17:20:29")
                )
            )
        )
        (_widget wgt_power_calculator
            (_attribute _click_to_run (_switch ON))
        )
        (_widget wgt_timing_analysis
            (_attribute _click_to_run (_switch ON))
        )
        (_command cmd_report_post_pnr_timing
            (_gci_state (_integer 2))
            (_attribute _auto_exe_lock (_switch OFF))
            (_db_output
                (_file "report_timing/pango_pcie_top_rtp.adf"
                    (_format adif)
                    (_timespec "2021-11-23T17:20:59")
                )
            )
            (_output
                (_file "report_timing/pango_pcie_top.rtr"
                    (_format text)
                    (_timespec "2021-11-23T17:20:59")
                )
                (_file "report_timing/rtr.db"
                    (_format text)
                    (_timespec "2021-11-23T17:21:01")
                )
            )
        )
        (_widget wgt_arch_browser
            (_attribute _click_to_run (_switch ON))
        )
        (_command cmd_report_power
            (_gci_state (_integer 0))
            (_attribute _auto_exe_lock (_switch OFF))
            (_attribute _auto_exe (_switch OFF))
        )
        (_command cmd_gen_netlist
            (_gci_state (_integer 0))
            (_attribute _auto_exe_lock (_switch OFF))
            (_attribute _auto_exe (_switch OFF))
        )
    )
    (_task tsk_gen_bitstream
        (_command cmd_gen_bitstream
            (_gci_state (_integer 2))
            (_output
                (_file "generate_bitstream/pango_pcie_top.sbit"
                    (_format text)
                    (_timespec "2021-11-23T17:22:16")
                )
                (_file "generate_bitstream/pango_pcie_top.smsk"
                    (_format text)
                    (_timespec "2021-11-23T17:22:17")
                )
                (_file "generate_bitstream/pango_pcie_top.bgr"
                    (_format text)
                    (_timespec "2021-11-23T17:22:17")
                )
                (_file "generate_bitstream/bgr.db"
                    (_format text)
                    (_timespec "2021-11-23T17:22:19")
                )
            )
        )
    )
)
