#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ad2149a3730 .scope module, "beam_tb" "beam_tb" 2 3;
 .timescale -12 -12;
v0x5ad2149da570_0 .net "bfout", 17 0, v0x5ad2149d8970_0;  1 drivers
v0x5ad2149da650_0 .var "clk", 0 0;
v0x5ad2149da710_0 .net "debug_state", 1 0, L_0x5ad2149ad420;  1 drivers
v0x5ad2149da7b0_0 .var "reset", 0 0;
v0x5ad2149da850_0 .var "rf_data", 63 0;
v0x5ad2149da990_0 .var "start", 0 0;
v0x5ad2149daa80_0 .net "valid", 0 0, v0x5ad2149da0e0_0;  1 drivers
S_0x5ad2149983e0 .scope module, "top_mod" "top_bf" 2 32, 3 1 0, S_0x5ad2149a3730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "rf_data_flat";
    .port_info 6 /OUTPUT 18 "beamformed_output";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 2 "debug_state";
P_0x5ad214993b00 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x5ad214993b40 .param/l "DONE" 1 3 22, C4<11>;
P_0x5ad214993b80 .param/l "IDLE" 1 3 19, C4<00>;
P_0x5ad214993bc0 .param/l "MAX_DELAY" 0 3 4, +C4<00000000000000000000000100000000>;
P_0x5ad214993c00 .param/l "NUM_CHANNELS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x5ad214993c40 .param/l "SUMMING" 1 3 21, C4<10>;
P_0x5ad214993c80 .param/l "SUM_WIDTH" 0 3 5, +C4<000000000000000000000000000010010>;
P_0x5ad214993cc0 .param/l "WAIT_DELAY" 1 3 20, C4<01>;
L_0x5ad2149ad420 .functor BUFZ 2, v0x5ad2149d9f70_0, C4<00>, C4<00>, C4<00>;
L_0x7be9ed5b70a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d8c10_0 .net/2u *"_ivl_10", 31 0, L_0x7be9ed5b70a8;  1 drivers
v0x5ad2149d8d10_0 .net *"_ivl_13", 31 0, L_0x5ad2149eb300;  1 drivers
v0x5ad2149d8df0_0 .net *"_ivl_16", 31 0, L_0x5ad2149ef0f0;  1 drivers
L_0x7be9ed5b7690 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d8eb0_0 .net *"_ivl_19", 28 0, L_0x7be9ed5b7690;  1 drivers
L_0x7be9ed5b7018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d8f90_0 .net/2u *"_ivl_2", 31 0, L_0x7be9ed5b7018;  1 drivers
L_0x7be9ed5b76d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d9070_0 .net/2u *"_ivl_20", 31 0, L_0x7be9ed5b76d8;  1 drivers
v0x5ad2149d9150_0 .net *"_ivl_4", 31 0, L_0x5ad2149eb050;  1 drivers
L_0x7be9ed5b7060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d9230_0 .net *"_ivl_7", 28 0, L_0x7be9ed5b7060;  1 drivers
v0x5ad2149d9310_0 .net *"_ivl_8", 31 0, L_0x5ad2149eb1c0;  1 drivers
v0x5ad2149d93f0_0 .net "beamformed_output", 17 0, v0x5ad2149d8970_0;  alias, 1 drivers
v0x5ad2149d94b0_0 .var "channel_counter", 2 0;
v0x5ad2149d9570_0 .net "clk", 0 0, v0x5ad2149da650_0;  1 drivers
v0x5ad2149d9610_0 .net "current_sample", 15 0, L_0x5ad2149eb470;  1 drivers
v0x5ad2149d9700_0 .net "debug_state", 1 0, L_0x5ad2149ad420;  alias, 1 drivers
v0x5ad2149d97c0_0 .net "delayed_flat", 63 0, L_0x5ad2149eed30;  1 drivers
v0x5ad2149d98b0_0 .var "next_state", 1 0;
v0x5ad2149d9970_0 .net "ready", 0 0, v0x5ad2149d72a0_0;  1 drivers
v0x5ad2149d9b50_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  1 drivers
v0x5ad2149d9d00_0 .net "rf_data_flat", 63 0, v0x5ad2149da850_0;  1 drivers
v0x5ad2149d9dd0_0 .net "start", 0 0, v0x5ad2149da990_0;  1 drivers
v0x5ad2149d9ea0_0 .var "start_sum", 0 0;
v0x5ad2149d9f70_0 .var "state", 1 0;
v0x5ad2149da010_0 .var "sum_en", 0 0;
v0x5ad2149da0e0_0 .var "valid", 0 0;
v0x5ad2149da180_0 .net "valid_b", 3 0, L_0x5ad2149eefe0;  1 drivers
L_0x7be9ed5b7720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149da250_0 .net "x_f", 15 0, L_0x7be9ed5b7720;  1 drivers
L_0x7be9ed5b7768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149da2f0_0 .net "z_f", 15 0, L_0x7be9ed5b7768;  1 drivers
E_0x5ad214981270 .event edge, v0x5ad2149d9f70_0, v0x5ad2149d7400_0, v0x5ad2149d72a0_0, v0x5ad2149d7670_0;
L_0x5ad2149eb050 .concat [ 3 29 0 0], v0x5ad2149d94b0_0, L_0x7be9ed5b7060;
L_0x5ad2149eb1c0 .arith/sub 32, L_0x7be9ed5b7018, L_0x5ad2149eb050;
L_0x5ad2149eb300 .arith/mult 32, L_0x5ad2149eb1c0, L_0x7be9ed5b70a8;
L_0x5ad2149eb470 .part/v L_0x5ad2149eed30, L_0x5ad2149eb300, 16;
L_0x5ad2149ef0f0 .concat [ 3 29 0 0], v0x5ad2149d94b0_0, L_0x7be9ed5b7690;
L_0x5ad2149ef230 .cmp/eq 32, L_0x5ad2149ef0f0, L_0x7be9ed5b76d8;
S_0x5ad21499d7b0 .scope module, "delay_ctrl" "delay_con" 3 48, 4 1 0, S_0x5ad2149983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "din_flat";
    .port_info 6 /OUTPUT 64 "delayed_flat";
    .port_info 7 /OUTPUT 4 "valid_b";
    .port_info 8 /OUTPUT 1 "ready";
P_0x5ad214901cf0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x5ad214901d30 .param/l "DONE" 1 4 27, +C4<00000000000000000000000000000110>;
P_0x5ad214901d70 .param/l "IDLE" 1 4 26, +C4<00000000000000000000000000000000>;
P_0x5ad214901db0 .param/l "INCREMENT" 1 4 27, +C4<00000000000000000000000000000101>;
P_0x5ad214901df0 .param/l "LOAD_COORD" 1 4 26, +C4<00000000000000000000000000000001>;
P_0x5ad214901e30 .param/l "MAX_DELAY" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x5ad214901e70 .param/l "NUM_CHANNELS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5ad214901eb0 .param/l "START_CALC" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x5ad214901ef0 .param/l "STORE" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x5ad214901f30 .param/l "WAIT_VALID" 1 4 27, +C4<00000000000000000000000000000011>;
L_0x5ad2149eefe0 .functor BUFZ 4, L_0x5ad2149eeb50, C4<0000>, C4<0000>, C4<0000>;
v0x5ad2149d6ad0_0 .var "calc_start", 0 0;
v0x5ad2149d6ba0_0 .var "channel_idx", 1 0;
v0x5ad2149d6c70_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149d6d40_0 .net "delay_out", 7 0, v0x5ad2149ce580_0;  1 drivers
v0x5ad2149d6e10 .array "delay_values", 3 0, 7 0;
v0x5ad2149d6fc0_0 .net "delayed_flat", 63 0, L_0x5ad2149eed30;  alias, 1 drivers
v0x5ad2149d7060_0 .net "din_flat", 63 0, v0x5ad2149da850_0;  alias, 1 drivers
v0x5ad2149d7100_0 .var "enable_buff", 3 0;
v0x5ad2149d71c0_0 .var "next_state", 2 0;
v0x5ad2149d72a0_0 .var "ready", 0 0;
v0x5ad2149d7360_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149d7400_0 .net "start", 0 0, v0x5ad2149da990_0;  alias, 1 drivers
v0x5ad2149d74c0_0 .var "state", 2 0;
v0x5ad2149d75a0_0 .net "valid", 0 0, v0x5ad2149ce660_0;  1 drivers
v0x5ad2149d7670_0 .net "valid_b", 3 0, L_0x5ad2149eefe0;  alias, 1 drivers
v0x5ad2149d7730_0 .net "valid_buff", 3 0, L_0x5ad2149eeb50;  1 drivers
v0x5ad2149d7810_0 .net "x_f", 15 0, L_0x7be9ed5b7720;  alias, 1 drivers
v0x5ad2149d7a10_0 .net "x_i", 15 0, v0x5ad2149a1440_0;  1 drivers
v0x5ad2149d7ab0_0 .net "z_f", 15 0, L_0x7be9ed5b7768;  alias, 1 drivers
v0x5ad2149d7b70_0 .net "z_i", 15 0, v0x5ad214996d80_0;  1 drivers
E_0x5ad2149813f0 .event edge, v0x5ad2149d74c0_0, v0x5ad2149d7400_0, v0x5ad2149ce660_0, v0x5ad2149aff60_0;
L_0x5ad2149ebec0 .part v0x5ad2149d7100_0, 0, 1;
L_0x5ad2149ebf60 .part v0x5ad2149d7100_0, 0, 1;
L_0x5ad2149ec050 .part v0x5ad2149da850_0, 0, 16;
L_0x5ad2149ecb50 .part v0x5ad2149d7100_0, 1, 1;
L_0x5ad2149ecc20 .part v0x5ad2149d7100_0, 1, 1;
L_0x5ad2149ecd50 .part v0x5ad2149da850_0, 16, 16;
L_0x5ad2149ed9b0 .part v0x5ad2149d7100_0, 2, 1;
L_0x5ad2149eda50 .part v0x5ad2149d7100_0, 2, 1;
L_0x5ad2149edb40 .part v0x5ad2149da850_0, 32, 16;
L_0x5ad2149ee600 .part v0x5ad2149d7100_0, 3, 1;
L_0x5ad2149ee700 .part v0x5ad2149d7100_0, 3, 1;
L_0x5ad2149ee8b0 .part v0x5ad2149da850_0, 48, 16;
L_0x5ad2149eeb50 .concat8 [ 1 1 1 1], L_0x5ad2149ebd80, L_0x5ad2149eca10, L_0x5ad2149ed870, L_0x5ad2149ee4c0;
L_0x5ad2149eed30 .concat8 [ 16 16 16 16], L_0x5ad2149a12e0, L_0x5ad21499bf80, L_0x5ad214996c20, L_0x5ad2149ee950;
S_0x5ad21498df50 .scope module, "coord_inst" "coord_rom" 4 87, 5 1 0, S_0x5ad21499d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "z_out";
P_0x5ad2149b3d60 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x5ad2149b3da0 .param/l "NUM_CHANNELS" 0 5 2, +C4<00000000000000000000000000000100>;
v0x5ad2149aff60_0 .net "addr", 1 0, v0x5ad2149d6ba0_0;  1 drivers
v0x5ad2149a33e0_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149a1440_0 .var "x_out", 15 0;
v0x5ad21499c0e0 .array "x_rom", 3 0, 15 0;
v0x5ad214996d80_0 .var "z_out", 15 0;
v0x5ad2149916e0 .array "z_rom", 3 0, 15 0;
E_0x5ad214925a70 .event posedge, v0x5ad2149a33e0_0;
S_0x5ad2149cc970 .scope module, "delay_calc_inst" "delay_calc" 4 95, 6 1 0, S_0x5ad21499d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x5ad214903c40 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x5ad214903c80 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x5ad214903cc0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x5ad214903d00 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x5ad214903d40 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x5ad214903d80 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x5ad214903dc0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x5ad2149ab9b0 .functor BUFZ 4, v0x5ad2149cef20_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ad2149ce360_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149ce420_0 .net "csv", 3 0, L_0x5ad214991580;  1 drivers
v0x5ad2149ce4e0_0 .net "debug_state", 3 0, L_0x5ad2149ab9b0;  1 drivers
v0x5ad2149ce580_0 .var "delay_out", 7 0;
v0x5ad2149ce660_0 .var "done", 0 0;
v0x5ad2149ce770_0 .var "dx", 15 0;
v0x5ad2149ce850_0 .var "dx2", 31 0;
v0x5ad2149ce930_0 .var "dz", 15 0;
v0x5ad2149cea10_0 .var "dz2", 31 0;
v0x5ad2149ceb80_0 .var "enable", 0 0;
v0x5ad2149cec20_0 .var "next_state", 3 0;
v0x5ad2149cece0_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149cedb0_0 .net "sqrt_out", 15 0, v0x5ad2149cd8b0_0;  1 drivers
v0x5ad2149cee80_0 .net "start", 0 0, v0x5ad2149d6ad0_0;  1 drivers
v0x5ad2149cef20_0 .var "state", 3 0;
v0x5ad2149cf000_0 .var "sum_sq", 31 0;
v0x5ad2149cf0f0_0 .net "valid", 0 0, v0x5ad2149cdfc0_0;  1 drivers
v0x5ad2149cf1c0_0 .net "x_f", 15 0, L_0x7be9ed5b7720;  alias, 1 drivers
v0x5ad2149cf260_0 .net "x_i", 15 0, v0x5ad2149a1440_0;  alias, 1 drivers
v0x5ad2149cf350_0 .net "z_f", 15 0, L_0x7be9ed5b7768;  alias, 1 drivers
v0x5ad2149cf410_0 .net "z_i", 15 0, v0x5ad214996d80_0;  alias, 1 drivers
E_0x5ad2149b5f20 .event edge, v0x5ad2149cef20_0, v0x5ad2149cee80_0, v0x5ad2149cdfc0_0;
S_0x5ad2149ccfe0 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x5ad2149cc970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ad2149039d0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x5ad214903a10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x5ad214903a50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x5ad214903a90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x5ad214903ad0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x5ad214903b10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x5ad214903b50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x5ad214991580 .functor BUFZ 4, v0x5ad2149cde00_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ad2149a3480_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149cd700_0 .net "cstate", 3 0, L_0x5ad214991580;  alias, 1 drivers
v0x5ad2149cd7c0_0 .net "din", 31 0, v0x5ad2149cf000_0;  1 drivers
v0x5ad2149cd8b0_0 .var "dout", 15 0;
v0x5ad2149cd990_0 .net "enable", 0 0, v0x5ad2149ceb80_0;  1 drivers
v0x5ad2149cdaa0_0 .var "iter", 3 0;
v0x5ad2149cdb80_0 .var "next_state", 3 0;
v0x5ad2149cdc60_0 .var "quotient", 15 0;
v0x5ad2149cdd40_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149cde00_0 .var "state", 3 0;
v0x5ad2149cdee0_0 .var "sum", 16 0;
v0x5ad2149cdfc0_0 .var "valid", 0 0;
v0x5ad2149ce080_0 .var "y_curr", 15 0;
v0x5ad2149ce160_0 .var "y_next", 15 0;
E_0x5ad2149b6260 .event posedge, v0x5ad2149cdd40_0, v0x5ad2149a33e0_0;
E_0x5ad2149cd650 .event edge, v0x5ad2149cde00_0, v0x5ad2149cdaa0_0;
S_0x5ad2149cf680 .scope generate, "sample_array[0]" "sample_array[0]" 4 110, 4 110 0, S_0x5ad21499d7b0;
 .timescale 0 0;
P_0x5ad2149cf860 .param/l "i" 0 4 110, +C4<00>;
L_0x5ad2149a12e0 .functor BUFZ 16, L_0x5ad2149ebac0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ad2149d0e40_0 .net *"_ivl_1", 0 0, L_0x5ad2149ebf60;  1 drivers
v0x5ad2149d0f40_0 .net *"_ivl_2", 15 0, L_0x5ad2149ec050;  1 drivers
L_0x7be9ed5b7210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d1020_0 .net/2u *"_ivl_3", 15 0, L_0x7be9ed5b7210;  1 drivers
v0x5ad2149d10e0_0 .net *"_ivl_9", 15 0, L_0x5ad2149a12e0;  1 drivers
v0x5ad2149d11c0_0 .net "dout_i", 15 0, L_0x5ad2149ebac0;  1 drivers
L_0x5ad2149ec0f0 .functor MUXZ 16, L_0x7be9ed5b7210, L_0x5ad2149ec050, L_0x5ad2149ebf60, C4<>;
S_0x5ad2149cf920 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ad2149cf680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ad2149cfb00 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ad2149cfb40 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ad2149cfb80 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7be9ed5b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ad2149cfe00_0 .net *"_ivl_11", 1 0, L_0x7be9ed5b7138;  1 drivers
v0x5ad2149cff00_0 .net *"_ivl_14", 0 0, L_0x5ad2149ebc50;  1 drivers
L_0x7be9ed5b7180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ad2149cffc0_0 .net/2u *"_ivl_16", 0 0, L_0x7be9ed5b7180;  1 drivers
L_0x7be9ed5b71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d00b0_0 .net/2u *"_ivl_18", 0 0, L_0x7be9ed5b71c8;  1 drivers
L_0x7be9ed5b70f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d0190_0 .net/2u *"_ivl_2", 7 0, L_0x7be9ed5b70f0;  1 drivers
v0x5ad2149d02c0_0 .net *"_ivl_4", 0 0, L_0x5ad2149eb720;  1 drivers
v0x5ad2149d0380_0 .net *"_ivl_6", 15 0, L_0x5ad2149eb810;  1 drivers
v0x5ad2149d0460_0 .net *"_ivl_8", 9 0, L_0x5ad2149eb8b0;  1 drivers
v0x5ad2149d0540 .array "buffer", 255 0, 15 0;
v0x5ad2149d0600_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149d6e10_0 .array/port v0x5ad2149d6e10, 0;
v0x5ad2149d06a0_0 .net "delay", 7 0, v0x5ad2149d6e10_0;  1 drivers
v0x5ad2149d0780_0 .net "din", 15 0, L_0x5ad2149ec0f0;  1 drivers
v0x5ad2149d0860_0 .net "dout", 15 0, L_0x5ad2149ebac0;  alias, 1 drivers
v0x5ad2149d0940_0 .net "enable", 0 0, L_0x5ad2149ebec0;  1 drivers
v0x5ad2149d0a00_0 .net "read_ptr", 7 0, L_0x5ad2149eb630;  1 drivers
v0x5ad2149d0ae0_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149d0b80_0 .net "valid", 0 0, L_0x5ad2149ebd80;  1 drivers
v0x5ad2149d0c40_0 .var "write_ptr", 7 0;
L_0x5ad2149eb630 .arith/sub 8, v0x5ad2149d0c40_0, v0x5ad2149d6e10_0;
L_0x5ad2149eb720 .cmp/eq 8, v0x5ad2149d6e10_0, L_0x7be9ed5b70f0;
L_0x5ad2149eb810 .array/port v0x5ad2149d0540, L_0x5ad2149eb8b0;
L_0x5ad2149eb8b0 .concat [ 8 2 0 0], L_0x5ad2149eb630, L_0x7be9ed5b7138;
L_0x5ad2149ebac0 .functor MUXZ 16, L_0x5ad2149eb810, L_0x5ad2149ec0f0, L_0x5ad2149eb720, C4<>;
L_0x5ad2149ebc50 .cmp/ge 8, v0x5ad2149d0c40_0, v0x5ad2149d6e10_0;
L_0x5ad2149ebd80 .functor MUXZ 1, L_0x7be9ed5b71c8, L_0x7be9ed5b7180, L_0x5ad2149ebc50, C4<>;
S_0x5ad2149d12d0 .scope generate, "sample_array[1]" "sample_array[1]" 4 110, 4 110 0, S_0x5ad21499d7b0;
 .timescale 0 0;
P_0x5ad2149d14b0 .param/l "i" 0 4 110, +C4<01>;
L_0x5ad21499bf80 .functor BUFZ 16, L_0x5ad2149ec6c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ad2149d2c20_0 .net *"_ivl_1", 0 0, L_0x5ad2149ecc20;  1 drivers
v0x5ad2149d2d20_0 .net *"_ivl_2", 15 0, L_0x5ad2149ecd50;  1 drivers
L_0x7be9ed5b7378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d2e00_0 .net/2u *"_ivl_3", 15 0, L_0x7be9ed5b7378;  1 drivers
v0x5ad2149d2ec0_0 .net *"_ivl_9", 15 0, L_0x5ad21499bf80;  1 drivers
v0x5ad2149d2fa0_0 .net "dout_i", 15 0, L_0x5ad2149ec6c0;  1 drivers
L_0x5ad2149ecec0 .functor MUXZ 16, L_0x7be9ed5b7378, L_0x5ad2149ecd50, L_0x5ad2149ecc20, C4<>;
S_0x5ad2149d1590 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ad2149d12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ad2149d1770 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ad2149d17b0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ad2149d17f0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7be9ed5b72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d1a40_0 .net *"_ivl_11", 1 0, L_0x7be9ed5b72a0;  1 drivers
v0x5ad2149d1b40_0 .net *"_ivl_14", 0 0, L_0x5ad2149ec850;  1 drivers
L_0x7be9ed5b72e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d1c00_0 .net/2u *"_ivl_16", 0 0, L_0x7be9ed5b72e8;  1 drivers
L_0x7be9ed5b7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d1cf0_0 .net/2u *"_ivl_18", 0 0, L_0x7be9ed5b7330;  1 drivers
L_0x7be9ed5b7258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d1dd0_0 .net/2u *"_ivl_2", 7 0, L_0x7be9ed5b7258;  1 drivers
v0x5ad2149d1f00_0 .net *"_ivl_4", 0 0, L_0x5ad2149ec3c0;  1 drivers
v0x5ad2149d1fc0_0 .net *"_ivl_6", 15 0, L_0x5ad2149ec460;  1 drivers
v0x5ad2149d20a0_0 .net *"_ivl_8", 9 0, L_0x5ad2149ec500;  1 drivers
v0x5ad2149d2180 .array "buffer", 255 0, 15 0;
v0x5ad2149d2240_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149d6e10_1 .array/port v0x5ad2149d6e10, 1;
v0x5ad2149d2370_0 .net "delay", 7 0, v0x5ad2149d6e10_1;  1 drivers
v0x5ad2149d2450_0 .net "din", 15 0, L_0x5ad2149ecec0;  1 drivers
v0x5ad2149d2530_0 .net "dout", 15 0, L_0x5ad2149ec6c0;  alias, 1 drivers
v0x5ad2149d2610_0 .net "enable", 0 0, L_0x5ad2149ecb50;  1 drivers
v0x5ad2149d26d0_0 .net "read_ptr", 7 0, L_0x5ad2149ec2d0;  1 drivers
v0x5ad2149d27b0_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149d2850_0 .net "valid", 0 0, L_0x5ad2149eca10;  1 drivers
v0x5ad2149d2a20_0 .var "write_ptr", 7 0;
L_0x5ad2149ec2d0 .arith/sub 8, v0x5ad2149d2a20_0, v0x5ad2149d6e10_1;
L_0x5ad2149ec3c0 .cmp/eq 8, v0x5ad2149d6e10_1, L_0x7be9ed5b7258;
L_0x5ad2149ec460 .array/port v0x5ad2149d2180, L_0x5ad2149ec500;
L_0x5ad2149ec500 .concat [ 8 2 0 0], L_0x5ad2149ec2d0, L_0x7be9ed5b72a0;
L_0x5ad2149ec6c0 .functor MUXZ 16, L_0x5ad2149ec460, L_0x5ad2149ecec0, L_0x5ad2149ec3c0, C4<>;
L_0x5ad2149ec850 .cmp/ge 8, v0x5ad2149d2a20_0, v0x5ad2149d6e10_1;
L_0x5ad2149eca10 .functor MUXZ 1, L_0x7be9ed5b7330, L_0x7be9ed5b72e8, L_0x5ad2149ec850, C4<>;
S_0x5ad2149d3060 .scope generate, "sample_array[2]" "sample_array[2]" 4 110, 4 110 0, S_0x5ad21499d7b0;
 .timescale 0 0;
P_0x5ad2149d3240 .param/l "i" 0 4 110, +C4<010>;
L_0x5ad214996c20 .functor BUFZ 16, L_0x5ad2149ed410, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ad2149d49b0_0 .net *"_ivl_1", 0 0, L_0x5ad2149eda50;  1 drivers
v0x5ad2149d4ab0_0 .net *"_ivl_2", 15 0, L_0x5ad2149edb40;  1 drivers
L_0x7be9ed5b74e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d4b90_0 .net/2u *"_ivl_3", 15 0, L_0x7be9ed5b74e0;  1 drivers
v0x5ad2149d4c50_0 .net *"_ivl_9", 15 0, L_0x5ad214996c20;  1 drivers
v0x5ad2149d4d30_0 .net "dout_i", 15 0, L_0x5ad2149ed410;  1 drivers
L_0x5ad2149edbe0 .functor MUXZ 16, L_0x7be9ed5b74e0, L_0x5ad2149edb40, L_0x5ad2149eda50, C4<>;
S_0x5ad2149d3320 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ad2149d3060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ad2149d3500 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ad2149d3540 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ad2149d3580 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7be9ed5b7408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d37d0_0 .net *"_ivl_11", 1 0, L_0x7be9ed5b7408;  1 drivers
v0x5ad2149d38d0_0 .net *"_ivl_14", 0 0, L_0x5ad2149ed5a0;  1 drivers
L_0x7be9ed5b7450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d3990_0 .net/2u *"_ivl_16", 0 0, L_0x7be9ed5b7450;  1 drivers
L_0x7be9ed5b7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d3a80_0 .net/2u *"_ivl_18", 0 0, L_0x7be9ed5b7498;  1 drivers
L_0x7be9ed5b73c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d3b60_0 .net/2u *"_ivl_2", 7 0, L_0x7be9ed5b73c0;  1 drivers
v0x5ad2149d3c90_0 .net *"_ivl_4", 0 0, L_0x5ad2149ed0f0;  1 drivers
v0x5ad2149d3d50_0 .net *"_ivl_6", 15 0, L_0x5ad2149ed1e0;  1 drivers
v0x5ad2149d3e30_0 .net *"_ivl_8", 9 0, L_0x5ad2149ed280;  1 drivers
v0x5ad2149d3f10 .array "buffer", 255 0, 15 0;
v0x5ad2149d3fd0_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149d6e10_2 .array/port v0x5ad2149d6e10, 2;
v0x5ad2149d4070_0 .net "delay", 7 0, v0x5ad2149d6e10_2;  1 drivers
v0x5ad2149d4150_0 .net "din", 15 0, L_0x5ad2149edbe0;  1 drivers
v0x5ad2149d4230_0 .net "dout", 15 0, L_0x5ad2149ed410;  alias, 1 drivers
v0x5ad2149d4310_0 .net "enable", 0 0, L_0x5ad2149ed9b0;  1 drivers
v0x5ad2149d43d0_0 .net "read_ptr", 7 0, L_0x5ad2149ed000;  1 drivers
v0x5ad2149d44b0_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149d45e0_0 .net "valid", 0 0, L_0x5ad2149ed870;  1 drivers
v0x5ad2149d47b0_0 .var "write_ptr", 7 0;
L_0x5ad2149ed000 .arith/sub 8, v0x5ad2149d47b0_0, v0x5ad2149d6e10_2;
L_0x5ad2149ed0f0 .cmp/eq 8, v0x5ad2149d6e10_2, L_0x7be9ed5b73c0;
L_0x5ad2149ed1e0 .array/port v0x5ad2149d3f10, L_0x5ad2149ed280;
L_0x5ad2149ed280 .concat [ 8 2 0 0], L_0x5ad2149ed000, L_0x7be9ed5b7408;
L_0x5ad2149ed410 .functor MUXZ 16, L_0x5ad2149ed1e0, L_0x5ad2149edbe0, L_0x5ad2149ed0f0, C4<>;
L_0x5ad2149ed5a0 .cmp/ge 8, v0x5ad2149d47b0_0, v0x5ad2149d6e10_2;
L_0x5ad2149ed870 .functor MUXZ 1, L_0x7be9ed5b7498, L_0x7be9ed5b7450, L_0x5ad2149ed5a0, C4<>;
S_0x5ad2149d4df0 .scope generate, "sample_array[3]" "sample_array[3]" 4 110, 4 110 0, S_0x5ad21499d7b0;
 .timescale 0 0;
P_0x5ad2149d4f80 .param/l "i" 0 4 110, +C4<011>;
L_0x5ad2149ee950 .functor BUFZ 16, L_0x5ad2149ee200, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ad2149d6690_0 .net *"_ivl_1", 0 0, L_0x5ad2149ee700;  1 drivers
v0x5ad2149d6790_0 .net *"_ivl_2", 15 0, L_0x5ad2149ee8b0;  1 drivers
L_0x7be9ed5b7648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d6870_0 .net/2u *"_ivl_3", 15 0, L_0x7be9ed5b7648;  1 drivers
v0x5ad2149d6930_0 .net *"_ivl_9", 15 0, L_0x5ad2149ee950;  1 drivers
v0x5ad2149d6a10_0 .net "dout_i", 15 0, L_0x5ad2149ee200;  1 drivers
L_0x5ad2149ee9c0 .functor MUXZ 16, L_0x7be9ed5b7648, L_0x5ad2149ee8b0, L_0x5ad2149ee700, C4<>;
S_0x5ad2149d5060 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ad2149d4df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ad2149d5240 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ad2149d5280 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ad2149d52c0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7be9ed5b7570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d5540_0 .net *"_ivl_11", 1 0, L_0x7be9ed5b7570;  1 drivers
v0x5ad2149d5640_0 .net *"_ivl_14", 0 0, L_0x5ad2149ee390;  1 drivers
L_0x7be9ed5b75b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d5700_0 .net/2u *"_ivl_16", 0 0, L_0x7be9ed5b75b8;  1 drivers
L_0x7be9ed5b7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d57f0_0 .net/2u *"_ivl_18", 0 0, L_0x7be9ed5b7600;  1 drivers
L_0x7be9ed5b7528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ad2149d58d0_0 .net/2u *"_ivl_2", 7 0, L_0x7be9ed5b7528;  1 drivers
v0x5ad2149d5a00_0 .net *"_ivl_4", 0 0, L_0x5ad2149edeb0;  1 drivers
v0x5ad2149d5ac0_0 .net *"_ivl_6", 15 0, L_0x5ad2149edfa0;  1 drivers
v0x5ad2149d5ba0_0 .net *"_ivl_8", 9 0, L_0x5ad2149ee040;  1 drivers
v0x5ad2149d5c80 .array "buffer", 255 0, 15 0;
v0x5ad2149d5d40_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149d6e10_3 .array/port v0x5ad2149d6e10, 3;
v0x5ad2149d5de0_0 .net "delay", 7 0, v0x5ad2149d6e10_3;  1 drivers
v0x5ad2149d5ec0_0 .net "din", 15 0, L_0x5ad2149ee9c0;  1 drivers
v0x5ad2149d5fa0_0 .net "dout", 15 0, L_0x5ad2149ee200;  alias, 1 drivers
v0x5ad2149d6080_0 .net "enable", 0 0, L_0x5ad2149ee600;  1 drivers
v0x5ad2149d6140_0 .net "read_ptr", 7 0, L_0x5ad2149eddc0;  1 drivers
v0x5ad2149d6220_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149d62c0_0 .net "valid", 0 0, L_0x5ad2149ee4c0;  1 drivers
v0x5ad2149d6490_0 .var "write_ptr", 7 0;
L_0x5ad2149eddc0 .arith/sub 8, v0x5ad2149d6490_0, v0x5ad2149d6e10_3;
L_0x5ad2149edeb0 .cmp/eq 8, v0x5ad2149d6e10_3, L_0x7be9ed5b7528;
L_0x5ad2149edfa0 .array/port v0x5ad2149d5c80, L_0x5ad2149ee040;
L_0x5ad2149ee040 .concat [ 8 2 0 0], L_0x5ad2149eddc0, L_0x7be9ed5b7570;
L_0x5ad2149ee200 .functor MUXZ 16, L_0x5ad2149edfa0, L_0x5ad2149ee9c0, L_0x5ad2149edeb0, C4<>;
L_0x5ad2149ee390 .cmp/ge 8, v0x5ad2149d6490_0, v0x5ad2149d6e10_3;
L_0x5ad2149ee4c0 .functor MUXZ 1, L_0x7be9ed5b7600, L_0x7be9ed5b75b8, L_0x5ad2149ee390, C4<>;
S_0x5ad2149d7dd0 .scope module, "summation_unit" "summ_sa" 3 65, 9 1 0, S_0x5ad2149983e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_sum";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 16 "delayed_sample";
    .port_info 5 /INPUT 1 "done_channel";
    .port_info 6 /OUTPUT 18 "sum_result";
    .port_info 7 /OUTPUT 1 "valid";
P_0x5ad2149d7f80 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x5ad2149d7fc0 .param/l "NUM_CHANNELS" 0 9 3, +C4<00000000000000000000000000000100>;
P_0x5ad2149d8000 .param/l "SUM_WIDTH" 0 9 4, +C4<000000000000000000000000000010010>;
v0x5ad2149d82c0_0 .var "accumulator", 17 0;
v0x5ad2149d83a0_0 .net "clk", 0 0, v0x5ad2149da650_0;  alias, 1 drivers
v0x5ad2149d8570_0 .net "delayed_sample", 15 0, L_0x5ad2149eb470;  alias, 1 drivers
v0x5ad2149d8640_0 .net "done_channel", 0 0, L_0x5ad2149ef230;  1 drivers
v0x5ad2149d8700_0 .net "reset", 0 0, v0x5ad2149da7b0_0;  alias, 1 drivers
v0x5ad2149d87f0_0 .net "start_sum", 0 0, v0x5ad2149d9ea0_0;  1 drivers
v0x5ad2149d88b0_0 .net "sum_en", 0 0, v0x5ad2149da010_0;  1 drivers
v0x5ad2149d8970_0 .var "sum_result", 17 0;
v0x5ad2149d8a50_0 .var "valid", 0 0;
S_0x5ad2149a2b10 .scope module, "readrf_vals" "readrf_vals" 10 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "val";
o0x7be9ed865778 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ad2149dab40_0 .net "clk", 0 0, o0x7be9ed865778;  0 drivers
v0x5ad2149dac00_0 .var "count", 15 0;
o0x7be9ed8657d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5ad2149dace0_0 .net "reset", 0 0, o0x7be9ed8657d8;  0 drivers
v0x5ad2149dad80 .array "rf_vals", 3 0, 15 0;
v0x5ad2149dae40_0 .var "val", 15 0;
E_0x5ad2149b6220 .event posedge, v0x5ad2149dab40_0;
    .scope S_0x5ad2149cf920;
T_0 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149d0ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ad2149d0c40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5ad2149d0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5ad2149d0780_0;
    %load/vec4 v0x5ad2149d0c40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ad2149d0540, 0, 4;
    %load/vec4 v0x5ad2149d0c40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ad2149d0c40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5ad2149d1590;
T_1 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149d27b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ad2149d2a20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ad2149d2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5ad2149d2450_0;
    %load/vec4 v0x5ad2149d2a20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ad2149d2180, 0, 4;
    %load/vec4 v0x5ad2149d2a20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ad2149d2a20_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ad2149d3320;
T_2 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149d44b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ad2149d47b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ad2149d4310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5ad2149d4150_0;
    %load/vec4 v0x5ad2149d47b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ad2149d3f10, 0, 4;
    %load/vec4 v0x5ad2149d47b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ad2149d47b0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ad2149d5060;
T_3 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149d6220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ad2149d6490_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ad2149d6080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5ad2149d5ec0_0;
    %load/vec4 v0x5ad2149d6490_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ad2149d5c80, 0, 4;
    %load/vec4 v0x5ad2149d6490_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ad2149d6490_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ad21498df50;
T_4 ;
    %vpi_call 5 15 "$readmemh", "data/X_4.txt", v0x5ad21499c0e0 {0 0 0};
    %vpi_call 5 16 "$readmemh", "data/Z_4.txt", v0x5ad2149916e0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5ad21498df50;
T_5 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149aff60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5ad21499c0e0, 4;
    %assign/vec4 v0x5ad2149a1440_0, 0;
    %load/vec4 v0x5ad2149aff60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5ad2149916e0, 4;
    %assign/vec4 v0x5ad214996d80_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ad2149ccfe0;
T_6 ;
    %wait E_0x5ad2149cd650;
    %load/vec4 v0x5ad2149cde00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ad2149cdb80_0, 0, 4;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ad2149cdb80_0, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ad2149cdb80_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ad2149cdb80_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ad2149cdb80_0, 0, 4;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x5ad2149cdaa0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ad2149cdb80_0, 0, 4;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ad2149cdb80_0, 0, 4;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ad2149ccfe0;
T_7 ;
    %wait E_0x5ad2149b6260;
    %load/vec4 v0x5ad2149cdd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ad2149cde00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ad2149ce080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ad2149cdc60_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5ad2149cdee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ad2149cdaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149cdfc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ad2149cd990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5ad2149cde00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149cdfc0_0, 0;
    %load/vec4 v0x5ad2149cd7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ad2149ce080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ad2149cdaa0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x5ad2149cd7c0_0;
    %load/vec4 v0x5ad2149ce080_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x5ad2149cdc60_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x5ad2149ce080_0;
    %pad/u 17;
    %load/vec4 v0x5ad2149cdc60_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5ad2149cdee0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x5ad2149cdee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ad2149ce160_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x5ad2149ce160_0;
    %assign/vec4 v0x5ad2149ce080_0, 0;
    %load/vec4 v0x5ad2149cdaa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ad2149cdaa0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x5ad2149ce080_0;
    %assign/vec4 v0x5ad2149cd8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ad2149cdfc0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5ad2149cdb80_0;
    %assign/vec4 v0x5ad2149cde00_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ad2149cc970;
T_8 ;
    %wait E_0x5ad2149b5f20;
    %load/vec4 v0x5ad2149cef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x5ad2149cee80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %pad/s 4;
    %store/vec4 v0x5ad2149cec20_0, 0, 4;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ad2149cec20_0, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ad2149cec20_0, 0, 4;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ad2149cec20_0, 0, 4;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ad2149cec20_0, 0, 4;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5ad2149cf0f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 4;
    %store/vec4 v0x5ad2149cec20_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ad2149cec20_0, 0, 4;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ad2149cc970;
T_9 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149cece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ad2149cef20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ad2149ce770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ad2149ce930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ad2149cf000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ad2149ce580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149ce660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149ceb80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5ad2149cef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149ce660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149ceb80_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x5ad2149cf260_0;
    %load/vec4 v0x5ad2149cf1c0_0;
    %sub;
    %assign/vec4 v0x5ad2149ce770_0, 0;
    %load/vec4 v0x5ad2149cf410_0;
    %load/vec4 v0x5ad2149cf350_0;
    %sub;
    %assign/vec4 v0x5ad2149ce930_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5ad2149ce770_0;
    %pad/u 32;
    %load/vec4 v0x5ad2149ce770_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ad2149ce850_0, 0;
    %load/vec4 v0x5ad2149ce930_0;
    %pad/u 32;
    %load/vec4 v0x5ad2149ce930_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ad2149cea10_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5ad2149ce850_0;
    %load/vec4 v0x5ad2149cea10_0;
    %add;
    %assign/vec4 v0x5ad2149cf000_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ad2149ceb80_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x5ad2149cedb0_0;
    %pad/u 8;
    %assign/vec4 v0x5ad2149ce580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ad2149ce660_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5ad2149cec20_0;
    %assign/vec4 v0x5ad2149cef20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ad21499d7b0;
T_10 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149d7360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ad2149d74c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ad2149d6ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149d6ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149d72a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ad2149d7100_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5ad2149d71c0_0;
    %assign/vec4 v0x5ad2149d74c0_0, 0;
    %load/vec4 v0x5ad2149d74c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149d6ad0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ad2149d6ad0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5ad2149d74c0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.5, 4;
    %load/vec4 v0x5ad2149d6d40_0;
    %load/vec4 v0x5ad2149d6ba0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ad2149d6e10, 0, 4;
T_10.5 ;
    %load/vec4 v0x5ad2149d74c0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.7, 4;
    %load/vec4 v0x5ad2149d6ba0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5ad2149d6ba0_0, 0;
T_10.7 ;
    %load/vec4 v0x5ad2149d74c0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5ad2149d7100_0, 0;
    %load/vec4 v0x5ad2149d7730_0;
    %and/r;
    %assign/vec4 v0x5ad2149d72a0_0, 0;
T_10.9 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5ad21499d7b0;
T_11 ;
    %wait E_0x5ad2149813f0;
    %load/vec4 v0x5ad2149d74c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x5ad2149d7400_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %pad/s 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x5ad2149d75a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %pad/s 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x5ad2149d6ba0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.13, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_11.14, 8;
T_11.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_11.14, 8;
 ; End of false expr.
    %blend;
T_11.14;
    %pad/s 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5ad2149d71c0_0, 0, 3;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ad2149d7dd0;
T_12 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149d8700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ad2149d8970_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ad2149d82c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5ad2149d87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ad2149d82c0_0, 0;
T_12.2 ;
    %load/vec4 v0x5ad2149d88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5ad2149d82c0_0;
    %load/vec4 v0x5ad2149d8570_0;
    %pad/u 18;
    %add;
    %assign/vec4 v0x5ad2149d82c0_0, 0;
T_12.4 ;
    %load/vec4 v0x5ad2149d8640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x5ad2149d82c0_0;
    %assign/vec4 v0x5ad2149d8970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ad2149d8a50_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149d8a50_0, 0;
T_12.7 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5ad2149983e0;
T_13 ;
    %wait E_0x5ad214925a70;
    %load/vec4 v0x5ad2149d9b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ad2149d9f70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ad2149d94b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149da0e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5ad2149d98b0_0;
    %assign/vec4 v0x5ad2149d9f70_0, 0;
    %load/vec4 v0x5ad2149d9f70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ad2149da0e0_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x5ad2149d94b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.6, 5;
    %load/vec4 v0x5ad2149d94b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5ad2149d94b0_0, 0;
T_13.6 ;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ad2149da0e0_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5ad2149983e0;
T_14 ;
    %wait E_0x5ad214981270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad2149d9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad2149da010_0, 0, 1;
    %load/vec4 v0x5ad2149d9f70_0;
    %store/vec4 v0x5ad2149d98b0_0, 0, 2;
    %load/vec4 v0x5ad2149d9f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x5ad2149d9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ad2149d98b0_0, 0, 2;
T_14.5 ;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x5ad2149d9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ad2149d98b0_0, 0, 2;
T_14.7 ;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x5ad2149da180_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad2149da010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad2149d9ea0_0, 0, 1;
T_14.9 ;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5ad2149d98b0_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5ad2149a3730;
T_15 ;
    %pushi/vec4 2147549185, 0, 43;
    %concati/vec4 16, 0, 21;
    %store/vec4 v0x5ad2149da850_0, 0, 64;
    %end;
    .thread T_15;
    .scope S_0x5ad2149a3730;
T_16 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad2149da650_0, 0, 1;
T_16.0 ;
    %delay 5, 0;
    %load/vec4 v0x5ad2149da650_0;
    %inv;
    %store/vec4 v0x5ad2149da650_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x5ad2149a3730;
T_17 ;
    %vpi_call 2 20 "$dumpfile", "./beam_tb.vcb" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ad2149a3730 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad2149da7b0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad2149da990_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ad2149da7b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ad2149da990_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5ad2149a2b10;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5ad2149dac00_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x5ad2149a2b10;
T_19 ;
    %vpi_call 10 11 "$readmemh", "data/RF_DATA_4.txt", v0x5ad2149dad80, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5ad2149a2b10;
T_20 ;
    %wait E_0x5ad2149b6220;
    %load/vec4 v0x5ad2149dace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ad2149dae40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ad2149dac00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %ix/getv 4, v0x5ad2149dac00_0;
    %load/vec4a v0x5ad2149dad80, 4;
    %assign/vec4 v0x5ad2149dae40_0, 0;
    %load/vec4 v0x5ad2149dac00_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ad2149dac00_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5ad2149dac00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5ad2149dac00_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/beam_tb.v";
    "verilog/beamforming/top_bf.v";
    "verilog/beamforming/delay_con.v";
    "verilog/beamforming/coord_rom.v";
    "verilog/beamforming/delay_calc.v";
    "verilog/beamforming/sqrt.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/beamforming/summ_sa.v";
    "verilog/beamforming/readrf_vals.v";
