Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Software/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 64f1c2654afb44309c2e99144b43878c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_c_uart_tx_behav xil_defaultlib.cfg_tb_c_uart_tx -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.c_uart_tx [c_uart_tx_default]
Compiling architecture tb of entity xil_defaultlib.tb_c_uart_tx [tb_c_uart_tx]
Built simulation snapshot cfg_tb_c_uart_tx_behav
