library ieee;
use ieee.std_logic_1164.all;

entity datapath is
	port (
		clk : in std_logic;
		input : in std_logic_vector(3 downto 0);
		ie : in std_logic;
		we : in std_logic;
		wa : in std_logic_vector(1 downto 0);
		rae : in std_logic;
		raa : in std_logic_vector(1 downto 0);
		rbe : in std_logic;
		rba : in std_logic_vector(1 downto 0);
		alu_ctrl : in std_logic(2 downto 0);
		sh_ctrl : in std_logic(1 downto 0);
		oe : in std_logic;
		output : out std_logic_vector(3 downto 0);
	);
end datapaht;

architecture structural of datapath is
	component mux2a1 
		generic (
			WIDTH : integer := 4;
		);
		Port (
			a : in  STD_LOGIC_VECTOR(WIDTH-1 downto 0);
			b : in  STD_LOGIC_VECTOR(WIDTH-1 downto 0);
			s : in  STD_LOGIC;
			y : out STD_LOGIC_VECTOR(WIDTH-1 downto 0)
		);
	end component;
	
	component alu 
		port (
			
		);
	end component;

begin 

	

end structural;