<!doctype html>
<html>
<head>
<title>GPI2_ENABLE (PMU_LOCAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_local.html")>PMU_LOCAL Module</a> &gt; GPI2_ENABLE (PMU_LOCAL) Register</p><h1>GPI2_ENABLE (PMU_LOCAL) Register</h1>
<h2>GPI2_ENABLE (PMU_LOCAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GPI2_ENABLE</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000228</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD60228 (PMU_LOCAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Enable Events on PMU GPI2 Input Register.</td></tr>
</table>
<p>Enable the propagation of events to the GPI2 interface of the PMU. GPI2 interrupt will be generated by all events that are enabled in this register.</p>
<h2>GPI2_ENABLE (PMU_LOCAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>VCC_PSINTFP_Alarm</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Alarm when VCC_PSINTFP voltage is removed.</td></tr>
<tr valign=top><td>VCC_PSINT_Alarm</td><td class="center">30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Alarm when VCC_PSINT voltage is removed.</td></tr>
<tr valign=top><td>VCC_PSAUX_Alarm</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Alarm when VCC_PSAUX voltage is removed.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">28:24</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>Dbg_ACPU3_Rst_Req</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset Request for APU core 3 from the APU debug logic.</td></tr>
<tr valign=top><td>Dbg_ACPU2_Rst_Req</td><td class="center">22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset Request for APU core 2 from the APU debug logic.</td></tr>
<tr valign=top><td>Dbg_ACPU1_Rst_Req</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset Request for APU core 1 from the APU debug logic.</td></tr>
<tr valign=top><td>Dbg_ACPU0_Rst_Req</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset Request for APU core 0 from the APU debug logic.</td></tr>
<tr valign=top><td>CP_ACPU3_Rst_Req</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset request for APU core 3 from the APU CP.</td></tr>
<tr valign=top><td>CP_ACPU2_Rst_Req</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset request for APU core 2 from the APU CP.</td></tr>
<tr valign=top><td>CP_ACPU1_Rst_Req</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset request for APU core 1 from the APU CP.</td></tr>
<tr valign=top><td>CP_ACPU0_Rst_Req</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset request for APU core 0 from the APU CP.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:10</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>Dbg_RPU1_Rst_Req</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset request for RPU core 1 from the RPU debug logic.</td></tr>
<tr valign=top><td>Dbg_RPU0_Rst_Req</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Warm Reset request for RPU core 0 from the RPU debug logic.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>FP_LP_Pwrdwn_Ack</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power-down acknowledge from FPD-LPD bridge.</td></tr>
<tr valign=top><td>R5_1_Pwrdwn_Req</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power-down request from RPU core 1.</td></tr>
<tr valign=top><td>R5_0_Pwrdwn_Req</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power-down request from RPU core 0.</td></tr>
<tr valign=top><td>ACPU3_Pwrdwn_Req</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power-down request from APU core 3.</td></tr>
<tr valign=top><td>ACPU2_Pwrdwn_Req</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power-down request from APU core 2.</td></tr>
<tr valign=top><td>ACPU1_Pwrdwn_Req</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power-down request from APU core 1.</td></tr>
<tr valign=top><td>ACPU0_Pwrdwn_Req</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Power-down request from APU core 0.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>