INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab13/ShfitReg8b/ShfitReg8b.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab13/ShfitReg8b/ShfitReg8b.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab13/ShfitReg8b/ShfitReg8b.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab13/ShfitReg8b/ShfitReg8b.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab13/ShfitReg8b/ShfitReg8b.srcs/sources_1/new/wire1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wire1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab13/ShfitReg8b/ShfitReg8b.srcs/sim_1/new/shift_reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_tb
