<stg><name>hart</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %op2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2

]]></Node>
<StgValue><ssdm name="op2_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %op1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1

]]></Node>
<StgValue><ssdm name="op1_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %pc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc

]]></Node>
<StgValue><ssdm name="pc_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %inst_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst

]]></Node>
<StgValue><ssdm name="inst_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
entry:4 %opcode_V = trunc i32 %inst_read

]]></Node>
<StgValue><ssdm name="opcode_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %func3_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_read, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="func3_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %agg_tmp6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_read, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="agg_tmp6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %imm_31_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="imm_31_12"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="20">
<![CDATA[
entry:8 %sext_ln22 = sext i20 %imm_31_12

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:10 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 7

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %v2_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_read, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="v2_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %v2_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_read, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4" op_5_bw="1">
<![CDATA[
entry:13 %r_V_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %p_Result_s, i1 %p_Result_2, i6 %v2_V_1, i4 %v2_V, i1 0

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %v2_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_read, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="v2_V_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:15 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 20

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %v2_V_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_read, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="v2_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10" op_5_bw="1">
<![CDATA[
entry:17 %r_V_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %p_Result_s, i8 %v2_V_4, i1 %p_Result_3, i10 %v2_V_2, i1 0

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="21">
<![CDATA[
entry:18 %sext_ln1669 = sext i21 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1669"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0">
<![CDATA[
entry:19 %switch_ln29 = switch i7 %opcode_V, void %sw.default, i7 99, void %sw.bb, i7 55, void %sw.bb41, i7 23, void %sw.bb44, i7 111, void %sw.bb52, i7 103, void %sw.bb58

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb58:0 %res_next_pc_V_1 = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="res_next_pc_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb58:1 %p_Result_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_read, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
sw.bb58:2 %zext_ln628 = zext i12 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb58:3 %p_Val2_s = add i32 %zext_ln628, i32 %op1_read

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
sw.bb58:4 %p_Result_5 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %p_Val2_s, i32 0, i1 0

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
sw.bb58:5 %br_ln39 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb52:0 %res_next_pc_V = add i32 %pc_read, i32 4

]]></Node>
<StgValue><ssdm name="res_next_pc_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb52:1 %res_result_V_3 = add i32 %sext_ln1669, i32 %pc_read

]]></Node>
<StgValue><ssdm name="res_result_V_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
sw.bb52:2 %br_ln33 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb44:0 %add_ln32 = add i32 %pc_read, i32 12

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb44:1 %res_result_V_2 = shl i32 %sext_ln22, i32 %add_ln32

]]></Node>
<StgValue><ssdm name="res_result_V_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
sw.bb44:2 %br_ln32 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb41:0 %tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
sw.bb41:1 %res_result_V_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp, i12 0

]]></Node>
<StgValue><ssdm name="res_result_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
sw.bb41:2 %br_ln31 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
sw.bb:0 %switch_ln8 = switch i3 %func3_V, void %sw.epilog, i3 0, void %sw.bb.i, i3 1, void %sw.bb2.i, i3 4, void %sw.bb8.i, i3 5, void %sw.bb14.i, i3 6, void %sw.bb20.i

]]></Node>
<StgValue><ssdm name="switch_ln8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb20.i:0 %icmp_ln1027_1 = icmp_ult  i32 %op1_read, i32 %op2_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-2"/>
<literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4" op_5_bw="2">
<![CDATA[
sw.bb20.i:1 %r_V = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i1.i6.i4.i2, i1 %p_Result_s, i1 %p_Result_2, i6 %v2_V_1, i4 %v2_V, i2 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
sw.bb20.i:2 %mdf_V_4 = select i1 %icmp_ln1027_1, i14 %r_V, i14 4

]]></Node>
<StgValue><ssdm name="mdf_V_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="14">
<![CDATA[
sw.bb20.i:3 %sext_ln5_4 = sext i14 %mdf_V_4

]]></Node>
<StgValue><ssdm name="sext_ln5_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
sw.bb20.i:4 %br_ln13 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb14.i:0 %icmp_ln1035 = icmp_sgt  i32 %op2_read, i32 %op1_read

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb14.i:1 %mdf_V_3 = select i1 %icmp_ln1035, i13 %r_V_3, i13 4

]]></Node>
<StgValue><ssdm name="mdf_V_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="13">
<![CDATA[
sw.bb14.i:2 %sext_ln5_3 = sext i13 %mdf_V_3

]]></Node>
<StgValue><ssdm name="sext_ln5_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
sw.bb14.i:3 %br_ln12 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb8.i:0 %icmp_ln1027 = icmp_slt  i32 %op1_read, i32 %op2_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb8.i:1 %mdf_V_2 = select i1 %icmp_ln1027, i13 %r_V_3, i13 4

]]></Node>
<StgValue><ssdm name="mdf_V_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="13">
<![CDATA[
sw.bb8.i:2 %sext_ln5_2 = sext i13 %mdf_V_2

]]></Node>
<StgValue><ssdm name="sext_ln5_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
sw.bb8.i:3 %br_ln11 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb2.i:0 %icmp_ln1023 = icmp_ne  i32 %op1_read, i32 %op2_read

]]></Node>
<StgValue><ssdm name="icmp_ln1023"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb2.i:1 %mdf_V_1 = select i1 %icmp_ln1023, i13 %r_V_3, i13 4

]]></Node>
<StgValue><ssdm name="mdf_V_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
sw.bb2.i:2 %sext_ln5_1 = sext i13 %mdf_V_1

]]></Node>
<StgValue><ssdm name="sext_ln5_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
sw.bb2.i:3 %br_ln10 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb.i:0 %icmp_ln1019 = icmp_eq  i32 %op1_read, i32 %op2_read

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb.i:1 %mdf_V = select i1 %icmp_ln1019, i13 %r_V_3, i13 4

]]></Node>
<StgValue><ssdm name="mdf_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
sw.bb.i:2 %sext_ln5 = sext i13 %mdf_V

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="-29"/>
<literal name="func3_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i:3 %br_ln9 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="!99"/>
<literal name="opcode_V" val="!55"/>
<literal name="opcode_V" val="!23"/>
<literal name="opcode_V" val="!111"/>
<literal name="opcode_V" val="!103"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="33" op_0_bw="33" op_1_bw="7" op_2_bw="7" op_3_bw="3" op_4_bw="32" op_5_bw="32">
<![CDATA[
sw.default:0 %call_ret = call i33 @OP_AL_32I, i7 %opcode_V, i7 %agg_tmp6, i3 %func3_V, i32 %op1_read, i32 %op2_read

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="!99"/>
<literal name="opcode_V" val="!55"/>
<literal name="opcode_V" val="!23"/>
<literal name="opcode_V" val="!111"/>
<literal name="opcode_V" val="!103"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="33">
<![CDATA[
sw.default:1 %res_result_V = extractvalue i33 %call_ret

]]></Node>
<StgValue><ssdm name="res_result_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="!99"/>
<literal name="opcode_V" val="!55"/>
<literal name="opcode_V" val="!23"/>
<literal name="opcode_V" val="!111"/>
<literal name="opcode_V" val="!103"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="33">
<![CDATA[
sw.default:2 %res_valid_V = extractvalue i33 %call_ret

]]></Node>
<StgValue><ssdm name="res_valid_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_V" val="!99"/>
<literal name="opcode_V" val="!55"/>
<literal name="opcode_V" val="!23"/>
<literal name="opcode_V" val="!111"/>
<literal name="opcode_V" val="!103"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
sw.default:3 %br_ln42 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:0 %agg_result_result_0 = phi i32 %res_result_V, void %sw.default, i32 %p_Result_5, void %sw.bb58, i32 %res_result_V_3, void %sw.bb52, i32 %res_result_V_2, void %sw.bb44, i32 %res_result_V_1, void %sw.bb41, i32 0, void %sw.bb, i32 0, void %sw.bb20.i, i32 0, void %sw.bb14.i, i32 0, void %sw.bb8.i, i32 0, void %sw.bb2.i, i32 0, void %sw.bb.i

]]></Node>
<StgValue><ssdm name="agg_result_result_0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
sw.epilog:1 %phi_ln46 = phi i32 4, void %sw.default, i32 %res_next_pc_V_1, void %sw.bb58, i32 %res_next_pc_V, void %sw.bb52, i32 0, void %sw.bb44, i32 0, void %sw.bb41, i32 0, void %sw.bb, i32 %sext_ln5_4, void %sw.bb20.i, i32 %sext_ln5_3, void %sw.bb14.i, i32 %sext_ln5_2, void %sw.bb8.i, i32 %sext_ln5_1, void %sw.bb2.i, i32 %sext_ln5, void %sw.bb.i

]]></Node>
<StgValue><ssdm name="phi_ln46"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0">
<![CDATA[
sw.epilog:2 %phi_ln46_1 = phi i1 %res_valid_V, void %sw.default, i1 0, void %sw.bb58, i1 0, void %sw.bb52, i1 1, void %sw.bb44, i1 1, void %sw.bb41, i1 1, void %sw.bb, i1 0, void %sw.bb20.i, i1 0, void %sw.bb14.i, i1 0, void %sw.bb8.i, i1 0, void %sw.bb2.i, i1 0, void %sw.bb.i

]]></Node>
<StgValue><ssdm name="phi_ln46_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="65" op_0_bw="65" op_1_bw="32">
<![CDATA[
sw.epilog:3 %mrv = insertvalue i65 <undef>, i32 %agg_result_result_0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="65" op_0_bw="65" op_1_bw="32">
<![CDATA[
sw.epilog:4 %mrv_1 = insertvalue i65 %mrv, i32 %phi_ln46

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="65" op_0_bw="65" op_1_bw="1">
<![CDATA[
sw.epilog:5 %mrv_2 = insertvalue i65 %mrv_1, i1 %phi_ln46_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="65">
<![CDATA[
sw.epilog:6 %ret_ln46 = ret i65 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
