$date
	Tue Oct 27 13:40:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jk_flip_flop_tb $end
$var wire 1 ! Q_BAR $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ CLR_BAR $end
$var reg 1 % J $end
$var reg 1 & K $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ clr_bar $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 ! q_bar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
1$
0#
x"
x!
$end
#10
1#
#15
1!
0"
0$
#20
0#
#30
1#
#35
1$
#40
0#
#50
1#
#60
0#
#70
1#
#75
1%
#80
0#
#90
0!
1"
1#
#95
1&
#100
0#
#110
1!
0"
1#
#120
0#
#130
0!
1"
1#
#135
0&
0%
#140
0#
#150
1#
#160
0#
#170
1#
#175
1&
1%
#180
0#
#190
1!
0"
1#
#200
0#
#210
0!
1"
1#
#215
