// Seed: 2268246320
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = id_3;
  supply1 id_4 = {1, 1}, id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0(
      id_3, id_3
  );
  always @(posedge id_2) $display;
  assign id_1 = 1;
  always @(posedge 1'd0) begin
    #1 $display;
    id_3 = 1;
    $display();
    id_2 <= 1;
  end
endmodule
