// Seed: 2224645520
module module_0 (
    input tri id_0,
    output supply0 id_1
);
  logic id_3;
  assign module_1.id_6 = 0;
  assign id_1 = -1;
  assign id_1 = id_0;
  logic id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    inout uwire id_2
    , id_12,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wand id_7,
    output wire id_8[-1  ?  -1 : "" : -1],
    input wor id_9,
    input tri0 id_10
);
  module_0 modCall_1 (
      id_10,
      id_2
  );
endmodule
