Running: D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/zuchengyuanli/ri/test_isim_beh.exe -prj D:/zuchengyuanli/ri/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/zuchengyuanli/ri/ipcore_dir/RAM_B.v" into library work
Analyzing Verilog file "D:/zuchengyuanli/ri/ipcore_dir/Inst_code.v" into library work
Analyzing Verilog file "D:/zuchengyuanli/ri/top.v" into library work
WARNING:HDLCompiler:568 - "D:/zuchengyuanli/ri/top.v" Line 40: Constant value is truncated to fit in <3> bits.
Analyzing Verilog file "D:/zuchengyuanli/ri/test.v" into library work
Analyzing Verilog file "D:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clk_show
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module Inst_code
Compiling module pc
Compiling module OP_Decoding
Compiling module Register_file
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module RAM_B
Compiling module Top_R_I
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable D:/zuchengyuanli/ri/test_isim_beh.exe
Fuse Memory Usage: 35380 KB
Fuse CPU Usage: 577 ms
