
BLDC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004efc  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  080050c4  080050c4  000060c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054b4  080054b4  0000701c  2**0
                  CONTENTS
  4 .ARM          00000008  080054b4  080054b4  000064b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080054bc  080054bc  0000701c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080054bc  080054bc  000064bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080054c4  080054c4  000064c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080054c8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000020  080054e4  00007020  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  080054e4  0000729c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a1c  00000000  00000000  0000704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002906  00000000  00000000  00019a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  0001c370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7e  00000000  00000000  0001d0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024fd5  00000000  00000000  0001db5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001196a  00000000  00000000  00042b33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a5a  00000000  00000000  0005449d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00128ef7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b58  00000000  00000000  00128f3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0012ca94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000020 	.word	0x20000020
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080050ac 	.word	0x080050ac

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000024 	.word	0x20000024
 8000204:	080050ac 	.word	0x080050ac

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_frsub>:
 8000a44:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a48:	e002      	b.n	8000a50 <__addsf3>
 8000a4a:	bf00      	nop

08000a4c <__aeabi_fsub>:
 8000a4c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a50 <__addsf3>:
 8000a50:	0042      	lsls	r2, r0, #1
 8000a52:	bf1f      	itttt	ne
 8000a54:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a58:	ea92 0f03 	teqne	r2, r3
 8000a5c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a60:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a64:	d06a      	beq.n	8000b3c <__addsf3+0xec>
 8000a66:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a6a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a6e:	bfc1      	itttt	gt
 8000a70:	18d2      	addgt	r2, r2, r3
 8000a72:	4041      	eorgt	r1, r0
 8000a74:	4048      	eorgt	r0, r1
 8000a76:	4041      	eorgt	r1, r0
 8000a78:	bfb8      	it	lt
 8000a7a:	425b      	neglt	r3, r3
 8000a7c:	2b19      	cmp	r3, #25
 8000a7e:	bf88      	it	hi
 8000a80:	4770      	bxhi	lr
 8000a82:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a8a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a8e:	bf18      	it	ne
 8000a90:	4240      	negne	r0, r0
 8000a92:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a96:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a9a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a9e:	bf18      	it	ne
 8000aa0:	4249      	negne	r1, r1
 8000aa2:	ea92 0f03 	teq	r2, r3
 8000aa6:	d03f      	beq.n	8000b28 <__addsf3+0xd8>
 8000aa8:	f1a2 0201 	sub.w	r2, r2, #1
 8000aac:	fa41 fc03 	asr.w	ip, r1, r3
 8000ab0:	eb10 000c 	adds.w	r0, r0, ip
 8000ab4:	f1c3 0320 	rsb	r3, r3, #32
 8000ab8:	fa01 f103 	lsl.w	r1, r1, r3
 8000abc:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ac0:	d502      	bpl.n	8000ac8 <__addsf3+0x78>
 8000ac2:	4249      	negs	r1, r1
 8000ac4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ac8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000acc:	d313      	bcc.n	8000af6 <__addsf3+0xa6>
 8000ace:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ad2:	d306      	bcc.n	8000ae2 <__addsf3+0x92>
 8000ad4:	0840      	lsrs	r0, r0, #1
 8000ad6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ada:	f102 0201 	add.w	r2, r2, #1
 8000ade:	2afe      	cmp	r2, #254	@ 0xfe
 8000ae0:	d251      	bcs.n	8000b86 <__addsf3+0x136>
 8000ae2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ae6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aea:	bf08      	it	eq
 8000aec:	f020 0001 	biceq.w	r0, r0, #1
 8000af0:	ea40 0003 	orr.w	r0, r0, r3
 8000af4:	4770      	bx	lr
 8000af6:	0049      	lsls	r1, r1, #1
 8000af8:	eb40 0000 	adc.w	r0, r0, r0
 8000afc:	3a01      	subs	r2, #1
 8000afe:	bf28      	it	cs
 8000b00:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b04:	d2ed      	bcs.n	8000ae2 <__addsf3+0x92>
 8000b06:	fab0 fc80 	clz	ip, r0
 8000b0a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b0e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b12:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b16:	bfaa      	itet	ge
 8000b18:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b1c:	4252      	neglt	r2, r2
 8000b1e:	4318      	orrge	r0, r3
 8000b20:	bfbc      	itt	lt
 8000b22:	40d0      	lsrlt	r0, r2
 8000b24:	4318      	orrlt	r0, r3
 8000b26:	4770      	bx	lr
 8000b28:	f092 0f00 	teq	r2, #0
 8000b2c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b30:	bf06      	itte	eq
 8000b32:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b36:	3201      	addeq	r2, #1
 8000b38:	3b01      	subne	r3, #1
 8000b3a:	e7b5      	b.n	8000aa8 <__addsf3+0x58>
 8000b3c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b44:	bf18      	it	ne
 8000b46:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b4a:	d021      	beq.n	8000b90 <__addsf3+0x140>
 8000b4c:	ea92 0f03 	teq	r2, r3
 8000b50:	d004      	beq.n	8000b5c <__addsf3+0x10c>
 8000b52:	f092 0f00 	teq	r2, #0
 8000b56:	bf08      	it	eq
 8000b58:	4608      	moveq	r0, r1
 8000b5a:	4770      	bx	lr
 8000b5c:	ea90 0f01 	teq	r0, r1
 8000b60:	bf1c      	itt	ne
 8000b62:	2000      	movne	r0, #0
 8000b64:	4770      	bxne	lr
 8000b66:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b6a:	d104      	bne.n	8000b76 <__addsf3+0x126>
 8000b6c:	0040      	lsls	r0, r0, #1
 8000b6e:	bf28      	it	cs
 8000b70:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b74:	4770      	bx	lr
 8000b76:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b7a:	bf3c      	itt	cc
 8000b7c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b80:	4770      	bxcc	lr
 8000b82:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b86:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	4770      	bx	lr
 8000b90:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b94:	bf16      	itet	ne
 8000b96:	4608      	movne	r0, r1
 8000b98:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b9c:	4601      	movne	r1, r0
 8000b9e:	0242      	lsls	r2, r0, #9
 8000ba0:	bf06      	itte	eq
 8000ba2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ba6:	ea90 0f01 	teqeq	r0, r1
 8000baa:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bae:	4770      	bx	lr

08000bb0 <__aeabi_ui2f>:
 8000bb0:	f04f 0300 	mov.w	r3, #0
 8000bb4:	e004      	b.n	8000bc0 <__aeabi_i2f+0x8>
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_i2f>:
 8000bb8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000bbc:	bf48      	it	mi
 8000bbe:	4240      	negmi	r0, r0
 8000bc0:	ea5f 0c00 	movs.w	ip, r0
 8000bc4:	bf08      	it	eq
 8000bc6:	4770      	bxeq	lr
 8000bc8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000bcc:	4601      	mov	r1, r0
 8000bce:	f04f 0000 	mov.w	r0, #0
 8000bd2:	e01c      	b.n	8000c0e <__aeabi_l2f+0x2a>

08000bd4 <__aeabi_ul2f>:
 8000bd4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bd8:	bf08      	it	eq
 8000bda:	4770      	bxeq	lr
 8000bdc:	f04f 0300 	mov.w	r3, #0
 8000be0:	e00a      	b.n	8000bf8 <__aeabi_l2f+0x14>
 8000be2:	bf00      	nop

08000be4 <__aeabi_l2f>:
 8000be4:	ea50 0201 	orrs.w	r2, r0, r1
 8000be8:	bf08      	it	eq
 8000bea:	4770      	bxeq	lr
 8000bec:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000bf0:	d502      	bpl.n	8000bf8 <__aeabi_l2f+0x14>
 8000bf2:	4240      	negs	r0, r0
 8000bf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf8:	ea5f 0c01 	movs.w	ip, r1
 8000bfc:	bf02      	ittt	eq
 8000bfe:	4684      	moveq	ip, r0
 8000c00:	4601      	moveq	r1, r0
 8000c02:	2000      	moveq	r0, #0
 8000c04:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c08:	bf08      	it	eq
 8000c0a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c0e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c12:	fabc f28c 	clz	r2, ip
 8000c16:	3a08      	subs	r2, #8
 8000c18:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c1c:	db10      	blt.n	8000c40 <__aeabi_l2f+0x5c>
 8000c1e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c22:	4463      	add	r3, ip
 8000c24:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c28:	f1c2 0220 	rsb	r2, r2, #32
 8000c2c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c30:	fa20 f202 	lsr.w	r2, r0, r2
 8000c34:	eb43 0002 	adc.w	r0, r3, r2
 8000c38:	bf08      	it	eq
 8000c3a:	f020 0001 	biceq.w	r0, r0, #1
 8000c3e:	4770      	bx	lr
 8000c40:	f102 0220 	add.w	r2, r2, #32
 8000c44:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c48:	f1c2 0220 	rsb	r2, r2, #32
 8000c4c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c50:	fa21 f202 	lsr.w	r2, r1, r2
 8000c54:	eb43 0002 	adc.w	r0, r3, r2
 8000c58:	bf08      	it	eq
 8000c5a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c5e:	4770      	bx	lr

08000c60 <__aeabi_uldivmod>:
 8000c60:	b953      	cbnz	r3, 8000c78 <__aeabi_uldivmod+0x18>
 8000c62:	b94a      	cbnz	r2, 8000c78 <__aeabi_uldivmod+0x18>
 8000c64:	2900      	cmp	r1, #0
 8000c66:	bf08      	it	eq
 8000c68:	2800      	cmpeq	r0, #0
 8000c6a:	bf1c      	itt	ne
 8000c6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c70:	f04f 30ff 	movne.w	r0, #4294967295
 8000c74:	f000 b96a 	b.w	8000f4c <__aeabi_idiv0>
 8000c78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c80:	f000 f806 	bl	8000c90 <__udivmoddi4>
 8000c84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c8c:	b004      	add	sp, #16
 8000c8e:	4770      	bx	lr

08000c90 <__udivmoddi4>:
 8000c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c94:	9d08      	ldr	r5, [sp, #32]
 8000c96:	460c      	mov	r4, r1
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d14e      	bne.n	8000d3a <__udivmoddi4+0xaa>
 8000c9c:	4694      	mov	ip, r2
 8000c9e:	458c      	cmp	ip, r1
 8000ca0:	4686      	mov	lr, r0
 8000ca2:	fab2 f282 	clz	r2, r2
 8000ca6:	d962      	bls.n	8000d6e <__udivmoddi4+0xde>
 8000ca8:	b14a      	cbz	r2, 8000cbe <__udivmoddi4+0x2e>
 8000caa:	f1c2 0320 	rsb	r3, r2, #32
 8000cae:	4091      	lsls	r1, r2
 8000cb0:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb8:	4319      	orrs	r1, r3
 8000cba:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cbe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cc2:	fa1f f68c 	uxth.w	r6, ip
 8000cc6:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cce:	fb07 1114 	mls	r1, r7, r4, r1
 8000cd2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd6:	fb04 f106 	mul.w	r1, r4, r6
 8000cda:	4299      	cmp	r1, r3
 8000cdc:	d90a      	bls.n	8000cf4 <__udivmoddi4+0x64>
 8000cde:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ce6:	f080 8112 	bcs.w	8000f0e <__udivmoddi4+0x27e>
 8000cea:	4299      	cmp	r1, r3
 8000cec:	f240 810f 	bls.w	8000f0e <__udivmoddi4+0x27e>
 8000cf0:	3c02      	subs	r4, #2
 8000cf2:	4463      	add	r3, ip
 8000cf4:	1a59      	subs	r1, r3, r1
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfe:	fb07 1110 	mls	r1, r7, r0, r1
 8000d02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d06:	fb00 f606 	mul.w	r6, r0, r6
 8000d0a:	429e      	cmp	r6, r3
 8000d0c:	d90a      	bls.n	8000d24 <__udivmoddi4+0x94>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d16:	f080 80fc 	bcs.w	8000f12 <__udivmoddi4+0x282>
 8000d1a:	429e      	cmp	r6, r3
 8000d1c:	f240 80f9 	bls.w	8000f12 <__udivmoddi4+0x282>
 8000d20:	4463      	add	r3, ip
 8000d22:	3802      	subs	r0, #2
 8000d24:	1b9b      	subs	r3, r3, r6
 8000d26:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	b11d      	cbz	r5, 8000d36 <__udivmoddi4+0xa6>
 8000d2e:	40d3      	lsrs	r3, r2
 8000d30:	2200      	movs	r2, #0
 8000d32:	e9c5 3200 	strd	r3, r2, [r5]
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	d905      	bls.n	8000d4a <__udivmoddi4+0xba>
 8000d3e:	b10d      	cbz	r5, 8000d44 <__udivmoddi4+0xb4>
 8000d40:	e9c5 0100 	strd	r0, r1, [r5]
 8000d44:	2100      	movs	r1, #0
 8000d46:	4608      	mov	r0, r1
 8000d48:	e7f5      	b.n	8000d36 <__udivmoddi4+0xa6>
 8000d4a:	fab3 f183 	clz	r1, r3
 8000d4e:	2900      	cmp	r1, #0
 8000d50:	d146      	bne.n	8000de0 <__udivmoddi4+0x150>
 8000d52:	42a3      	cmp	r3, r4
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xcc>
 8000d56:	4290      	cmp	r0, r2
 8000d58:	f0c0 80f0 	bcc.w	8000f3c <__udivmoddi4+0x2ac>
 8000d5c:	1a86      	subs	r6, r0, r2
 8000d5e:	eb64 0303 	sbc.w	r3, r4, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	2d00      	cmp	r5, #0
 8000d66:	d0e6      	beq.n	8000d36 <__udivmoddi4+0xa6>
 8000d68:	e9c5 6300 	strd	r6, r3, [r5]
 8000d6c:	e7e3      	b.n	8000d36 <__udivmoddi4+0xa6>
 8000d6e:	2a00      	cmp	r2, #0
 8000d70:	f040 8090 	bne.w	8000e94 <__udivmoddi4+0x204>
 8000d74:	eba1 040c 	sub.w	r4, r1, ip
 8000d78:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d7c:	fa1f f78c 	uxth.w	r7, ip
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d86:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d8a:	fb08 4416 	mls	r4, r8, r6, r4
 8000d8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d92:	fb07 f006 	mul.w	r0, r7, r6
 8000d96:	4298      	cmp	r0, r3
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x11c>
 8000d9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x11a>
 8000da4:	4298      	cmp	r0, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2b4>
 8000daa:	4626      	mov	r6, r4
 8000dac:	1a1c      	subs	r4, r3, r0
 8000dae:	fa1f f38e 	uxth.w	r3, lr
 8000db2:	fbb4 f0f8 	udiv	r0, r4, r8
 8000db6:	fb08 4410 	mls	r4, r8, r0, r4
 8000dba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dbe:	fb00 f707 	mul.w	r7, r0, r7
 8000dc2:	429f      	cmp	r7, r3
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x148>
 8000dc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dca:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dce:	d202      	bcs.n	8000dd6 <__udivmoddi4+0x146>
 8000dd0:	429f      	cmp	r7, r3
 8000dd2:	f200 80b0 	bhi.w	8000f36 <__udivmoddi4+0x2a6>
 8000dd6:	4620      	mov	r0, r4
 8000dd8:	1bdb      	subs	r3, r3, r7
 8000dda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dde:	e7a5      	b.n	8000d2c <__udivmoddi4+0x9c>
 8000de0:	f1c1 0620 	rsb	r6, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 f706 	lsr.w	r7, r2, r6
 8000dea:	431f      	orrs	r7, r3
 8000dec:	fa20 fc06 	lsr.w	ip, r0, r6
 8000df0:	fa04 f301 	lsl.w	r3, r4, r1
 8000df4:	ea43 030c 	orr.w	r3, r3, ip
 8000df8:	40f4      	lsrs	r4, r6
 8000dfa:	fa00 f801 	lsl.w	r8, r0, r1
 8000dfe:	0c38      	lsrs	r0, r7, #16
 8000e00:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e04:	fbb4 fef0 	udiv	lr, r4, r0
 8000e08:	fa1f fc87 	uxth.w	ip, r7
 8000e0c:	fb00 441e 	mls	r4, r0, lr, r4
 8000e10:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e14:	fb0e f90c 	mul.w	r9, lr, ip
 8000e18:	45a1      	cmp	r9, r4
 8000e1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1e:	d90a      	bls.n	8000e36 <__udivmoddi4+0x1a6>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e26:	f080 8084 	bcs.w	8000f32 <__udivmoddi4+0x2a2>
 8000e2a:	45a1      	cmp	r9, r4
 8000e2c:	f240 8081 	bls.w	8000f32 <__udivmoddi4+0x2a2>
 8000e30:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e34:	443c      	add	r4, r7
 8000e36:	eba4 0409 	sub.w	r4, r4, r9
 8000e3a:	fa1f f983 	uxth.w	r9, r3
 8000e3e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e42:	fb00 4413 	mls	r4, r0, r3, r4
 8000e46:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x1d2>
 8000e52:	193c      	adds	r4, r7, r4
 8000e54:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e58:	d267      	bcs.n	8000f2a <__udivmoddi4+0x29a>
 8000e5a:	45a4      	cmp	ip, r4
 8000e5c:	d965      	bls.n	8000f2a <__udivmoddi4+0x29a>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	443c      	add	r4, r7
 8000e62:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e66:	fba0 9302 	umull	r9, r3, r0, r2
 8000e6a:	eba4 040c 	sub.w	r4, r4, ip
 8000e6e:	429c      	cmp	r4, r3
 8000e70:	46ce      	mov	lr, r9
 8000e72:	469c      	mov	ip, r3
 8000e74:	d351      	bcc.n	8000f1a <__udivmoddi4+0x28a>
 8000e76:	d04e      	beq.n	8000f16 <__udivmoddi4+0x286>
 8000e78:	b155      	cbz	r5, 8000e90 <__udivmoddi4+0x200>
 8000e7a:	ebb8 030e 	subs.w	r3, r8, lr
 8000e7e:	eb64 040c 	sbc.w	r4, r4, ip
 8000e82:	fa04 f606 	lsl.w	r6, r4, r6
 8000e86:	40cb      	lsrs	r3, r1
 8000e88:	431e      	orrs	r6, r3
 8000e8a:	40cc      	lsrs	r4, r1
 8000e8c:	e9c5 6400 	strd	r6, r4, [r5]
 8000e90:	2100      	movs	r1, #0
 8000e92:	e750      	b.n	8000d36 <__udivmoddi4+0xa6>
 8000e94:	f1c2 0320 	rsb	r3, r2, #32
 8000e98:	fa20 f103 	lsr.w	r1, r0, r3
 8000e9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ea0:	fa24 f303 	lsr.w	r3, r4, r3
 8000ea4:	4094      	lsls	r4, r2
 8000ea6:	430c      	orrs	r4, r1
 8000ea8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000eac:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eb0:	fa1f f78c 	uxth.w	r7, ip
 8000eb4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb8:	fb08 3110 	mls	r1, r8, r0, r3
 8000ebc:	0c23      	lsrs	r3, r4, #16
 8000ebe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec2:	fb00 f107 	mul.w	r1, r0, r7
 8000ec6:	4299      	cmp	r1, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x24c>
 8000eca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ece:	f100 36ff 	add.w	r6, r0, #4294967295
 8000ed2:	d22c      	bcs.n	8000f2e <__udivmoddi4+0x29e>
 8000ed4:	4299      	cmp	r1, r3
 8000ed6:	d92a      	bls.n	8000f2e <__udivmoddi4+0x29e>
 8000ed8:	3802      	subs	r0, #2
 8000eda:	4463      	add	r3, ip
 8000edc:	1a5b      	subs	r3, r3, r1
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ee4:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000eec:	fb01 f307 	mul.w	r3, r1, r7
 8000ef0:	42a3      	cmp	r3, r4
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x276>
 8000ef4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000efc:	d213      	bcs.n	8000f26 <__udivmoddi4+0x296>
 8000efe:	42a3      	cmp	r3, r4
 8000f00:	d911      	bls.n	8000f26 <__udivmoddi4+0x296>
 8000f02:	3902      	subs	r1, #2
 8000f04:	4464      	add	r4, ip
 8000f06:	1ae4      	subs	r4, r4, r3
 8000f08:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f0c:	e739      	b.n	8000d82 <__udivmoddi4+0xf2>
 8000f0e:	4604      	mov	r4, r0
 8000f10:	e6f0      	b.n	8000cf4 <__udivmoddi4+0x64>
 8000f12:	4608      	mov	r0, r1
 8000f14:	e706      	b.n	8000d24 <__udivmoddi4+0x94>
 8000f16:	45c8      	cmp	r8, r9
 8000f18:	d2ae      	bcs.n	8000e78 <__udivmoddi4+0x1e8>
 8000f1a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f1e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f22:	3801      	subs	r0, #1
 8000f24:	e7a8      	b.n	8000e78 <__udivmoddi4+0x1e8>
 8000f26:	4631      	mov	r1, r6
 8000f28:	e7ed      	b.n	8000f06 <__udivmoddi4+0x276>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	e799      	b.n	8000e62 <__udivmoddi4+0x1d2>
 8000f2e:	4630      	mov	r0, r6
 8000f30:	e7d4      	b.n	8000edc <__udivmoddi4+0x24c>
 8000f32:	46d6      	mov	lr, sl
 8000f34:	e77f      	b.n	8000e36 <__udivmoddi4+0x1a6>
 8000f36:	4463      	add	r3, ip
 8000f38:	3802      	subs	r0, #2
 8000f3a:	e74d      	b.n	8000dd8 <__udivmoddi4+0x148>
 8000f3c:	4606      	mov	r6, r0
 8000f3e:	4623      	mov	r3, r4
 8000f40:	4608      	mov	r0, r1
 8000f42:	e70f      	b.n	8000d64 <__udivmoddi4+0xd4>
 8000f44:	3e02      	subs	r6, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	e730      	b.n	8000dac <__udivmoddi4+0x11c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <_ZN7Sensors3IMUC1EP20__UART_HandleTypeDef>:
#include "BNO085.h"

Sensors::IMU::IMU(UART_HandleTypeDef *huart) {
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  this->IMU_UART = huart;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	601a      	str	r2, [r3, #0]
}
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4618      	mov	r0, r3
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
	...

08000f70 <_ZN7Sensors3IMU6updateEv>:

bool Sensors::IMU::update() {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    uint8_t header[2];

    // Check for header (0xAA, 0xAA)
    if (HAL_UART_Receive(IMU_UART, header, 2, 100) != HAL_OK) {
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6818      	ldr	r0, [r3, #0]
 8000f7c:	f107 0118 	add.w	r1, r7, #24
 8000f80:	2364      	movs	r3, #100	@ 0x64
 8000f82:	2202      	movs	r2, #2
 8000f84:	f002 ff13 	bl	8003dae <HAL_UART_Receive>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	bf14      	ite	ne
 8000f8e:	2301      	movne	r3, #1
 8000f90:	2300      	moveq	r3, #0
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <_ZN7Sensors3IMU6updateEv+0x2c>
        return false;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e0ab      	b.n	80010f4 <_ZN7Sensors3IMU6updateEv+0x184>
    }
    if (header[0] != 0xAA || header[1] != 0xAA) {
 8000f9c:	7e3b      	ldrb	r3, [r7, #24]
 8000f9e:	2baa      	cmp	r3, #170	@ 0xaa
 8000fa0:	d102      	bne.n	8000fa8 <_ZN7Sensors3IMU6updateEv+0x38>
 8000fa2:	7e7b      	ldrb	r3, [r7, #25]
 8000fa4:	2baa      	cmp	r3, #170	@ 0xaa
 8000fa6:	d001      	beq.n	8000fac <_ZN7Sensors3IMU6updateEv+0x3c>
        return false;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	e0a3      	b.n	80010f4 <_ZN7Sensors3IMU6updateEv+0x184>
    }

    // Read the remaining 17 bytes (data + checksum)
    if (HAL_UART_Receive(IMU_UART, buffer, 17, 100) != HAL_OK) {
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6818      	ldr	r0, [r3, #0]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f103 0110 	add.w	r1, r3, #16
 8000fb6:	2364      	movs	r3, #100	@ 0x64
 8000fb8:	2211      	movs	r2, #17
 8000fba:	f002 fef8 	bl	8003dae <HAL_UART_Receive>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	bf14      	ite	ne
 8000fc4:	2301      	movne	r3, #1
 8000fc6:	2300      	moveq	r3, #0
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <_ZN7Sensors3IMU6updateEv+0x62>
        return false;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	e090      	b.n	80010f4 <_ZN7Sensors3IMU6updateEv+0x184>
    }

    // Verify checksum
    uint8_t sum = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	77fb      	strb	r3, [r7, #31]
    for (uint8_t i = 0; i < 16; i++) {
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	77bb      	strb	r3, [r7, #30]
 8000fda:	e009      	b.n	8000ff0 <_ZN7Sensors3IMU6updateEv+0x80>
        sum += buffer[i];
 8000fdc:	7fbb      	ldrb	r3, [r7, #30]
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	7c1a      	ldrb	r2, [r3, #16]
 8000fe4:	7ffb      	ldrb	r3, [r7, #31]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	77fb      	strb	r3, [r7, #31]
    for (uint8_t i = 0; i < 16; i++) {
 8000fea:	7fbb      	ldrb	r3, [r7, #30]
 8000fec:	3301      	adds	r3, #1
 8000fee:	77bb      	strb	r3, [r7, #30]
 8000ff0:	7fbb      	ldrb	r3, [r7, #30]
 8000ff2:	2b0f      	cmp	r3, #15
 8000ff4:	d9f2      	bls.n	8000fdc <_ZN7Sensors3IMU6updateEv+0x6c>
    }
    if (sum != buffer[16]) {
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ffc:	7ffa      	ldrb	r2, [r7, #31]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d001      	beq.n	8001006 <_ZN7Sensors3IMU6updateEv+0x96>
        return false;
 8001002:	2300      	movs	r3, #0
 8001004:	e076      	b.n	80010f4 <_ZN7Sensors3IMU6updateEv+0x184>
    }

    // Process IMU data (convert endianess)
    int16_t buffer_16[6];
    for (uint8_t i = 0; i < 6; i++) {
 8001006:	2300      	movs	r3, #0
 8001008:	777b      	strb	r3, [r7, #29]
 800100a:	e027      	b.n	800105c <_ZN7Sensors3IMU6updateEv+0xec>
        buffer_16[i] = (buffer[1 + (i * 2)]);
 800100c:	7f7b      	ldrb	r3, [r7, #29]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	3301      	adds	r3, #1
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	4413      	add	r3, r2
 8001016:	7c1a      	ldrb	r2, [r3, #16]
 8001018:	7f7b      	ldrb	r3, [r7, #29]
 800101a:	b212      	sxth	r2, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	3320      	adds	r3, #32
 8001020:	443b      	add	r3, r7
 8001022:	f823 2c14 	strh.w	r2, [r3, #-20]
        buffer_16[i] += (buffer[1 + (i * 2) + 1] << 8);
 8001026:	7f7b      	ldrb	r3, [r7, #29]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	3320      	adds	r3, #32
 800102c:	443b      	add	r3, r7
 800102e:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8001032:	b29a      	uxth	r2, r3
 8001034:	7f7b      	ldrb	r3, [r7, #29]
 8001036:	3301      	adds	r3, #1
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	440b      	add	r3, r1
 800103e:	7c1b      	ldrb	r3, [r3, #16]
 8001040:	021b      	lsls	r3, r3, #8
 8001042:	b29b      	uxth	r3, r3
 8001044:	4413      	add	r3, r2
 8001046:	b29a      	uxth	r2, r3
 8001048:	7f7b      	ldrb	r3, [r7, #29]
 800104a:	b212      	sxth	r2, r2
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	3320      	adds	r3, #32
 8001050:	443b      	add	r3, r7
 8001052:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < 6; i++) {
 8001056:	7f7b      	ldrb	r3, [r7, #29]
 8001058:	3301      	adds	r3, #1
 800105a:	777b      	strb	r3, [r7, #29]
 800105c:	7f7b      	ldrb	r3, [r7, #29]
 800105e:	2b05      	cmp	r3, #5
 8001060:	d9d4      	bls.n	800100c <_ZN7Sensors3IMU6updateEv+0x9c>
    }

    // Update yaw, pitch, and roll
    yaw = (float)buffer_16[0] * DEGREE_SCALE;
 8001062:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001066:	ee07 3a90 	vmov	s15, r3
 800106a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800106e:	ee17 0a90 	vmov	r0, s15
 8001072:	f7ff fa2d 	bl	80004d0 <__aeabi_f2d>
 8001076:	a322      	add	r3, pc, #136	@ (adr r3, 8001100 <_ZN7Sensors3IMU6updateEv+0x190>)
 8001078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107c:	f7ff fa80 	bl	8000580 <__aeabi_dmul>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fc8c 	bl	80009a4 <__aeabi_d2f>
 800108c:	4602      	mov	r2, r0
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	605a      	str	r2, [r3, #4]
    pitch = (float)buffer_16[1] * DEGREE_SCALE;
 8001092:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001096:	ee07 3a90 	vmov	s15, r3
 800109a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800109e:	ee17 0a90 	vmov	r0, s15
 80010a2:	f7ff fa15 	bl	80004d0 <__aeabi_f2d>
 80010a6:	a316      	add	r3, pc, #88	@ (adr r3, 8001100 <_ZN7Sensors3IMU6updateEv+0x190>)
 80010a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ac:	f7ff fa68 	bl	8000580 <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f7ff fc74 	bl	80009a4 <__aeabi_d2f>
 80010bc:	4602      	mov	r2, r0
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	609a      	str	r2, [r3, #8]
    roll = (float)buffer_16[2] * DEGREE_SCALE;
 80010c2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ce:	ee17 0a90 	vmov	r0, s15
 80010d2:	f7ff f9fd 	bl	80004d0 <__aeabi_f2d>
 80010d6:	a30a      	add	r3, pc, #40	@ (adr r3, 8001100 <_ZN7Sensors3IMU6updateEv+0x190>)
 80010d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010dc:	f7ff fa50 	bl	8000580 <__aeabi_dmul>
 80010e0:	4602      	mov	r2, r0
 80010e2:	460b      	mov	r3, r1
 80010e4:	4610      	mov	r0, r2
 80010e6:	4619      	mov	r1, r3
 80010e8:	f7ff fc5c 	bl	80009a4 <__aeabi_d2f>
 80010ec:	4602      	mov	r2, r0
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60da      	str	r2, [r3, #12]

    return true;
 80010f2:	2301      	movs	r3, #1
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3720      	adds	r7, #32
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	f3af 8000 	nop.w
 8001100:	47ae147b 	.word	0x47ae147b
 8001104:	3f847ae1 	.word	0x3f847ae1

08001108 <_ZN7Encoder12encoder_InitEP17TIM_HandleTypeDefm>:


#include "main.h"
#include "Encoder.h"

void Encoder::encoder_Init(TIM_HandleTypeDef *timer, uint32_t CHANNEL) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]

	HAL_TIM_Encoder_Start_IT(timer, CHANNEL);
 8001114:	6879      	ldr	r1, [r7, #4]
 8001116:	68b8      	ldr	r0, [r7, #8]
 8001118:	f002 fb72 	bl	8003800 <HAL_TIM_Encoder_Start_IT>
}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <_ZN7Encoder14encoder_updateEP17TIM_HandleTypeDefm>:

void Encoder::encoder_update(TIM_HandleTypeDef *timer, uint32_t CHANNEL) {
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	607a      	str	r2, [r7, #4]
	count = (int16_t) __HAL_TIM_GET_COUNTER(timer);
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001136:	b21a      	sxth	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	801a      	strh	r2, [r3, #0]
	if (count > ccr) {
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001148:	429a      	cmp	r2, r3
 800114a:	dd0d      	ble.n	8001168 <_ZN7Encoder14encoder_updateEP17TIM_HandleTypeDefm+0x44>
		__HAL_TIM_SET_COUNTER(timer, 0);
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2200      	movs	r2, #0
 8001152:	625a      	str	r2, [r3, #36]	@ 0x24
		rotation++;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800115a:	b29b      	uxth	r3, r3
 800115c:	3301      	adds	r3, #1
 800115e:	b29b      	uxth	r3, r3
 8001160:	b21a      	sxth	r2, r3
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	809a      	strh	r2, [r3, #4]
	} else if (count < -ccr) {
		__HAL_TIM_SET_COUNTER(timer, 0);
		rotation--;
	}
}
 8001166:	e016      	b.n	8001196 <_ZN7Encoder14encoder_updateEP17TIM_HandleTypeDefm+0x72>
	} else if (count < -ccr) {
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116e:	461a      	mov	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001176:	425b      	negs	r3, r3
 8001178:	429a      	cmp	r2, r3
 800117a:	da0c      	bge.n	8001196 <_ZN7Encoder14encoder_updateEP17TIM_HandleTypeDefm+0x72>
		__HAL_TIM_SET_COUNTER(timer, 0);
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2200      	movs	r2, #0
 8001182:	625a      	str	r2, [r3, #36]	@ 0x24
		rotation--;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800118a:	b29b      	uxth	r3, r3
 800118c:	3b01      	subs	r3, #1
 800118e:	b29b      	uxth	r3, r3
 8001190:	b21a      	sxth	r2, r3
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	809a      	strh	r2, [r3, #4]
}
 8001196:	bf00      	nop
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <_ZN7Encoder12encoder_readEv>:

long long int Encoder::encoder_read() {
 80011a2:	b480      	push	{r7}
 80011a4:	b083      	sub	sp, #12
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
	ticks = ccr * rotation + count;
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 80011b0:	4608      	mov	r0, r1
 80011b2:	6879      	ldr	r1, [r7, #4]
 80011b4:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 80011b8:	fb00 f101 	mul.w	r1, r0, r1
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f9b0 0000 	ldrsh.w	r0, [r0]
 80011c2:	4401      	add	r1, r0
 80011c4:	17c8      	asrs	r0, r1, #31
 80011c6:	460a      	mov	r2, r1
 80011c8:	4603      	mov	r3, r0
 80011ca:	6879      	ldr	r1, [r7, #4]
 80011cc:	e9c1 2302 	strd	r2, r3, [r1, #8]
	return ticks;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
}
 80011d6:	4610      	mov	r0, r2
 80011d8:	4619      	mov	r1, r3
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <_ZN7Sensors3IMU6getYawEv>:

      // Update function that reads new data from IMU
      bool update();

      // Get yaw value
      float getYaw() {
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
        // You can also implement UART debug print here
      return yaw;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	ee07 3a90 	vmov	s15, r3
      }
 80011f4:	eeb0 0a67 	vmov.f32	s0, s15
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <_ZN7EncoderC1Ev>:
#ifndef SRC_ENCODER_H_
#define SRC_ENCODER_H_

#include "main.h"

class Encoder {
 8001202:	b480      	push	{r7}
 8001204:	b083      	sub	sp, #12
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	801a      	strh	r2, [r3, #0]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	809a      	strh	r2, [r3, #4]
 8001216:	6879      	ldr	r1, [r7, #4]
 8001218:	f04f 0200 	mov.w	r2, #0
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4618      	mov	r0, r3
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
	...

08001234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001238:	f000 febe 	bl	8001fb8 <HAL_Init>

  /* USER CODE BEGIN Init */
  odom.set_offsets(0.26,0.26);
 800123c:	eddf 0a47 	vldr	s1, [pc, #284]	@ 800135c <main+0x128>
 8001240:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 800135c <main+0x128>
 8001244:	4846      	ldr	r0, [pc, #280]	@ (8001360 <main+0x12c>)
 8001246:	f000 fbbd 	bl	80019c4 <_ZN12Localization8Odometry11set_offsetsEff>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124a:	f000 f8ab 	bl	80013a4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124e:	f000 fa4f 	bl	80016f0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001252:	f000 fa2d 	bl	80016b0 <_ZL11MX_DMA_Initv>
  MX_TIM1_Init();
 8001256:	f000 f90f 	bl	8001478 <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 800125a:	f000 f96f 	bl	800153c <_ZL12MX_TIM3_Initv>
  MX_UART4_Init();
 800125e:	f000 f9cb 	bl	80015f8 <_ZL13MX_UART4_Initv>
  MX_USART6_UART_Init();
 8001262:	f000 f9f7 	bl	8001654 <_ZL19MX_USART6_UART_Initv>
  /* USER CODE BEGIN 2 */
  encoder_x.encoder_Init(&htim3, TIM_CHANNEL_ALL);
 8001266:	223c      	movs	r2, #60	@ 0x3c
 8001268:	493e      	ldr	r1, [pc, #248]	@ (8001364 <main+0x130>)
 800126a:	483f      	ldr	r0, [pc, #252]	@ (8001368 <main+0x134>)
 800126c:	f7ff ff4c 	bl	8001108 <_ZN7Encoder12encoder_InitEP17TIM_HandleTypeDefm>
  encoder_y.encoder_Init(&htim1, TIM_CHANNEL_ALL);
 8001270:	223c      	movs	r2, #60	@ 0x3c
 8001272:	493e      	ldr	r1, [pc, #248]	@ (800136c <main+0x138>)
 8001274:	483e      	ldr	r0, [pc, #248]	@ (8001370 <main+0x13c>)
 8001276:	f7ff ff47 	bl	8001108 <_ZN7Encoder12encoder_InitEP17TIM_HandleTypeDefm>
  encoder_x.ccr =1600;
 800127a:	4b3b      	ldr	r3, [pc, #236]	@ (8001368 <main+0x134>)
 800127c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8001280:	805a      	strh	r2, [r3, #2]
  encoder_y.ccr =400;
 8001282:	4b3b      	ldr	r3, [pc, #236]	@ (8001370 <main+0x13c>)
 8001284:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001288:	805a      	strh	r2, [r3, #2]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//   imu received_data();
	  encoder_x.encoder_update(&htim3, TIM_CHANNEL_ALL);
 800128a:	223c      	movs	r2, #60	@ 0x3c
 800128c:	4935      	ldr	r1, [pc, #212]	@ (8001364 <main+0x130>)
 800128e:	4836      	ldr	r0, [pc, #216]	@ (8001368 <main+0x134>)
 8001290:	f7ff ff48 	bl	8001124 <_ZN7Encoder14encoder_updateEP17TIM_HandleTypeDefm>
	  encoder_y.encoder_update(&htim1, TIM_CHANNEL_ALL);
 8001294:	223c      	movs	r2, #60	@ 0x3c
 8001296:	4935      	ldr	r1, [pc, #212]	@ (800136c <main+0x138>)
 8001298:	4835      	ldr	r0, [pc, #212]	@ (8001370 <main+0x13c>)
 800129a:	f7ff ff43 	bl	8001124 <_ZN7Encoder14encoder_updateEP17TIM_HandleTypeDefm>
	  en1 = encoder_x.encoder_read();
 800129e:	4832      	ldr	r0, [pc, #200]	@ (8001368 <main+0x134>)
 80012a0:	f7ff ff7f 	bl	80011a2 <_ZN7Encoder12encoder_readEv>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	4b32      	ldr	r3, [pc, #200]	@ (8001374 <main+0x140>)
 80012aa:	601a      	str	r2, [r3, #0]
	  en2 = encoder_y.encoder_read();
 80012ac:	4830      	ldr	r0, [pc, #192]	@ (8001370 <main+0x13c>)
 80012ae:	f7ff ff78 	bl	80011a2 <_ZN7Encoder12encoder_readEv>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4b30      	ldr	r3, [pc, #192]	@ (8001378 <main+0x144>)
 80012b8:	601a      	str	r2, [r3, #0]
	  imu.update();
 80012ba:	4830      	ldr	r0, [pc, #192]	@ (800137c <main+0x148>)
 80012bc:	f7ff fe58 	bl	8000f70 <_ZN7Sensors3IMU6updateEv>
	  imu.getYaw();
 80012c0:	482e      	ldr	r0, [pc, #184]	@ (800137c <main+0x148>)
 80012c2:	f7ff ff8f 	bl	80011e4 <_ZN7Sensors3IMU6getYawEv>
	  yaw = imu.getYaw();
 80012c6:	482d      	ldr	r0, [pc, #180]	@ (800137c <main+0x148>)
 80012c8:	f7ff ff8c 	bl	80011e4 <_ZN7Sensors3IMU6getYawEv>
 80012cc:	eef0 7a40 	vmov.f32	s15, s0
 80012d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001380 <main+0x14c>)
 80012d2:	edc3 7a00 	vstr	s15, [r3]
    //  odom.set_offsets(0.26,0.26);
      z = yaw;
 80012d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <main+0x14c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a2a      	ldr	r2, [pc, #168]	@ (8001384 <main+0x150>)
 80012dc:	6013      	str	r3, [r2, #0]
	  current_position = odom.get_position(-yaw);
 80012de:	4b28      	ldr	r3, [pc, #160]	@ (8001380 <main+0x14c>)
 80012e0:	edd3 7a00 	vldr	s15, [r3]
 80012e4:	eef1 7a67 	vneg.f32	s15, s15
 80012e8:	eeb0 0a67 	vmov.f32	s0, s15
 80012ec:	481c      	ldr	r0, [pc, #112]	@ (8001360 <main+0x12c>)
 80012ee:	f000 fb7f 	bl	80019f0 <_ZN12Localization8Odometry12get_positionEf>
 80012f2:	eef0 6a40 	vmov.f32	s13, s0
 80012f6:	eeb0 7a60 	vmov.f32	s14, s1
 80012fa:	eef0 7a41 	vmov.f32	s15, s2
 80012fe:	4b22      	ldr	r3, [pc, #136]	@ (8001388 <main+0x154>)
 8001300:	edc3 6a00 	vstr	s13, [r3]
 8001304:	ed83 7a01 	vstr	s14, [r3, #4]
 8001308:	edc3 7a02 	vstr	s15, [r3, #8]
	  x_position = current_position.x;
 800130c:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <main+0x154>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a1e      	ldr	r2, [pc, #120]	@ (800138c <main+0x158>)
 8001312:	6013      	str	r3, [r2, #0]
	  y_position = current_position.y;
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <main+0x154>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	4a1d      	ldr	r2, [pc, #116]	@ (8001390 <main+0x15c>)
 800131a:	6013      	str	r3, [r2, #0]
	  z = current_position.z;
 800131c:	4b1a      	ldr	r3, [pc, #104]	@ (8001388 <main+0x154>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a18      	ldr	r2, [pc, #96]	@ (8001384 <main+0x150>)
 8001322:	6013      	str	r3, [r2, #0]

	  raw_data[0] = x_position;
 8001324:	4b19      	ldr	r3, [pc, #100]	@ (800138c <main+0x158>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a1a      	ldr	r2, [pc, #104]	@ (8001394 <main+0x160>)
 800132a:	6013      	str	r3, [r2, #0]
	  raw_data[1] = y_position;
 800132c:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <main+0x15c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a18      	ldr	r2, [pc, #96]	@ (8001394 <main+0x160>)
 8001332:	6053      	str	r3, [r2, #4]
	  raw_data[2] = z;
 8001334:	4b13      	ldr	r3, [pc, #76]	@ (8001384 <main+0x150>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a16      	ldr	r2, [pc, #88]	@ (8001394 <main+0x160>)
 800133a:	6093      	str	r3, [r2, #8]


	  memcpy(data+1, raw_data, sizeof(raw_data));
 800133c:	4b16      	ldr	r3, [pc, #88]	@ (8001398 <main+0x164>)
 800133e:	220c      	movs	r2, #12
 8001340:	4914      	ldr	r1, [pc, #80]	@ (8001394 <main+0x160>)
 8001342:	4618      	mov	r0, r3
 8001344:	f003 fea4 	bl	8005090 <memcpy>
      HAL_UART_Transmit(&huart4, data, sizeof(data), HAL_MAX_DELAY);
 8001348:	f04f 33ff 	mov.w	r3, #4294967295
 800134c:	220e      	movs	r2, #14
 800134e:	4913      	ldr	r1, [pc, #76]	@ (800139c <main+0x168>)
 8001350:	4813      	ldr	r0, [pc, #76]	@ (80013a0 <main+0x16c>)
 8001352:	f002 fca1 	bl	8003c98 <HAL_UART_Transmit>
	  encoder_x.encoder_update(&htim3, TIM_CHANNEL_ALL);
 8001356:	bf00      	nop
 8001358:	e797      	b.n	800128a <main+0x56>
 800135a:	bf00      	nop
 800135c:	3e851eb8 	.word	0x3e851eb8
 8001360:	20000210 	.word	0x20000210
 8001364:	20000084 	.word	0x20000084
 8001368:	200001c0 	.word	0x200001c0
 800136c:	2000003c 	.word	0x2000003c
 8001370:	200001d0 	.word	0x200001d0
 8001374:	20000290 	.word	0x20000290
 8001378:	20000294 	.word	0x20000294
 800137c:	200001e0 	.word	0x200001e0
 8001380:	2000028c 	.word	0x2000028c
 8001384:	20000288 	.word	0x20000288
 8001388:	20000274 	.word	0x20000274
 800138c:	20000280 	.word	0x20000280
 8001390:	20000284 	.word	0x20000284
 8001394:	20000204 	.word	0x20000204
 8001398:	20000001 	.word	0x20000001
 800139c:	20000000 	.word	0x20000000
 80013a0:	200000cc 	.word	0x200000cc

080013a4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b094      	sub	sp, #80	@ 0x50
 80013a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013aa:	f107 031c 	add.w	r3, r7, #28
 80013ae:	2234      	movs	r2, #52	@ 0x34
 80013b0:	2100      	movs	r1, #0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f003 fe40 	bl	8005038 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b8:	f107 0308 	add.w	r3, r7, #8
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c8:	2300      	movs	r3, #0
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	4b28      	ldr	r3, [pc, #160]	@ (8001470 <_Z18SystemClock_Configv+0xcc>)
 80013ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d0:	4a27      	ldr	r2, [pc, #156]	@ (8001470 <_Z18SystemClock_Configv+0xcc>)
 80013d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d8:	4b25      	ldr	r3, [pc, #148]	@ (8001470 <_Z18SystemClock_Configv+0xcc>)
 80013da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80013e4:	2300      	movs	r3, #0
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	4b22      	ldr	r3, [pc, #136]	@ (8001474 <_Z18SystemClock_Configv+0xd0>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013f0:	4a20      	ldr	r2, [pc, #128]	@ (8001474 <_Z18SystemClock_Configv+0xd0>)
 80013f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013f6:	6013      	str	r3, [r2, #0]
 80013f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001474 <_Z18SystemClock_Configv+0xd0>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001404:	2302      	movs	r3, #2
 8001406:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001408:	2301      	movs	r3, #1
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800140c:	2310      	movs	r3, #16
 800140e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001410:	2300      	movs	r3, #0
 8001412:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001414:	f107 031c 	add.w	r3, r7, #28
 8001418:	4618      	mov	r0, r3
 800141a:	f001 fead 	bl	8003178 <HAL_RCC_OscConfig>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf14      	ite	ne
 8001424:	2301      	movne	r3, #1
 8001426:	2300      	moveq	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 800142e:	f000 f9af 	bl	8001790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001432:	230f      	movs	r3, #15
 8001434:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001446:	f107 0308 	add.w	r3, r7, #8
 800144a:	2100      	movs	r1, #0
 800144c:	4618      	mov	r0, r3
 800144e:	f001 fbcf 	bl	8002bf0 <HAL_RCC_ClockConfig>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	bf14      	ite	ne
 8001458:	2301      	movne	r3, #1
 800145a:	2300      	moveq	r3, #0
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <_Z18SystemClock_Configv+0xc2>
  {
    Error_Handler();
 8001462:	f000 f995 	bl	8001790 <Error_Handler>
  }
}
 8001466:	bf00      	nop
 8001468:	3750      	adds	r7, #80	@ 0x50
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40023800 	.word	0x40023800
 8001474:	40007000 	.word	0x40007000

08001478 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	@ 0x30
 800147c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800147e:	f107 030c 	add.w	r3, r7, #12
 8001482:	2224      	movs	r2, #36	@ 0x24
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f003 fdd6 	bl	8005038 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001494:	4b27      	ldr	r3, [pc, #156]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 8001496:	4a28      	ldr	r2, [pc, #160]	@ (8001538 <_ZL12MX_TIM1_Initv+0xc0>)
 8001498:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800149a:	4b26      	ldr	r3, [pc, #152]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 800149c:	2200      	movs	r2, #0
 800149e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a0:	4b24      	ldr	r3, [pc, #144]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014a6:	4b23      	ldr	r3, [pc, #140]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 80014a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ae:	4b21      	ldr	r3, [pc, #132]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 80014bc:	2280      	movs	r2, #128	@ 0x80
 80014be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014c0:	2303      	movs	r3, #3
 80014c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014c4:	2300      	movs	r3, #0
 80014c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014c8:	2301      	movs	r3, #1
 80014ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014cc:	2300      	movs	r3, #0
 80014ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014d4:	2300      	movs	r3, #0
 80014d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014d8:	2301      	movs	r3, #1
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80014e4:	f107 030c 	add.w	r3, r7, #12
 80014e8:	4619      	mov	r1, r3
 80014ea:	4812      	ldr	r0, [pc, #72]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 80014ec:	f002 f8e2 	bl	80036b4 <HAL_TIM_Encoder_Init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	bf14      	ite	ne
 80014f6:	2301      	movne	r3, #1
 80014f8:	2300      	moveq	r3, #0
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <_ZL12MX_TIM1_Initv+0x8c>
  {
    Error_Handler();
 8001500:	f000 f946 	bl	8001790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001504:	2300      	movs	r3, #0
 8001506:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001508:	2300      	movs	r3, #0
 800150a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	4619      	mov	r1, r3
 8001510:	4808      	ldr	r0, [pc, #32]	@ (8001534 <_ZL12MX_TIM1_Initv+0xbc>)
 8001512:	f002 faf5 	bl	8003b00 <HAL_TIMEx_MasterConfigSynchronization>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	bf14      	ite	ne
 800151c:	2301      	movne	r3, #1
 800151e:	2300      	moveq	r3, #0
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <_ZL12MX_TIM1_Initv+0xb2>
  {
    Error_Handler();
 8001526:	f000 f933 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800152a:	bf00      	nop
 800152c:	3730      	adds	r7, #48	@ 0x30
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	2000003c 	.word	0x2000003c
 8001538:	40010000 	.word	0x40010000

0800153c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	@ 0x30
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001542:	f107 030c 	add.w	r3, r7, #12
 8001546:	2224      	movs	r2, #36	@ 0x24
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f003 fd74 	bl	8005038 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001558:	4b25      	ldr	r3, [pc, #148]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 800155a:	4a26      	ldr	r2, [pc, #152]	@ (80015f4 <_ZL12MX_TIM3_Initv+0xb8>)
 800155c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800155e:	4b24      	ldr	r3, [pc, #144]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001560:	2200      	movs	r2, #0
 8001562:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001564:	4b22      	ldr	r3, [pc, #136]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800156a:	4b21      	ldr	r3, [pc, #132]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 800156c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001570:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001572:	4b1f      	ldr	r3, [pc, #124]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001578:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 800157a:	2200      	movs	r2, #0
 800157c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800157e:	2301      	movs	r3, #1
 8001580:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001586:	2301      	movs	r3, #1
 8001588:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001592:	2300      	movs	r3, #0
 8001594:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001596:	2301      	movs	r3, #1
 8001598:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800159a:	2300      	movs	r3, #0
 800159c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80015a2:	f107 030c 	add.w	r3, r7, #12
 80015a6:	4619      	mov	r1, r3
 80015a8:	4811      	ldr	r0, [pc, #68]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 80015aa:	f002 f883 	bl	80036b4 <HAL_TIM_Encoder_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	bf14      	ite	ne
 80015b4:	2301      	movne	r3, #1
 80015b6:	2300      	moveq	r3, #0
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 80015be:	f000 f8e7 	bl	8001790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c2:	2300      	movs	r3, #0
 80015c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	4619      	mov	r1, r3
 80015ce:	4808      	ldr	r0, [pc, #32]	@ (80015f0 <_ZL12MX_TIM3_Initv+0xb4>)
 80015d0:	f002 fa96 	bl	8003b00 <HAL_TIMEx_MasterConfigSynchronization>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	bf14      	ite	ne
 80015da:	2301      	movne	r3, #1
 80015dc:	2300      	moveq	r3, #0
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 80015e4:	f000 f8d4 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015e8:	bf00      	nop
 80015ea:	3730      	adds	r7, #48	@ 0x30
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000084 	.word	0x20000084
 80015f4:	40000400 	.word	0x40000400

080015f8 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015fc:	4b13      	ldr	r3, [pc, #76]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 80015fe:	4a14      	ldr	r2, [pc, #80]	@ (8001650 <_ZL13MX_UART4_Initv+0x58>)
 8001600:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001602:	4b12      	ldr	r3, [pc, #72]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 8001604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001608:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b10      	ldr	r3, [pc, #64]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b0e      	ldr	r3, [pc, #56]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001616:	4b0d      	ldr	r3, [pc, #52]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b0b      	ldr	r3, [pc, #44]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b0a      	ldr	r3, [pc, #40]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b08      	ldr	r3, [pc, #32]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800162e:	4807      	ldr	r0, [pc, #28]	@ (800164c <_ZL13MX_UART4_Initv+0x54>)
 8001630:	f002 fae2 	bl	8003bf8 <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	bf14      	ite	ne
 800163a:	2301      	movne	r3, #1
 800163c:	2300      	moveq	r3, #0
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 8001644:	f000 f8a4 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	200000cc 	.word	0x200000cc
 8001650:	40004c00 	.word	0x40004c00

08001654 <_ZL19MX_USART6_UART_Initv>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001658:	4b13      	ldr	r3, [pc, #76]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 800165a:	4a14      	ldr	r2, [pc, #80]	@ (80016ac <_ZL19MX_USART6_UART_Initv+0x58>)
 800165c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800165e:	4b12      	ldr	r3, [pc, #72]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001660:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001664:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800166c:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 800166e:	2200      	movs	r2, #0
 8001670:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001672:	4b0d      	ldr	r3, [pc, #52]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 800167a:	220c      	movs	r2, #12
 800167c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167e:	4b0a      	ldr	r3, [pc, #40]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001684:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800168a:	4807      	ldr	r0, [pc, #28]	@ (80016a8 <_ZL19MX_USART6_UART_Initv+0x54>)
 800168c:	f002 fab4 	bl	8003bf8 <HAL_UART_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	bf14      	ite	ne
 8001696:	2301      	movne	r3, #1
 8001698:	2300      	moveq	r3, #0
 800169a:	b2db      	uxtb	r3, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <_ZL19MX_USART6_UART_Initv+0x50>
  {
    Error_Handler();
 80016a0:	f000 f876 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000114 	.word	0x20000114
 80016ac:	40011400 	.word	0x40011400

080016b0 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <_ZL11MX_DMA_Initv+0x3c>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	4a0b      	ldr	r2, [pc, #44]	@ (80016ec <_ZL11MX_DMA_Initv+0x3c>)
 80016c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <_ZL11MX_DMA_Initv+0x3c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2100      	movs	r1, #0
 80016d6:	2039      	movs	r0, #57	@ 0x39
 80016d8:	f000 fdbb 	bl	8002252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80016dc:	2039      	movs	r0, #57	@ 0x39
 80016de:	f000 fdd4 	bl	800228a <HAL_NVIC_EnableIRQ>

}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]
 8001704:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	4a1e      	ldr	r2, [pc, #120]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 8001710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001714:	6313      	str	r3, [r2, #48]	@ 0x30
 8001716:	4b1c      	ldr	r3, [pc, #112]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	4b18      	ldr	r3, [pc, #96]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	4a17      	ldr	r2, [pc, #92]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6313      	str	r3, [r2, #48]	@ 0x30
 8001732:	4b15      	ldr	r3, [pc, #84]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
 8001742:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a10      	ldr	r2, [pc, #64]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 8001748:	f043 0304 	orr.w	r3, r3, #4
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <_ZL12MX_GPIO_Initv+0x98>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0304 	and.w	r3, r3, #4
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800175a:	2200      	movs	r2, #0
 800175c:	2103      	movs	r1, #3
 800175e:	480b      	ldr	r0, [pc, #44]	@ (800178c <_ZL12MX_GPIO_Initv+0x9c>)
 8001760:	f001 fa2c 	bl	8002bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001764:	2303      	movs	r3, #3
 8001766:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001768:	2301      	movs	r3, #1
 800176a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001770:	2300      	movs	r3, #0
 8001772:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	4619      	mov	r1, r3
 800177a:	4804      	ldr	r0, [pc, #16]	@ (800178c <_ZL12MX_GPIO_Initv+0x9c>)
 800177c:	f001 f88a 	bl	8002894 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001780:	bf00      	nop
 8001782:	3720      	adds	r7, #32
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40023800 	.word	0x40023800
 800178c:	40020000 	.word	0x40020000

08001790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001794:	b672      	cpsid	i
}
 8001796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <Error_Handler+0x8>

0800179c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d115      	bne.n	80017d8 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d110      	bne.n	80017d8 <_Z41__static_initialization_and_destruction_0ii+0x3c>
Encoder encoder_x;
 80017b6:	480a      	ldr	r0, [pc, #40]	@ (80017e0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80017b8:	f7ff fd23 	bl	8001202 <_ZN7EncoderC1Ev>
Encoder encoder_y;
 80017bc:	4809      	ldr	r0, [pc, #36]	@ (80017e4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80017be:	f7ff fd20 	bl	8001202 <_ZN7EncoderC1Ev>
Sensors::IMU imu(&huart6);
 80017c2:	4909      	ldr	r1, [pc, #36]	@ (80017e8 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80017c4:	4809      	ldr	r0, [pc, #36]	@ (80017ec <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80017c6:	f7ff fbc3 	bl	8000f50 <_ZN7Sensors3IMUC1EP20__UART_HandleTypeDef>
Localization::Odometry odom(&encoder_x, &encoder_y, 0.029);
 80017ca:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80017f0 <_Z41__static_initialization_and_destruction_0ii+0x54>
 80017ce:	4a05      	ldr	r2, [pc, #20]	@ (80017e4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80017d0:	4903      	ldr	r1, [pc, #12]	@ (80017e0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80017d2:	4808      	ldr	r0, [pc, #32]	@ (80017f4 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80017d4:	f000 f848 	bl	8001868 <_ZN12Localization8OdometryC1EP7EncoderS2_f>
}
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200001c0 	.word	0x200001c0
 80017e4:	200001d0 	.word	0x200001d0
 80017e8:	20000114 	.word	0x20000114
 80017ec:	200001e0 	.word	0x200001e0
 80017f0:	3ced9168 	.word	0x3ced9168
 80017f4:	20000210 	.word	0x20000210

080017f8 <_GLOBAL__sub_I_htim1>:
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001800:	2001      	movs	r0, #1
 8001802:	f7ff ffcb 	bl	800179c <_Z41__static_initialization_and_destruction_0ii>
 8001806:	bd80      	pop	{r7, pc}

08001808 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001812:	edd7 7a01 	vldr	s15, [r7, #4]
 8001816:	eef0 7ae7 	vabs.f32	s15, s15
 800181a:	eeb0 0a67 	vmov.f32	s0, s15
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001832:	ed97 0a01 	vldr	s0, [r7, #4]
 8001836:	f002 fe81 	bl	800453c <cosf>
 800183a:	eef0 7a40 	vmov.f32	s15, s0
 800183e:	eeb0 0a67 	vmov.f32	s0, s15
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001852:	ed97 0a01 	vldr	s0, [r7, #4]
 8001856:	f002 feb5 	bl	80045c4 <sinf>
 800185a:	eef0 7a40 	vmov.f32	s15, s0
 800185e:	eeb0 0a67 	vmov.f32	s0, s15
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <_ZN12Localization8OdometryC1EP7EncoderS2_f>:
 */


#include "odometry.h"

Localization::Odometry::Odometry(Encoder *encoderX, Encoder *encoderY, float radius)
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	ed87 0a00 	vstr	s0, [r7]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2201      	movs	r2, #1
 800187c:	761a      	strb	r2, [r3, #24]
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	4a4b      	ldr	r2, [pc, #300]	@ (80019b0 <_ZN12Localization8OdometryC1EP7EncoderS2_f+0x148>)
 8001882:	625a      	str	r2, [r3, #36]	@ 0x24
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	629a      	str	r2, [r3, #40]	@ 0x28
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f04f 0200 	mov.w	r2, #0
 800189a:	631a      	str	r2, [r3, #48]	@ 0x30
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f04f 0200 	mov.w	r2, #0
 80018a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f04f 0200 	mov.w	r2, #0
 80018c2:	645a      	str	r2, [r3, #68]	@ 0x44
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	649a      	str	r2, [r3, #72]	@ 0x48
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f04f 0200 	mov.w	r2, #0
 80018d2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	651a      	str	r2, [r3, #80]	@ 0x50
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4a35      	ldr	r2, [pc, #212]	@ (80019b4 <_ZN12Localization8OdometryC1EP7EncoderS2_f+0x14c>)
 80018e0:	655a      	str	r2, [r3, #84]	@ 0x54
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4a34      	ldr	r2, [pc, #208]	@ (80019b8 <_ZN12Localization8OdometryC1EP7EncoderS2_f+0x150>)
 80018e6:	659a      	str	r2, [r3, #88]	@ 0x58
{
    this->encoderX = encoderX;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	61da      	str	r2, [r3, #28]
    this->encoderY = encoderY;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	621a      	str	r2, [r3, #32]
    speed = {0, 0, 0};
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	60da      	str	r2, [r3, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	615a      	str	r2, [r3, #20]
    this->radius = radius;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	625a      	str	r2, [r3, #36]	@ 0x24
    pose = {0, 0, 0};
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	609a      	str	r2, [r3, #8]
    factorX = (2 * M_PI * this->radius) / 1600;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fdce 	bl	80004d0 <__aeabi_f2d>
 8001934:	a31c      	add	r3, pc, #112	@ (adr r3, 80019a8 <_ZN12Localization8OdometryC1EP7EncoderS2_f+0x140>)
 8001936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193a:	f7fe fe21 	bl	8000580 <__aeabi_dmul>
 800193e:	4602      	mov	r2, r0
 8001940:	460b      	mov	r3, r1
 8001942:	4610      	mov	r0, r2
 8001944:	4619      	mov	r1, r3
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	4b1c      	ldr	r3, [pc, #112]	@ (80019bc <_ZN12Localization8OdometryC1EP7EncoderS2_f+0x154>)
 800194c:	f7fe ff42 	bl	80007d4 <__aeabi_ddiv>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	f7ff f824 	bl	80009a4 <__aeabi_d2f>
 800195c:	4602      	mov	r2, r0
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	629a      	str	r2, [r3, #40]	@ 0x28
    factorY = (2 * M_PI * this->radius) / 400;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fdb2 	bl	80004d0 <__aeabi_f2d>
 800196c:	a30e      	add	r3, pc, #56	@ (adr r3, 80019a8 <_ZN12Localization8OdometryC1EP7EncoderS2_f+0x140>)
 800196e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001972:	f7fe fe05 	bl	8000580 <__aeabi_dmul>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	4b0f      	ldr	r3, [pc, #60]	@ (80019c0 <_ZN12Localization8OdometryC1EP7EncoderS2_f+0x158>)
 8001984:	f7fe ff26 	bl	80007d4 <__aeabi_ddiv>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4610      	mov	r0, r2
 800198e:	4619      	mov	r1, r3
 8001990:	f7ff f808 	bl	80009a4 <__aeabi_d2f>
 8001994:	4602      	mov	r2, r0
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	4618      	mov	r0, r3
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	f3af 8000 	nop.w
 80019a8:	54442d18 	.word	0x54442d18
 80019ac:	401921fb 	.word	0x401921fb
 80019b0:	3ced9168 	.word	0x3ced9168
 80019b4:	3e851eb8 	.word	0x3e851eb8
 80019b8:	be851eb8 	.word	0xbe851eb8
 80019bc:	40990000 	.word	0x40990000
 80019c0:	40790000 	.word	0x40790000

080019c4 <_ZN12Localization8Odometry11set_offsetsEff>:
	// this->encoderY->write((long)(yLocal * 400));
}


void Localization::Odometry::set_offsets(float x_offset, float y_offset)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80019d0:	edc7 0a01 	vstr	s1, [r7, #4]
    this->x_offset = x_offset;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	68ba      	ldr	r2, [r7, #8]
 80019d8:	655a      	str	r2, [r3, #84]	@ 0x54
    this->y_offset = y_offset;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80019e0:	bf00      	nop
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	0000      	movs	r0, r0
	...

080019f0 <_ZN12Localization8Odometry12get_positionEf>:

Pose2D Localization::Odometry::get_position(float pose_z)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	ed2d 8b02 	vpush	{d8}
 80019f6:	b08a      	sub	sp, #40	@ 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6178      	str	r0, [r7, #20]
 80019fc:	ed87 0a04 	vstr	s0, [r7, #16]
    prevX = currX;
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	639a      	str	r2, [r3, #56]	@ 0x38
    prevY = currY;
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
    prevZ = pose.z;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	689a      	ldr	r2, [r3, #8]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	641a      	str	r2, [r3, #64]	@ 0x40
    currZ = pose_z * M_PI / 180.0;
 8001a18:	6938      	ldr	r0, [r7, #16]
 8001a1a:	f7fe fd59 	bl	80004d0 <__aeabi_f2d>
 8001a1e:	a37f      	add	r3, pc, #508	@ (adr r3, 8001c1c <_ZN12Localization8Odometry12get_positionEf+0x22c>)
 8001a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a24:	f7fe fdac 	bl	8000580 <__aeabi_dmul>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4610      	mov	r0, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	4b78      	ldr	r3, [pc, #480]	@ (8001c18 <_ZN12Localization8Odometry12get_positionEf+0x228>)
 8001a36:	f7fe fecd 	bl	80007d4 <__aeabi_ddiv>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4610      	mov	r0, r2
 8001a40:	4619      	mov	r1, r3
 8001a42:	f7fe ffaf 	bl	80009a4 <__aeabi_d2f>
 8001a46:	4602      	mov	r2, r0
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	651a      	str	r2, [r3, #80]	@ 0x50
    currX = encoderX->encoder_read();
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fba6 	bl	80011a2 <_ZN7Encoder12encoder_readEv>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f7ff f8c1 	bl	8000be4 <__aeabi_l2f>
 8001a62:	4602      	mov	r2, r0
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	631a      	str	r2, [r3, #48]	@ 0x30
    currY = encoderY->encoder_read();
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	6a1b      	ldr	r3, [r3, #32]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fb98 	bl	80011a2 <_ZN7Encoder12encoder_readEv>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4610      	mov	r0, r2
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f7ff f8b3 	bl	8000be4 <__aeabi_l2f>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	635a      	str	r2, [r3, #52]	@ 0x34
    if(abs(pose.z - prevZ) < 2){
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	ed93 7a02 	vldr	s14, [r3, #8]
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a94:	eeb0 0a67 	vmov.f32	s0, s15
 8001a98:	f7ff feb6 	bl	8001808 <_ZSt3absf>
 8001a9c:	eef0 7a40 	vmov.f32	s15, s0
 8001aa0:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001aa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aac:	bf4c      	ite	mi
 8001aae:	2301      	movmi	r3, #1
 8001ab0:	2300      	movpl	r3, #0
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d015      	beq.n	8001ae4 <_ZN12Localization8Odometry12get_positionEf+0xf4>
      diffZ = (currZ - prevZ);
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8001ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
      pose.z += diffZ;
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	edc3 7a02 	vstr	s15, [r3, #8]
    }
    diffX = (currX - prevX) * factorX - x_offset * diffZ;
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001af0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001afa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001b0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    diffY = (currY - prevY) * factorY - y_offset * diffZ;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001b24:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001b2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001b3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    pose.x += diffX * cos(pose.z) - diffY * sin(pose.z);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	ed93 8a11 	vldr	s16, [r3, #68]	@ 0x44
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b58:	eeb0 0a67 	vmov.f32	s0, s15
 8001b5c:	f7ff fe64 	bl	8001828 <_ZSt3cosf>
 8001b60:	eef0 7a40 	vmov.f32	s15, s0
 8001b64:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	edd3 8a12 	vldr	s17, [r3, #72]	@ 0x48
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b74:	eeb0 0a67 	vmov.f32	s0, s15
 8001b78:	f7ff fe66 	bl	8001848 <_ZSt3sinf>
 8001b7c:	eef0 7a40 	vmov.f32	s15, s0
 8001b80:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001b84:	ee38 7a67 	vsub.f32	s14, s16, s15
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	edd3 7a00 	vldr	s15, [r3]
 8001b8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	edc3 7a00 	vstr	s15, [r3]
    pose.y += diffX * sin(pose.z) + diffY * cos(pose.z);
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	ed93 8a11 	vldr	s16, [r3, #68]	@ 0x44
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ba4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ba8:	f7ff fe4e 	bl	8001848 <_ZSt3sinf>
 8001bac:	eef0 7a40 	vmov.f32	s15, s0
 8001bb0:	ee28 8a27 	vmul.f32	s16, s16, s15
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	edd3 8a12 	vldr	s17, [r3, #72]	@ 0x48
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bc0:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc4:	f7ff fe30 	bl	8001828 <_ZSt3cosf>
 8001bc8:	eef0 7a40 	vmov.f32	s15, s0
 8001bcc:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001bd0:	ee38 7a27 	vadd.f32	s14, s16, s15
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	edc3 7a01 	vstr	s15, [r3, #4]
    return pose;
 8001be4:	697a      	ldr	r2, [r7, #20]
 8001be6:	f107 031c 	add.w	r3, r7, #28
 8001bea:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001bf0:	69f9      	ldr	r1, [r7, #28]
 8001bf2:	6a3a      	ldr	r2, [r7, #32]
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf6:	ee06 1a90 	vmov	s13, r1
 8001bfa:	ee07 2a10 	vmov	s14, r2
 8001bfe:	ee07 3a90 	vmov	s15, r3
}
 8001c02:	eeb0 0a66 	vmov.f32	s0, s13
 8001c06:	eef0 0a47 	vmov.f32	s1, s14
 8001c0a:	eeb0 1a67 	vmov.f32	s2, s15
 8001c0e:	3728      	adds	r7, #40	@ 0x28
 8001c10:	46bd      	mov	sp, r7
 8001c12:	ecbd 8b02 	vpop	{d8}
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40668000 	.word	0x40668000
 8001c1c:	54442d18 	.word	0x54442d18
 8001c20:	400921fb 	.word	0x400921fb

08001c24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
 8001c2e:	4b10      	ldr	r3, [pc, #64]	@ (8001c70 <HAL_MspInit+0x4c>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	4a0f      	ldr	r2, [pc, #60]	@ (8001c70 <HAL_MspInit+0x4c>)
 8001c34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c70 <HAL_MspInit+0x4c>)
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c42:	607b      	str	r3, [r7, #4]
 8001c44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	603b      	str	r3, [r7, #0]
 8001c4a:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <HAL_MspInit+0x4c>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	4a08      	ldr	r2, [pc, #32]	@ (8001c70 <HAL_MspInit+0x4c>)
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c56:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <HAL_MspInit+0x4c>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5e:	603b      	str	r3, [r7, #0]
 8001c60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40023800 	.word	0x40023800

08001c74 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	@ 0x30
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 031c 	add.w	r3, r7, #28
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a32      	ldr	r2, [pc, #200]	@ (8001d5c <HAL_TIM_Encoder_MspInit+0xe8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d12d      	bne.n	8001cf2 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	4b31      	ldr	r3, [pc, #196]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9e:	4a30      	ldr	r2, [pc, #192]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	61bb      	str	r3, [r7, #24]
 8001cb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	4a29      	ldr	r2, [pc, #164]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc2:	4b27      	ldr	r3, [pc, #156]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce4:	f107 031c 	add.w	r3, r7, #28
 8001ce8:	4619      	mov	r1, r3
 8001cea:	481e      	ldr	r0, [pc, #120]	@ (8001d64 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001cec:	f000 fdd2 	bl	8002894 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001cf0:	e030      	b.n	8001d54 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM3)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8001d68 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d12b      	bne.n	8001d54 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	4b17      	ldr	r3, [pc, #92]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d04:	4a16      	ldr	r2, [pc, #88]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d06:	f043 0302 	orr.w	r3, r3, #2
 8001d0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d0c:	4b14      	ldr	r3, [pc, #80]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	4b10      	ldr	r3, [pc, #64]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d20:	4a0f      	ldr	r2, [pc, #60]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d28:	4b0d      	ldr	r3, [pc, #52]	@ (8001d60 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d34:	23c0      	movs	r3, #192	@ 0xc0
 8001d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d40:	2300      	movs	r3, #0
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d44:	2302      	movs	r3, #2
 8001d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d48:	f107 031c 	add.w	r3, r7, #28
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4805      	ldr	r0, [pc, #20]	@ (8001d64 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001d50:	f000 fda0 	bl	8002894 <HAL_GPIO_Init>
}
 8001d54:	bf00      	nop
 8001d56:	3730      	adds	r7, #48	@ 0x30
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40020000 	.word	0x40020000
 8001d68:	40000400 	.word	0x40000400

08001d6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08c      	sub	sp, #48	@ 0x30
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	f107 031c 	add.w	r3, r7, #28
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb4 <HAL_UART_MspInit+0x148>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d12d      	bne.n	8001dea <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61bb      	str	r3, [r7, #24]
 8001d92:	4b49      	ldr	r3, [pc, #292]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d96:	4a48      	ldr	r2, [pc, #288]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001d98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9e:	4b46      	ldr	r3, [pc, #280]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001da6:	61bb      	str	r3, [r7, #24]
 8001da8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	4b42      	ldr	r3, [pc, #264]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db2:	4a41      	ldr	r2, [pc, #260]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001db4:	f043 0304 	orr.w	r3, r3, #4
 8001db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dba:	4b3f      	ldr	r3, [pc, #252]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbe:	f003 0304 	and.w	r3, r3, #4
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001dc6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001dd8:	2308      	movs	r3, #8
 8001dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ddc:	f107 031c 	add.w	r3, r7, #28
 8001de0:	4619      	mov	r1, r3
 8001de2:	4836      	ldr	r0, [pc, #216]	@ (8001ebc <HAL_UART_MspInit+0x150>)
 8001de4:	f000 fd56 	bl	8002894 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001de8:	e05f      	b.n	8001eaa <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART6)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a34      	ldr	r2, [pc, #208]	@ (8001ec0 <HAL_UART_MspInit+0x154>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d15a      	bne.n	8001eaa <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001df4:	2300      	movs	r3, #0
 8001df6:	613b      	str	r3, [r7, #16]
 8001df8:	4b2f      	ldr	r3, [pc, #188]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfc:	4a2e      	ldr	r2, [pc, #184]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001dfe:	f043 0320 	orr.w	r3, r3, #32
 8001e02:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e04:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e08:	f003 0320 	and.w	r3, r3, #32
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	4b28      	ldr	r3, [pc, #160]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e18:	4a27      	ldr	r2, [pc, #156]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001e1a:	f043 0304 	orr.w	r3, r3, #4
 8001e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e20:	4b25      	ldr	r3, [pc, #148]	@ (8001eb8 <HAL_UART_MspInit+0x14c>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e24:	f003 0304 	and.w	r3, r3, #4
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e2c:	23c0      	movs	r3, #192	@ 0xc0
 8001e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e30:	2302      	movs	r3, #2
 8001e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001e3c:	2308      	movs	r3, #8
 8001e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e40:	f107 031c 	add.w	r3, r7, #28
 8001e44:	4619      	mov	r1, r3
 8001e46:	481d      	ldr	r0, [pc, #116]	@ (8001ebc <HAL_UART_MspInit+0x150>)
 8001e48:	f000 fd24 	bl	8002894 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ec8 <HAL_UART_MspInit+0x15c>)
 8001e50:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001e52:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e54:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001e58:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e60:	4b18      	ldr	r3, [pc, #96]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e66:	4b17      	ldr	r3, [pc, #92]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e6c:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e74:	4b13      	ldr	r3, [pc, #76]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8001e7a:	4b12      	ldr	r3, [pc, #72]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e80:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e82:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e88:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001e8e:	480d      	ldr	r0, [pc, #52]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001e90:	f000 fa16 	bl	80022c0 <HAL_DMA_Init>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_UART_MspInit+0x132>
      Error_Handler();
 8001e9a:	f7ff fc79 	bl	8001790 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a08      	ldr	r2, [pc, #32]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001ea2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ea4:	4a07      	ldr	r2, [pc, #28]	@ (8001ec4 <HAL_UART_MspInit+0x158>)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001eaa:	bf00      	nop
 8001eac:	3730      	adds	r7, #48	@ 0x30
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40004c00 	.word	0x40004c00
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	40011400 	.word	0x40011400
 8001ec4:	2000015c 	.word	0x2000015c
 8001ec8:	40026428 	.word	0x40026428

08001ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <NMI_Handler+0x4>

08001ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <HardFault_Handler+0x4>

08001edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <MemManage_Handler+0x4>

08001ee4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <BusFault_Handler+0x4>

08001eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <UsageFault_Handler+0x4>

08001ef4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr

08001f1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f22:	f000 f89b 	bl	800205c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
	...

08001f2c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001f30:	4802      	ldr	r0, [pc, #8]	@ (8001f3c <DMA2_Stream1_IRQHandler+0x10>)
 8001f32:	f000 fa73 	bl	800241c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	2000015c 	.word	0x2000015c

08001f40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f44:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <SystemInit+0x20>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4a:	4a05      	ldr	r2, [pc, #20]	@ (8001f60 <SystemInit+0x20>)
 8001f4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f68:	f7ff ffea 	bl	8001f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f6c:	480c      	ldr	r0, [pc, #48]	@ (8001fa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f6e:	490d      	ldr	r1, [pc, #52]	@ (8001fa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f70:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f84:	4c0a      	ldr	r4, [pc, #40]	@ (8001fb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f92:	f003 f859 	bl	8005048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f96:	f7ff f94d 	bl	8001234 <main>
  bx  lr    
 8001f9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa4:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001fa8:	080054c8 	.word	0x080054c8
  ldr r2, =_sbss
 8001fac:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001fb0:	2000029c 	.word	0x2000029c

08001fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC_IRQHandler>
	...

08001fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff8 <HAL_Init+0x40>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff8 <HAL_Init+0x40>)
 8001fc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <HAL_Init+0x40>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <HAL_Init+0x40>)
 8001fce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd4:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <HAL_Init+0x40>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a07      	ldr	r2, [pc, #28]	@ (8001ff8 <HAL_Init+0x40>)
 8001fda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe0:	2003      	movs	r0, #3
 8001fe2:	f000 f92b 	bl	800223c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe6:	200f      	movs	r0, #15
 8001fe8:	f000 f808 	bl	8001ffc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fec:	f7ff fe1a 	bl	8001c24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023c00 	.word	0x40023c00

08001ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002004:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_InitTick+0x54>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <HAL_InitTick+0x58>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	4619      	mov	r1, r3
 800200e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002012:	fbb3 f3f1 	udiv	r3, r3, r1
 8002016:	fbb2 f3f3 	udiv	r3, r2, r3
 800201a:	4618      	mov	r0, r3
 800201c:	f000 f943 	bl	80022a6 <HAL_SYSTICK_Config>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e00e      	b.n	8002048 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b0f      	cmp	r3, #15
 800202e:	d80a      	bhi.n	8002046 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002030:	2200      	movs	r2, #0
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	f04f 30ff 	mov.w	r0, #4294967295
 8002038:	f000 f90b 	bl	8002252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800203c:	4a06      	ldr	r2, [pc, #24]	@ (8002058 <HAL_InitTick+0x5c>)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
 8002044:	e000      	b.n	8002048 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
}
 8002048:	4618      	mov	r0, r3
 800204a:	3708      	adds	r7, #8
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20000010 	.word	0x20000010
 8002054:	20000018 	.word	0x20000018
 8002058:	20000014 	.word	0x20000014

0800205c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002060:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_IncTick+0x20>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	461a      	mov	r2, r3
 8002066:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <HAL_IncTick+0x24>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4413      	add	r3, r2
 800206c:	4a04      	ldr	r2, [pc, #16]	@ (8002080 <HAL_IncTick+0x24>)
 800206e:	6013      	str	r3, [r2, #0]
}
 8002070:	bf00      	nop
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
 800207a:	bf00      	nop
 800207c:	20000018 	.word	0x20000018
 8002080:	20000298 	.word	0x20000298

08002084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return uwTick;
 8002088:	4b03      	ldr	r3, [pc, #12]	@ (8002098 <HAL_GetTick+0x14>)
 800208a:	681b      	ldr	r3, [r3, #0]
}
 800208c:	4618      	mov	r0, r3
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	20000298 	.word	0x20000298

0800209c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020ac:	4b0c      	ldr	r3, [pc, #48]	@ (80020e0 <__NVIC_SetPriorityGrouping+0x44>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020b2:	68ba      	ldr	r2, [r7, #8]
 80020b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020b8:	4013      	ands	r3, r2
 80020ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ce:	4a04      	ldr	r2, [pc, #16]	@ (80020e0 <__NVIC_SetPriorityGrouping+0x44>)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	60d3      	str	r3, [r2, #12]
}
 80020d4:	bf00      	nop
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e8:	4b04      	ldr	r3, [pc, #16]	@ (80020fc <__NVIC_GetPriorityGrouping+0x18>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	0a1b      	lsrs	r3, r3, #8
 80020ee:	f003 0307 	and.w	r3, r3, #7
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210e:	2b00      	cmp	r3, #0
 8002110:	db0b      	blt.n	800212a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	f003 021f 	and.w	r2, r3, #31
 8002118:	4907      	ldr	r1, [pc, #28]	@ (8002138 <__NVIC_EnableIRQ+0x38>)
 800211a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211e:	095b      	lsrs	r3, r3, #5
 8002120:	2001      	movs	r0, #1
 8002122:	fa00 f202 	lsl.w	r2, r0, r2
 8002126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	e000e100 	.word	0xe000e100

0800213c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	6039      	str	r1, [r7, #0]
 8002146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	2b00      	cmp	r3, #0
 800214e:	db0a      	blt.n	8002166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	b2da      	uxtb	r2, r3
 8002154:	490c      	ldr	r1, [pc, #48]	@ (8002188 <__NVIC_SetPriority+0x4c>)
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	0112      	lsls	r2, r2, #4
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	440b      	add	r3, r1
 8002160:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002164:	e00a      	b.n	800217c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4908      	ldr	r1, [pc, #32]	@ (800218c <__NVIC_SetPriority+0x50>)
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	3b04      	subs	r3, #4
 8002174:	0112      	lsls	r2, r2, #4
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	440b      	add	r3, r1
 800217a:	761a      	strb	r2, [r3, #24]
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	e000e100 	.word	0xe000e100
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	@ 0x24
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f1c3 0307 	rsb	r3, r3, #7
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	bf28      	it	cs
 80021ae:	2304      	movcs	r3, #4
 80021b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3304      	adds	r3, #4
 80021b6:	2b06      	cmp	r3, #6
 80021b8:	d902      	bls.n	80021c0 <NVIC_EncodePriority+0x30>
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3b03      	subs	r3, #3
 80021be:	e000      	b.n	80021c2 <NVIC_EncodePriority+0x32>
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	f04f 32ff 	mov.w	r2, #4294967295
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43da      	mvns	r2, r3
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	401a      	ands	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d8:	f04f 31ff 	mov.w	r1, #4294967295
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	fa01 f303 	lsl.w	r3, r1, r3
 80021e2:	43d9      	mvns	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e8:	4313      	orrs	r3, r2
         );
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3724      	adds	r7, #36	@ 0x24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
	...

080021f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3b01      	subs	r3, #1
 8002204:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002208:	d301      	bcc.n	800220e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800220a:	2301      	movs	r3, #1
 800220c:	e00f      	b.n	800222e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220e:	4a0a      	ldr	r2, [pc, #40]	@ (8002238 <SysTick_Config+0x40>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3b01      	subs	r3, #1
 8002214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002216:	210f      	movs	r1, #15
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	f7ff ff8e 	bl	800213c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002220:	4b05      	ldr	r3, [pc, #20]	@ (8002238 <SysTick_Config+0x40>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002226:	4b04      	ldr	r3, [pc, #16]	@ (8002238 <SysTick_Config+0x40>)
 8002228:	2207      	movs	r2, #7
 800222a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	e000e010 	.word	0xe000e010

0800223c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ff29 	bl	800209c <__NVIC_SetPriorityGrouping>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002264:	f7ff ff3e 	bl	80020e4 <__NVIC_GetPriorityGrouping>
 8002268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	6978      	ldr	r0, [r7, #20]
 8002270:	f7ff ff8e 	bl	8002190 <NVIC_EncodePriority>
 8002274:	4602      	mov	r2, r0
 8002276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227a:	4611      	mov	r1, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff5d 	bl	800213c <__NVIC_SetPriority>
}
 8002282:	bf00      	nop
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	4603      	mov	r3, r0
 8002292:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff31 	bl	8002100 <__NVIC_EnableIRQ>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff ffa2 	bl	80021f8 <SysTick_Config>
 80022b4:	4603      	mov	r3, r0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022cc:	f7ff feda 	bl	8002084 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e099      	b.n	8002410 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2202      	movs	r2, #2
 80022e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 0201 	bic.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022fc:	e00f      	b.n	800231e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022fe:	f7ff fec1 	bl	8002084 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b05      	cmp	r3, #5
 800230a:	d908      	bls.n	800231e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2220      	movs	r2, #32
 8002310:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2203      	movs	r2, #3
 8002316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e078      	b.n	8002410 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1e8      	bne.n	80022fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	4b38      	ldr	r3, [pc, #224]	@ (8002418 <HAL_DMA_Init+0x158>)
 8002338:	4013      	ands	r3, r2
 800233a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800234a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	691b      	ldr	r3, [r3, #16]
 8002350:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002356:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002362:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a1b      	ldr	r3, [r3, #32]
 8002368:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	4313      	orrs	r3, r2
 800236e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002374:	2b04      	cmp	r3, #4
 8002376:	d107      	bne.n	8002388 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002380:	4313      	orrs	r3, r2
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	4313      	orrs	r3, r2
 8002386:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	697a      	ldr	r2, [r7, #20]
 800238e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	695b      	ldr	r3, [r3, #20]
 8002396:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f023 0307 	bic.w	r3, r3, #7
 800239e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	d117      	bne.n	80023e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b6:	697a      	ldr	r2, [r7, #20]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00e      	beq.n	80023e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f9e9 	bl	800279c <DMA_CheckFifoParam>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d008      	beq.n	80023e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2240      	movs	r2, #64	@ 0x40
 80023d4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80023de:	2301      	movs	r3, #1
 80023e0:	e016      	b.n	8002410 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f9a0 	bl	8002730 <DMA_CalcBaseAndBitshift>
 80023f0:	4603      	mov	r3, r0
 80023f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f8:	223f      	movs	r2, #63	@ 0x3f
 80023fa:	409a      	lsls	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	f010803f 	.word	0xf010803f

0800241c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002428:	4b8e      	ldr	r3, [pc, #568]	@ (8002664 <HAL_DMA_IRQHandler+0x248>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a8e      	ldr	r2, [pc, #568]	@ (8002668 <HAL_DMA_IRQHandler+0x24c>)
 800242e:	fba2 2303 	umull	r2, r3, r2, r3
 8002432:	0a9b      	lsrs	r3, r3, #10
 8002434:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800243a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002446:	2208      	movs	r2, #8
 8002448:	409a      	lsls	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	4013      	ands	r3, r2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d01a      	beq.n	8002488 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b00      	cmp	r3, #0
 800245e:	d013      	beq.n	8002488 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f022 0204 	bic.w	r2, r2, #4
 800246e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002474:	2208      	movs	r2, #8
 8002476:	409a      	lsls	r2, r3
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002480:	f043 0201 	orr.w	r2, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248c:	2201      	movs	r2, #1
 800248e:	409a      	lsls	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4013      	ands	r3, r2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d012      	beq.n	80024be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	695b      	ldr	r3, [r3, #20]
 800249e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00b      	beq.n	80024be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024aa:	2201      	movs	r2, #1
 80024ac:	409a      	lsls	r2, r3
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024b6:	f043 0202 	orr.w	r2, r3, #2
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c2:	2204      	movs	r2, #4
 80024c4:	409a      	lsls	r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	4013      	ands	r3, r2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d012      	beq.n	80024f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00b      	beq.n	80024f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e0:	2204      	movs	r2, #4
 80024e2:	409a      	lsls	r2, r3
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ec:	f043 0204 	orr.w	r2, r3, #4
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f8:	2210      	movs	r2, #16
 80024fa:	409a      	lsls	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4013      	ands	r3, r2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d043      	beq.n	800258c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	2b00      	cmp	r3, #0
 8002510:	d03c      	beq.n	800258c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002516:	2210      	movs	r2, #16
 8002518:	409a      	lsls	r2, r3
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d018      	beq.n	800255e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d108      	bne.n	800254c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	2b00      	cmp	r3, #0
 8002540:	d024      	beq.n	800258c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	4798      	blx	r3
 800254a:	e01f      	b.n	800258c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002550:	2b00      	cmp	r3, #0
 8002552:	d01b      	beq.n	800258c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	4798      	blx	r3
 800255c:	e016      	b.n	800258c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d107      	bne.n	800257c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f022 0208 	bic.w	r2, r2, #8
 800257a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	2b00      	cmp	r3, #0
 8002582:	d003      	beq.n	800258c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002590:	2220      	movs	r2, #32
 8002592:	409a      	lsls	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	4013      	ands	r3, r2
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 808f 	beq.w	80026bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0310 	and.w	r3, r3, #16
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 8087 	beq.w	80026bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b2:	2220      	movs	r2, #32
 80025b4:	409a      	lsls	r2, r3
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b05      	cmp	r3, #5
 80025c4:	d136      	bne.n	8002634 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 0216 	bic.w	r2, r2, #22
 80025d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	695a      	ldr	r2, [r3, #20]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d103      	bne.n	80025f6 <HAL_DMA_IRQHandler+0x1da>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d007      	beq.n	8002606 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0208 	bic.w	r2, r2, #8
 8002604:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800260a:	223f      	movs	r2, #63	@ 0x3f
 800260c:	409a      	lsls	r2, r3
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002626:	2b00      	cmp	r3, #0
 8002628:	d07e      	beq.n	8002728 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	4798      	blx	r3
        }
        return;
 8002632:	e079      	b.n	8002728 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d01d      	beq.n	800267e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10d      	bne.n	800266c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002654:	2b00      	cmp	r3, #0
 8002656:	d031      	beq.n	80026bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	4798      	blx	r3
 8002660:	e02c      	b.n	80026bc <HAL_DMA_IRQHandler+0x2a0>
 8002662:	bf00      	nop
 8002664:	20000010 	.word	0x20000010
 8002668:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002670:	2b00      	cmp	r3, #0
 8002672:	d023      	beq.n	80026bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	4798      	blx	r3
 800267c:	e01e      	b.n	80026bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d10f      	bne.n	80026ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0210 	bic.w	r2, r2, #16
 800269a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d032      	beq.n	800272a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026c8:	f003 0301 	and.w	r3, r3, #1
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d022      	beq.n	8002716 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2205      	movs	r2, #5
 80026d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	3301      	adds	r3, #1
 80026ec:	60bb      	str	r3, [r7, #8]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d307      	bcc.n	8002704 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f2      	bne.n	80026e8 <HAL_DMA_IRQHandler+0x2cc>
 8002702:	e000      	b.n	8002706 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002704:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	4798      	blx	r3
 8002726:	e000      	b.n	800272a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002728:	bf00      	nop
    }
  }
}
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	b2db      	uxtb	r3, r3
 800273e:	3b10      	subs	r3, #16
 8002740:	4a14      	ldr	r2, [pc, #80]	@ (8002794 <DMA_CalcBaseAndBitshift+0x64>)
 8002742:	fba2 2303 	umull	r2, r3, r2, r3
 8002746:	091b      	lsrs	r3, r3, #4
 8002748:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800274a:	4a13      	ldr	r2, [pc, #76]	@ (8002798 <DMA_CalcBaseAndBitshift+0x68>)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4413      	add	r3, r2
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	461a      	mov	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2b03      	cmp	r3, #3
 800275c:	d909      	bls.n	8002772 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002766:	f023 0303 	bic.w	r3, r3, #3
 800276a:	1d1a      	adds	r2, r3, #4
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002770:	e007      	b.n	8002782 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800277a:	f023 0303 	bic.w	r3, r3, #3
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002786:	4618      	mov	r0, r3
 8002788:	3714      	adds	r7, #20
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	aaaaaaab 	.word	0xaaaaaaab
 8002798:	080050dc 	.word	0x080050dc

0800279c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027a4:	2300      	movs	r3, #0
 80027a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d11f      	bne.n	80027f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	2b03      	cmp	r3, #3
 80027ba:	d856      	bhi.n	800286a <DMA_CheckFifoParam+0xce>
 80027bc:	a201      	add	r2, pc, #4	@ (adr r2, 80027c4 <DMA_CheckFifoParam+0x28>)
 80027be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c2:	bf00      	nop
 80027c4:	080027d5 	.word	0x080027d5
 80027c8:	080027e7 	.word	0x080027e7
 80027cc:	080027d5 	.word	0x080027d5
 80027d0:	0800286b 	.word	0x0800286b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d046      	beq.n	800286e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027e4:	e043      	b.n	800286e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027ee:	d140      	bne.n	8002872 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027f4:	e03d      	b.n	8002872 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027fe:	d121      	bne.n	8002844 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	2b03      	cmp	r3, #3
 8002804:	d837      	bhi.n	8002876 <DMA_CheckFifoParam+0xda>
 8002806:	a201      	add	r2, pc, #4	@ (adr r2, 800280c <DMA_CheckFifoParam+0x70>)
 8002808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280c:	0800281d 	.word	0x0800281d
 8002810:	08002823 	.word	0x08002823
 8002814:	0800281d 	.word	0x0800281d
 8002818:	08002835 	.word	0x08002835
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	73fb      	strb	r3, [r7, #15]
      break;
 8002820:	e030      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002826:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d025      	beq.n	800287a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002832:	e022      	b.n	800287a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002838:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800283c:	d11f      	bne.n	800287e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002842:	e01c      	b.n	800287e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d903      	bls.n	8002852 <DMA_CheckFifoParam+0xb6>
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b03      	cmp	r3, #3
 800284e:	d003      	beq.n	8002858 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002850:	e018      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	73fb      	strb	r3, [r7, #15]
      break;
 8002856:	e015      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800285c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00e      	beq.n	8002882 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	73fb      	strb	r3, [r7, #15]
      break;
 8002868:	e00b      	b.n	8002882 <DMA_CheckFifoParam+0xe6>
      break;
 800286a:	bf00      	nop
 800286c:	e00a      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      break;
 800286e:	bf00      	nop
 8002870:	e008      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      break;
 8002872:	bf00      	nop
 8002874:	e006      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      break;
 8002876:	bf00      	nop
 8002878:	e004      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      break;
 800287a:	bf00      	nop
 800287c:	e002      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      break;   
 800287e:	bf00      	nop
 8002880:	e000      	b.n	8002884 <DMA_CheckFifoParam+0xe8>
      break;
 8002882:	bf00      	nop
    }
  } 
  
  return status; 
 8002884:	7bfb      	ldrb	r3, [r7, #15]
}
 8002886:	4618      	mov	r0, r3
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop

08002894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002894:	b480      	push	{r7}
 8002896:	b089      	sub	sp, #36	@ 0x24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
 80028ae:	e165      	b.n	8002b7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028b0:	2201      	movs	r2, #1
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	f040 8154 	bne.w	8002b76 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f003 0303 	and.w	r3, r3, #3
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d005      	beq.n	80028e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d130      	bne.n	8002948 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	2203      	movs	r2, #3
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43db      	mvns	r3, r3
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	4013      	ands	r3, r2
 80028fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	fa02 f303 	lsl.w	r3, r2, r3
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4313      	orrs	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800291c:	2201      	movs	r2, #1
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	091b      	lsrs	r3, r3, #4
 8002932:	f003 0201 	and.w	r2, r3, #1
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 0303 	and.w	r3, r3, #3
 8002950:	2b03      	cmp	r3, #3
 8002952:	d017      	beq.n	8002984 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	2203      	movs	r2, #3
 8002960:	fa02 f303 	lsl.w	r3, r2, r3
 8002964:	43db      	mvns	r3, r3
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	4013      	ands	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0303 	and.w	r3, r3, #3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d123      	bne.n	80029d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	08da      	lsrs	r2, r3, #3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3208      	adds	r2, #8
 8002998:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	f003 0307 	and.w	r3, r3, #7
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	220f      	movs	r2, #15
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	691a      	ldr	r2, [r3, #16]
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f003 0307 	and.w	r3, r3, #7
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	08da      	lsrs	r2, r3, #3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3208      	adds	r2, #8
 80029d2:	69b9      	ldr	r1, [r7, #24]
 80029d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	2203      	movs	r2, #3
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 0203 	and.w	r2, r3, #3
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 80ae 	beq.w	8002b76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a22:	4a5c      	ldr	r2, [pc, #368]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002a24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a2a:	4b5a      	ldr	r3, [pc, #360]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a32:	60fb      	str	r3, [r7, #12]
 8002a34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a36:	4a58      	ldr	r2, [pc, #352]	@ (8002b98 <HAL_GPIO_Init+0x304>)
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	089b      	lsrs	r3, r3, #2
 8002a3c:	3302      	adds	r3, #2
 8002a3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	f003 0303 	and.w	r3, r3, #3
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	220f      	movs	r2, #15
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	4013      	ands	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a4f      	ldr	r2, [pc, #316]	@ (8002b9c <HAL_GPIO_Init+0x308>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d025      	beq.n	8002aae <HAL_GPIO_Init+0x21a>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a4e      	ldr	r2, [pc, #312]	@ (8002ba0 <HAL_GPIO_Init+0x30c>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d01f      	beq.n	8002aaa <HAL_GPIO_Init+0x216>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ba4 <HAL_GPIO_Init+0x310>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d019      	beq.n	8002aa6 <HAL_GPIO_Init+0x212>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a4c      	ldr	r2, [pc, #304]	@ (8002ba8 <HAL_GPIO_Init+0x314>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d013      	beq.n	8002aa2 <HAL_GPIO_Init+0x20e>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a4b      	ldr	r2, [pc, #300]	@ (8002bac <HAL_GPIO_Init+0x318>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d00d      	beq.n	8002a9e <HAL_GPIO_Init+0x20a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4a      	ldr	r2, [pc, #296]	@ (8002bb0 <HAL_GPIO_Init+0x31c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d007      	beq.n	8002a9a <HAL_GPIO_Init+0x206>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a49      	ldr	r2, [pc, #292]	@ (8002bb4 <HAL_GPIO_Init+0x320>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d101      	bne.n	8002a96 <HAL_GPIO_Init+0x202>
 8002a92:	2306      	movs	r3, #6
 8002a94:	e00c      	b.n	8002ab0 <HAL_GPIO_Init+0x21c>
 8002a96:	2307      	movs	r3, #7
 8002a98:	e00a      	b.n	8002ab0 <HAL_GPIO_Init+0x21c>
 8002a9a:	2305      	movs	r3, #5
 8002a9c:	e008      	b.n	8002ab0 <HAL_GPIO_Init+0x21c>
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	e006      	b.n	8002ab0 <HAL_GPIO_Init+0x21c>
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e004      	b.n	8002ab0 <HAL_GPIO_Init+0x21c>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e002      	b.n	8002ab0 <HAL_GPIO_Init+0x21c>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <HAL_GPIO_Init+0x21c>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	69fa      	ldr	r2, [r7, #28]
 8002ab2:	f002 0203 	and.w	r2, r2, #3
 8002ab6:	0092      	lsls	r2, r2, #2
 8002ab8:	4093      	lsls	r3, r2
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ac0:	4935      	ldr	r1, [pc, #212]	@ (8002b98 <HAL_GPIO_Init+0x304>)
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	089b      	lsrs	r3, r3, #2
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ace:	4b3a      	ldr	r3, [pc, #232]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002af2:	4a31      	ldr	r2, [pc, #196]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002af8:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	43db      	mvns	r3, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4013      	ands	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b1c:	4a26      	ldr	r2, [pc, #152]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b22:	4b25      	ldr	r3, [pc, #148]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b46:	4a1c      	ldr	r2, [pc, #112]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b70:	4a11      	ldr	r2, [pc, #68]	@ (8002bb8 <HAL_GPIO_Init+0x324>)
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	2b0f      	cmp	r3, #15
 8002b80:	f67f ae96 	bls.w	80028b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	3724      	adds	r7, #36	@ 0x24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	40023800 	.word	0x40023800
 8002b98:	40013800 	.word	0x40013800
 8002b9c:	40020000 	.word	0x40020000
 8002ba0:	40020400 	.word	0x40020400
 8002ba4:	40020800 	.word	0x40020800
 8002ba8:	40020c00 	.word	0x40020c00
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	40021400 	.word	0x40021400
 8002bb4:	40021800 	.word	0x40021800
 8002bb8:	40013c00 	.word	0x40013c00

08002bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	807b      	strh	r3, [r7, #2]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bcc:	787b      	ldrb	r3, [r7, #1]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bd2:	887a      	ldrh	r2, [r7, #2]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bd8:	e003      	b.n	8002be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bda:	887b      	ldrh	r3, [r7, #2]
 8002bdc:	041a      	lsls	r2, r3, #16
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	619a      	str	r2, [r3, #24]
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e0cc      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c04:	4b68      	ldr	r3, [pc, #416]	@ (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 030f 	and.w	r3, r3, #15
 8002c0c:	683a      	ldr	r2, [r7, #0]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d90c      	bls.n	8002c2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c12:	4b65      	ldr	r3, [pc, #404]	@ (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c14:	683a      	ldr	r2, [r7, #0]
 8002c16:	b2d2      	uxtb	r2, r2
 8002c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c1a:	4b63      	ldr	r3, [pc, #396]	@ (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 030f 	and.w	r3, r3, #15
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d001      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0b8      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d020      	beq.n	8002c7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d005      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c44:	4b59      	ldr	r3, [pc, #356]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	4a58      	ldr	r2, [pc, #352]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0308 	and.w	r3, r3, #8
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d005      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c5c:	4b53      	ldr	r3, [pc, #332]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	4a52      	ldr	r2, [pc, #328]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c68:	4b50      	ldr	r3, [pc, #320]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	494d      	ldr	r1, [pc, #308]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d044      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d107      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c8e:	4b47      	ldr	r3, [pc, #284]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d119      	bne.n	8002cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e07f      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d003      	beq.n	8002cae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d107      	bne.n	8002cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cae:	4b3f      	ldr	r3, [pc, #252]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d109      	bne.n	8002cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e06f      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e067      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cce:	4b37      	ldr	r3, [pc, #220]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f023 0203 	bic.w	r2, r3, #3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	4934      	ldr	r1, [pc, #208]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ce0:	f7ff f9d0 	bl	8002084 <HAL_GetTick>
 8002ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ce6:	e00a      	b.n	8002cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce8:	f7ff f9cc 	bl	8002084 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e04f      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 020c 	and.w	r2, r3, #12
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d1eb      	bne.n	8002ce8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d10:	4b25      	ldr	r3, [pc, #148]	@ (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d20c      	bcs.n	8002d38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b22      	ldr	r3, [pc, #136]	@ (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d26:	4b20      	ldr	r3, [pc, #128]	@ (8002da8 <HAL_RCC_ClockConfig+0x1b8>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e032      	b.n	8002d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d008      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d44:	4b19      	ldr	r3, [pc, #100]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	4916      	ldr	r1, [pc, #88]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0308 	and.w	r3, r3, #8
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d009      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d62:	4b12      	ldr	r3, [pc, #72]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	490e      	ldr	r1, [pc, #56]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d76:	f000 f855 	bl	8002e24 <HAL_RCC_GetSysClockFreq>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dac <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	091b      	lsrs	r3, r3, #4
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	490a      	ldr	r1, [pc, #40]	@ (8002db0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d88:	5ccb      	ldrb	r3, [r1, r3]
 8002d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8e:	4a09      	ldr	r2, [pc, #36]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d92:	4b09      	ldr	r3, [pc, #36]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c8>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7ff f930 	bl	8001ffc <HAL_InitTick>

  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	40023c00 	.word	0x40023c00
 8002dac:	40023800 	.word	0x40023800
 8002db0:	080050c4 	.word	0x080050c4
 8002db4:	20000010 	.word	0x20000010
 8002db8:	20000014 	.word	0x20000014

08002dbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dc0:	4b03      	ldr	r3, [pc, #12]	@ (8002dd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	20000010 	.word	0x20000010

08002dd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dd8:	f7ff fff0 	bl	8002dbc <HAL_RCC_GetHCLKFreq>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	0a9b      	lsrs	r3, r3, #10
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	4903      	ldr	r1, [pc, #12]	@ (8002df8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dea:	5ccb      	ldrb	r3, [r1, r3]
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40023800 	.word	0x40023800
 8002df8:	080050d4 	.word	0x080050d4

08002dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e00:	f7ff ffdc 	bl	8002dbc <HAL_RCC_GetHCLKFreq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	4b05      	ldr	r3, [pc, #20]	@ (8002e1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	0b5b      	lsrs	r3, r3, #13
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	4903      	ldr	r1, [pc, #12]	@ (8002e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e12:	5ccb      	ldrb	r3, [r1, r3]
 8002e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	40023800 	.word	0x40023800
 8002e20:	080050d4 	.word	0x080050d4

08002e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e28:	b0a6      	sub	sp, #152	@ 0x98
 8002e2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002e44:	2300      	movs	r3, #0
 8002e46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e4a:	4bc8      	ldr	r3, [pc, #800]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b0c      	cmp	r3, #12
 8002e54:	f200 817e 	bhi.w	8003154 <HAL_RCC_GetSysClockFreq+0x330>
 8002e58:	a201      	add	r2, pc, #4	@ (adr r2, 8002e60 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5e:	bf00      	nop
 8002e60:	08002e95 	.word	0x08002e95
 8002e64:	08003155 	.word	0x08003155
 8002e68:	08003155 	.word	0x08003155
 8002e6c:	08003155 	.word	0x08003155
 8002e70:	08002e9d 	.word	0x08002e9d
 8002e74:	08003155 	.word	0x08003155
 8002e78:	08003155 	.word	0x08003155
 8002e7c:	08003155 	.word	0x08003155
 8002e80:	08002ea5 	.word	0x08002ea5
 8002e84:	08003155 	.word	0x08003155
 8002e88:	08003155 	.word	0x08003155
 8002e8c:	08003155 	.word	0x08003155
 8002e90:	0800300f 	.word	0x0800300f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e94:	4bb6      	ldr	r3, [pc, #728]	@ (8003170 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002e96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002e9a:	e15f      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e9c:	4bb5      	ldr	r3, [pc, #724]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x350>)
 8002e9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ea2:	e15b      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ea4:	4bb1      	ldr	r3, [pc, #708]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002eac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eb0:	4bae      	ldr	r3, [pc, #696]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d031      	beq.n	8002f20 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ebc:	4bab      	ldr	r3, [pc, #684]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	099b      	lsrs	r3, r3, #6
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002ec6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002ec8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ece:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ed4:	4ba7      	ldr	r3, [pc, #668]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x350>)
 8002ed6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002eda:	462a      	mov	r2, r5
 8002edc:	fb03 f202 	mul.w	r2, r3, r2
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	4621      	mov	r1, r4
 8002ee4:	fb01 f303 	mul.w	r3, r1, r3
 8002ee8:	4413      	add	r3, r2
 8002eea:	4aa2      	ldr	r2, [pc, #648]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x350>)
 8002eec:	4621      	mov	r1, r4
 8002eee:	fba1 1202 	umull	r1, r2, r1, r2
 8002ef2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ef4:	460a      	mov	r2, r1
 8002ef6:	67ba      	str	r2, [r7, #120]	@ 0x78
 8002ef8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002efa:	4413      	add	r3, r2
 8002efc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002efe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f02:	2200      	movs	r2, #0
 8002f04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002f06:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002f08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f0c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002f10:	f7fd fea6 	bl	8000c60 <__aeabi_uldivmod>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4613      	mov	r3, r2
 8002f1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002f1e:	e064      	b.n	8002fea <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f20:	4b92      	ldr	r3, [pc, #584]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	099b      	lsrs	r3, r3, #6
 8002f26:	2200      	movs	r2, #0
 8002f28:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f2a:	657a      	str	r2, [r7, #84]	@ 0x54
 8002f2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f34:	2300      	movs	r3, #0
 8002f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f38:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002f3c:	4622      	mov	r2, r4
 8002f3e:	462b      	mov	r3, r5
 8002f40:	f04f 0000 	mov.w	r0, #0
 8002f44:	f04f 0100 	mov.w	r1, #0
 8002f48:	0159      	lsls	r1, r3, #5
 8002f4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f4e:	0150      	lsls	r0, r2, #5
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	4621      	mov	r1, r4
 8002f56:	1a51      	subs	r1, r2, r1
 8002f58:	6139      	str	r1, [r7, #16]
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	eb63 0301 	sbc.w	r3, r3, r1
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	f04f 0200 	mov.w	r2, #0
 8002f66:	f04f 0300 	mov.w	r3, #0
 8002f6a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f6e:	4659      	mov	r1, fp
 8002f70:	018b      	lsls	r3, r1, #6
 8002f72:	4651      	mov	r1, sl
 8002f74:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f78:	4651      	mov	r1, sl
 8002f7a:	018a      	lsls	r2, r1, #6
 8002f7c:	4651      	mov	r1, sl
 8002f7e:	ebb2 0801 	subs.w	r8, r2, r1
 8002f82:	4659      	mov	r1, fp
 8002f84:	eb63 0901 	sbc.w	r9, r3, r1
 8002f88:	f04f 0200 	mov.w	r2, #0
 8002f8c:	f04f 0300 	mov.w	r3, #0
 8002f90:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f94:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f98:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f9c:	4690      	mov	r8, r2
 8002f9e:	4699      	mov	r9, r3
 8002fa0:	4623      	mov	r3, r4
 8002fa2:	eb18 0303 	adds.w	r3, r8, r3
 8002fa6:	60bb      	str	r3, [r7, #8]
 8002fa8:	462b      	mov	r3, r5
 8002faa:	eb49 0303 	adc.w	r3, r9, r3
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fbc:	4629      	mov	r1, r5
 8002fbe:	028b      	lsls	r3, r1, #10
 8002fc0:	4621      	mov	r1, r4
 8002fc2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002fc6:	4621      	mov	r1, r4
 8002fc8:	028a      	lsls	r2, r1, #10
 8002fca:	4610      	mov	r0, r2
 8002fcc:	4619      	mov	r1, r3
 8002fce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fd6:	647a      	str	r2, [r7, #68]	@ 0x44
 8002fd8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002fdc:	f7fd fe40 	bl	8000c60 <__aeabi_uldivmod>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002fea:	4b60      	ldr	r3, [pc, #384]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	0c1b      	lsrs	r3, r3, #16
 8002ff0:	f003 0303 	and.w	r3, r3, #3
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002ffc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003000:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003004:	fbb2 f3f3 	udiv	r3, r2, r3
 8003008:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800300c:	e0a6      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800300e:	4b57      	ldr	r3, [pc, #348]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003016:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800301a:	4b54      	ldr	r3, [pc, #336]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d02a      	beq.n	800307c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003026:	4b51      	ldr	r3, [pc, #324]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	099b      	lsrs	r3, r3, #6
 800302c:	2200      	movs	r2, #0
 800302e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003030:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003034:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003038:	2100      	movs	r1, #0
 800303a:	4b4e      	ldr	r3, [pc, #312]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x350>)
 800303c:	fb03 f201 	mul.w	r2, r3, r1
 8003040:	2300      	movs	r3, #0
 8003042:	fb00 f303 	mul.w	r3, r0, r3
 8003046:	4413      	add	r3, r2
 8003048:	4a4a      	ldr	r2, [pc, #296]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x350>)
 800304a:	fba0 1202 	umull	r1, r2, r0, r2
 800304e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003050:	460a      	mov	r2, r1
 8003052:	673a      	str	r2, [r7, #112]	@ 0x70
 8003054:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003056:	4413      	add	r3, r2
 8003058:	677b      	str	r3, [r7, #116]	@ 0x74
 800305a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800305e:	2200      	movs	r2, #0
 8003060:	633b      	str	r3, [r7, #48]	@ 0x30
 8003062:	637a      	str	r2, [r7, #52]	@ 0x34
 8003064:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003068:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800306c:	f7fd fdf8 	bl	8000c60 <__aeabi_uldivmod>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4613      	mov	r3, r2
 8003076:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800307a:	e05b      	b.n	8003134 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800307c:	4b3b      	ldr	r3, [pc, #236]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	099b      	lsrs	r3, r3, #6
 8003082:	2200      	movs	r2, #0
 8003084:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003086:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800308a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800308e:	623b      	str	r3, [r7, #32]
 8003090:	2300      	movs	r3, #0
 8003092:	627b      	str	r3, [r7, #36]	@ 0x24
 8003094:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003098:	4642      	mov	r2, r8
 800309a:	464b      	mov	r3, r9
 800309c:	f04f 0000 	mov.w	r0, #0
 80030a0:	f04f 0100 	mov.w	r1, #0
 80030a4:	0159      	lsls	r1, r3, #5
 80030a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030aa:	0150      	lsls	r0, r2, #5
 80030ac:	4602      	mov	r2, r0
 80030ae:	460b      	mov	r3, r1
 80030b0:	4641      	mov	r1, r8
 80030b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80030b6:	4649      	mov	r1, r9
 80030b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80030bc:	f04f 0200 	mov.w	r2, #0
 80030c0:	f04f 0300 	mov.w	r3, #0
 80030c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80030c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80030cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80030d0:	ebb2 040a 	subs.w	r4, r2, sl
 80030d4:	eb63 050b 	sbc.w	r5, r3, fp
 80030d8:	f04f 0200 	mov.w	r2, #0
 80030dc:	f04f 0300 	mov.w	r3, #0
 80030e0:	00eb      	lsls	r3, r5, #3
 80030e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030e6:	00e2      	lsls	r2, r4, #3
 80030e8:	4614      	mov	r4, r2
 80030ea:	461d      	mov	r5, r3
 80030ec:	4643      	mov	r3, r8
 80030ee:	18e3      	adds	r3, r4, r3
 80030f0:	603b      	str	r3, [r7, #0]
 80030f2:	464b      	mov	r3, r9
 80030f4:	eb45 0303 	adc.w	r3, r5, r3
 80030f8:	607b      	str	r3, [r7, #4]
 80030fa:	f04f 0200 	mov.w	r2, #0
 80030fe:	f04f 0300 	mov.w	r3, #0
 8003102:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003106:	4629      	mov	r1, r5
 8003108:	028b      	lsls	r3, r1, #10
 800310a:	4621      	mov	r1, r4
 800310c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003110:	4621      	mov	r1, r4
 8003112:	028a      	lsls	r2, r1, #10
 8003114:	4610      	mov	r0, r2
 8003116:	4619      	mov	r1, r3
 8003118:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800311c:	2200      	movs	r2, #0
 800311e:	61bb      	str	r3, [r7, #24]
 8003120:	61fa      	str	r2, [r7, #28]
 8003122:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003126:	f7fd fd9b 	bl	8000c60 <__aeabi_uldivmod>
 800312a:	4602      	mov	r2, r0
 800312c:	460b      	mov	r3, r1
 800312e:	4613      	mov	r3, r2
 8003130:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003134:	4b0d      	ldr	r3, [pc, #52]	@ (800316c <HAL_RCC_GetSysClockFreq+0x348>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	0f1b      	lsrs	r3, r3, #28
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003142:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003146:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800314a:	fbb2 f3f3 	udiv	r3, r2, r3
 800314e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003152:	e003      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003154:	4b06      	ldr	r3, [pc, #24]	@ (8003170 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003156:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800315a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800315c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003160:	4618      	mov	r0, r3
 8003162:	3798      	adds	r7, #152	@ 0x98
 8003164:	46bd      	mov	sp, r7
 8003166:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800
 8003170:	00f42400 	.word	0x00f42400
 8003174:	017d7840 	.word	0x017d7840

08003178 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e28d      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	f000 8083 	beq.w	800329e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003198:	4b94      	ldr	r3, [pc, #592]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f003 030c 	and.w	r3, r3, #12
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d019      	beq.n	80031d8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031a4:	4b91      	ldr	r3, [pc, #580]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f003 030c 	and.w	r3, r3, #12
        || \
 80031ac:	2b08      	cmp	r3, #8
 80031ae:	d106      	bne.n	80031be <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031b0:	4b8e      	ldr	r3, [pc, #568]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031bc:	d00c      	beq.n	80031d8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031be:	4b8b      	ldr	r3, [pc, #556]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031c6:	2b0c      	cmp	r3, #12
 80031c8:	d112      	bne.n	80031f0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ca:	4b88      	ldr	r3, [pc, #544]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031d6:	d10b      	bne.n	80031f0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d8:	4b84      	ldr	r3, [pc, #528]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d05b      	beq.n	800329c <HAL_RCC_OscConfig+0x124>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d157      	bne.n	800329c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e25a      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031f8:	d106      	bne.n	8003208 <HAL_RCC_OscConfig+0x90>
 80031fa:	4b7c      	ldr	r3, [pc, #496]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a7b      	ldr	r2, [pc, #492]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003200:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	e01d      	b.n	8003244 <HAL_RCC_OscConfig+0xcc>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003210:	d10c      	bne.n	800322c <HAL_RCC_OscConfig+0xb4>
 8003212:	4b76      	ldr	r3, [pc, #472]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a75      	ldr	r2, [pc, #468]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003218:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800321c:	6013      	str	r3, [r2, #0]
 800321e:	4b73      	ldr	r3, [pc, #460]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a72      	ldr	r2, [pc, #456]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	e00b      	b.n	8003244 <HAL_RCC_OscConfig+0xcc>
 800322c:	4b6f      	ldr	r3, [pc, #444]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a6e      	ldr	r2, [pc, #440]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003236:	6013      	str	r3, [r2, #0]
 8003238:	4b6c      	ldr	r3, [pc, #432]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a6b      	ldr	r2, [pc, #428]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 800323e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d013      	beq.n	8003274 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324c:	f7fe ff1a 	bl	8002084 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003254:	f7fe ff16 	bl	8002084 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b64      	cmp	r3, #100	@ 0x64
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e21f      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003266:	4b61      	ldr	r3, [pc, #388]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d0f0      	beq.n	8003254 <HAL_RCC_OscConfig+0xdc>
 8003272:	e014      	b.n	800329e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003274:	f7fe ff06 	bl	8002084 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800327c:	f7fe ff02 	bl	8002084 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b64      	cmp	r3, #100	@ 0x64
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e20b      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800328e:	4b57      	ldr	r3, [pc, #348]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f0      	bne.n	800327c <HAL_RCC_OscConfig+0x104>
 800329a:	e000      	b.n	800329e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800329c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d06f      	beq.n	800338a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80032aa:	4b50      	ldr	r3, [pc, #320]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 030c 	and.w	r3, r3, #12
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d017      	beq.n	80032e6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032b6:	4b4d      	ldr	r3, [pc, #308]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 030c 	and.w	r3, r3, #12
        || \
 80032be:	2b08      	cmp	r3, #8
 80032c0:	d105      	bne.n	80032ce <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032c2:	4b4a      	ldr	r3, [pc, #296]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00b      	beq.n	80032e6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ce:	4b47      	ldr	r3, [pc, #284]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032d6:	2b0c      	cmp	r3, #12
 80032d8:	d11c      	bne.n	8003314 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032da:	4b44      	ldr	r3, [pc, #272]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d116      	bne.n	8003314 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032e6:	4b41      	ldr	r3, [pc, #260]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d005      	beq.n	80032fe <HAL_RCC_OscConfig+0x186>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d001      	beq.n	80032fe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e1d3      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fe:	4b3b      	ldr	r3, [pc, #236]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	00db      	lsls	r3, r3, #3
 800330c:	4937      	ldr	r1, [pc, #220]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 800330e:	4313      	orrs	r3, r2
 8003310:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003312:	e03a      	b.n	800338a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d020      	beq.n	800335e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800331c:	4b34      	ldr	r3, [pc, #208]	@ (80033f0 <HAL_RCC_OscConfig+0x278>)
 800331e:	2201      	movs	r2, #1
 8003320:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003322:	f7fe feaf 	bl	8002084 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800332a:	f7fe feab 	bl	8002084 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e1b4      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333c:	4b2b      	ldr	r3, [pc, #172]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0f0      	beq.n	800332a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003348:	4b28      	ldr	r3, [pc, #160]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	4925      	ldr	r1, [pc, #148]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003358:	4313      	orrs	r3, r2
 800335a:	600b      	str	r3, [r1, #0]
 800335c:	e015      	b.n	800338a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800335e:	4b24      	ldr	r3, [pc, #144]	@ (80033f0 <HAL_RCC_OscConfig+0x278>)
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003364:	f7fe fe8e 	bl	8002084 <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800336c:	f7fe fe8a 	bl	8002084 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e193      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337e:	4b1b      	ldr	r3, [pc, #108]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1f0      	bne.n	800336c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0308 	and.w	r3, r3, #8
 8003392:	2b00      	cmp	r3, #0
 8003394:	d036      	beq.n	8003404 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d016      	beq.n	80033cc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800339e:	4b15      	ldr	r3, [pc, #84]	@ (80033f4 <HAL_RCC_OscConfig+0x27c>)
 80033a0:	2201      	movs	r2, #1
 80033a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a4:	f7fe fe6e 	bl	8002084 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ac:	f7fe fe6a 	bl	8002084 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e173      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033be:	4b0b      	ldr	r3, [pc, #44]	@ (80033ec <HAL_RCC_OscConfig+0x274>)
 80033c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d0f0      	beq.n	80033ac <HAL_RCC_OscConfig+0x234>
 80033ca:	e01b      	b.n	8003404 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033cc:	4b09      	ldr	r3, [pc, #36]	@ (80033f4 <HAL_RCC_OscConfig+0x27c>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d2:	f7fe fe57 	bl	8002084 <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d8:	e00e      	b.n	80033f8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033da:	f7fe fe53 	bl	8002084 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d907      	bls.n	80033f8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e15c      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
 80033ec:	40023800 	.word	0x40023800
 80033f0:	42470000 	.word	0x42470000
 80033f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f8:	4b8a      	ldr	r3, [pc, #552]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80033fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1ea      	bne.n	80033da <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b00      	cmp	r3, #0
 800340e:	f000 8097 	beq.w	8003540 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003412:	2300      	movs	r3, #0
 8003414:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003416:	4b83      	ldr	r3, [pc, #524]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10f      	bne.n	8003442 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003422:	2300      	movs	r3, #0
 8003424:	60bb      	str	r3, [r7, #8]
 8003426:	4b7f      	ldr	r3, [pc, #508]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 8003428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342a:	4a7e      	ldr	r2, [pc, #504]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 800342c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003430:	6413      	str	r3, [r2, #64]	@ 0x40
 8003432:	4b7c      	ldr	r3, [pc, #496]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800343a:	60bb      	str	r3, [r7, #8]
 800343c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800343e:	2301      	movs	r3, #1
 8003440:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003442:	4b79      	ldr	r3, [pc, #484]	@ (8003628 <HAL_RCC_OscConfig+0x4b0>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344a:	2b00      	cmp	r3, #0
 800344c:	d118      	bne.n	8003480 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800344e:	4b76      	ldr	r3, [pc, #472]	@ (8003628 <HAL_RCC_OscConfig+0x4b0>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a75      	ldr	r2, [pc, #468]	@ (8003628 <HAL_RCC_OscConfig+0x4b0>)
 8003454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003458:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800345a:	f7fe fe13 	bl	8002084 <HAL_GetTick>
 800345e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003460:	e008      	b.n	8003474 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003462:	f7fe fe0f 	bl	8002084 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b02      	cmp	r3, #2
 800346e:	d901      	bls.n	8003474 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e118      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003474:	4b6c      	ldr	r3, [pc, #432]	@ (8003628 <HAL_RCC_OscConfig+0x4b0>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800347c:	2b00      	cmp	r3, #0
 800347e:	d0f0      	beq.n	8003462 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d106      	bne.n	8003496 <HAL_RCC_OscConfig+0x31e>
 8003488:	4b66      	ldr	r3, [pc, #408]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 800348a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800348c:	4a65      	ldr	r2, [pc, #404]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 800348e:	f043 0301 	orr.w	r3, r3, #1
 8003492:	6713      	str	r3, [r2, #112]	@ 0x70
 8003494:	e01c      	b.n	80034d0 <HAL_RCC_OscConfig+0x358>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	2b05      	cmp	r3, #5
 800349c:	d10c      	bne.n	80034b8 <HAL_RCC_OscConfig+0x340>
 800349e:	4b61      	ldr	r3, [pc, #388]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a2:	4a60      	ldr	r2, [pc, #384]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034a4:	f043 0304 	orr.w	r3, r3, #4
 80034a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80034aa:	4b5e      	ldr	r3, [pc, #376]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ae:	4a5d      	ldr	r2, [pc, #372]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034b0:	f043 0301 	orr.w	r3, r3, #1
 80034b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b6:	e00b      	b.n	80034d0 <HAL_RCC_OscConfig+0x358>
 80034b8:	4b5a      	ldr	r3, [pc, #360]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034bc:	4a59      	ldr	r2, [pc, #356]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034be:	f023 0301 	bic.w	r3, r3, #1
 80034c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80034c4:	4b57      	ldr	r3, [pc, #348]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c8:	4a56      	ldr	r2, [pc, #344]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034ca:	f023 0304 	bic.w	r3, r3, #4
 80034ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d015      	beq.n	8003504 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d8:	f7fe fdd4 	bl	8002084 <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034de:	e00a      	b.n	80034f6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e0:	f7fe fdd0 	bl	8002084 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e0d7      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f6:	4b4b      	ldr	r3, [pc, #300]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80034f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0ee      	beq.n	80034e0 <HAL_RCC_OscConfig+0x368>
 8003502:	e014      	b.n	800352e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003504:	f7fe fdbe 	bl	8002084 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800350a:	e00a      	b.n	8003522 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800350c:	f7fe fdba 	bl	8002084 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800351a:	4293      	cmp	r3, r2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e0c1      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003522:	4b40      	ldr	r3, [pc, #256]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 8003524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1ee      	bne.n	800350c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800352e:	7dfb      	ldrb	r3, [r7, #23]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d105      	bne.n	8003540 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003534:	4b3b      	ldr	r3, [pc, #236]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 8003536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003538:	4a3a      	ldr	r2, [pc, #232]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 800353a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800353e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 80ad 	beq.w	80036a4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800354a:	4b36      	ldr	r3, [pc, #216]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f003 030c 	and.w	r3, r3, #12
 8003552:	2b08      	cmp	r3, #8
 8003554:	d060      	beq.n	8003618 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d145      	bne.n	80035ea <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800355e:	4b33      	ldr	r3, [pc, #204]	@ (800362c <HAL_RCC_OscConfig+0x4b4>)
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003564:	f7fe fd8e 	bl	8002084 <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800356c:	f7fe fd8a 	bl	8002084 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e093      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357e:	4b29      	ldr	r3, [pc, #164]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1f0      	bne.n	800356c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69da      	ldr	r2, [r3, #28]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003598:	019b      	lsls	r3, r3, #6
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a0:	085b      	lsrs	r3, r3, #1
 80035a2:	3b01      	subs	r3, #1
 80035a4:	041b      	lsls	r3, r3, #16
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ac:	061b      	lsls	r3, r3, #24
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	071b      	lsls	r3, r3, #28
 80035b6:	491b      	ldr	r1, [pc, #108]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035bc:	4b1b      	ldr	r3, [pc, #108]	@ (800362c <HAL_RCC_OscConfig+0x4b4>)
 80035be:	2201      	movs	r2, #1
 80035c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c2:	f7fe fd5f 	bl	8002084 <HAL_GetTick>
 80035c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c8:	e008      	b.n	80035dc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035ca:	f7fe fd5b 	bl	8002084 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d901      	bls.n	80035dc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e064      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035dc:	4b11      	ldr	r3, [pc, #68]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d0f0      	beq.n	80035ca <HAL_RCC_OscConfig+0x452>
 80035e8:	e05c      	b.n	80036a4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ea:	4b10      	ldr	r3, [pc, #64]	@ (800362c <HAL_RCC_OscConfig+0x4b4>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f0:	f7fe fd48 	bl	8002084 <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f8:	f7fe fd44 	bl	8002084 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b02      	cmp	r3, #2
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e04d      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800360a:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <HAL_RCC_OscConfig+0x4ac>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f0      	bne.n	80035f8 <HAL_RCC_OscConfig+0x480>
 8003616:	e045      	b.n	80036a4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	2b01      	cmp	r3, #1
 800361e:	d107      	bne.n	8003630 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e040      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
 8003624:	40023800 	.word	0x40023800
 8003628:	40007000 	.word	0x40007000
 800362c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003630:	4b1f      	ldr	r3, [pc, #124]	@ (80036b0 <HAL_RCC_OscConfig+0x538>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d030      	beq.n	80036a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003648:	429a      	cmp	r2, r3
 800364a:	d129      	bne.n	80036a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003656:	429a      	cmp	r2, r3
 8003658:	d122      	bne.n	80036a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003660:	4013      	ands	r3, r2
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003666:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003668:	4293      	cmp	r3, r2
 800366a:	d119      	bne.n	80036a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003676:	085b      	lsrs	r3, r3, #1
 8003678:	3b01      	subs	r3, #1
 800367a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800367c:	429a      	cmp	r2, r3
 800367e:	d10f      	bne.n	80036a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800368c:	429a      	cmp	r2, r3
 800368e:	d107      	bne.n	80036a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800369c:	429a      	cmp	r2, r3
 800369e:	d001      	beq.n	80036a4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3718      	adds	r7, #24
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40023800 	.word	0x40023800

080036b4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d101      	bne.n	80036c8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e097      	b.n	80037f8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d106      	bne.n	80036e2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f7fe fac9 	bl	8001c74 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2202      	movs	r2, #2
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	6812      	ldr	r2, [r2, #0]
 80036f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036f8:	f023 0307 	bic.w	r3, r3, #7
 80036fc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	3304      	adds	r3, #4
 8003706:	4619      	mov	r1, r3
 8003708:	4610      	mov	r0, r2
 800370a:	f000 f927 	bl	800395c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	4313      	orrs	r3, r2
 800372e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	021b      	lsls	r3, r3, #8
 8003746:	4313      	orrs	r3, r2
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	4313      	orrs	r3, r2
 800374c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003754:	f023 030c 	bic.w	r3, r3, #12
 8003758:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003760:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003764:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68da      	ldr	r2, [r3, #12]
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	021b      	lsls	r3, r3, #8
 8003770:	4313      	orrs	r3, r2
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4313      	orrs	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	011a      	lsls	r2, r3, #4
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	6a1b      	ldr	r3, [r3, #32]
 8003782:	031b      	lsls	r3, r3, #12
 8003784:	4313      	orrs	r3, r2
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003792:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800379a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	695b      	ldr	r3, [r3, #20]
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	4313      	orrs	r3, r2
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68fa      	ldr	r2, [r7, #12]
 80037c4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003810:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003818:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003820:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003828:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d110      	bne.n	8003852 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d102      	bne.n	800383c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003836:	7b7b      	ldrb	r3, [r7, #13]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d001      	beq.n	8003840 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e089      	b.n	8003954 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003850:	e031      	b.n	80038b6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	2b04      	cmp	r3, #4
 8003856:	d110      	bne.n	800387a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003858:	7bbb      	ldrb	r3, [r7, #14]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d102      	bne.n	8003864 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800385e:	7b3b      	ldrb	r3, [r7, #12]
 8003860:	2b01      	cmp	r3, #1
 8003862:	d001      	beq.n	8003868 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e075      	b.n	8003954 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2202      	movs	r2, #2
 8003874:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003878:	e01d      	b.n	80038b6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800387a:	7bfb      	ldrb	r3, [r7, #15]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d108      	bne.n	8003892 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003880:	7bbb      	ldrb	r3, [r7, #14]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d105      	bne.n	8003892 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003886:	7b7b      	ldrb	r3, [r7, #13]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d102      	bne.n	8003892 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800388c:	7b3b      	ldrb	r3, [r7, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d001      	beq.n	8003896 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e05e      	b.n	8003954 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2202      	movs	r2, #2
 800389a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2202      	movs	r2, #2
 80038a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2202      	movs	r2, #2
 80038aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2202      	movs	r2, #2
 80038b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d003      	beq.n	80038c4 <HAL_TIM_Encoder_Start_IT+0xc4>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d010      	beq.n	80038e4 <HAL_TIM_Encoder_Start_IT+0xe4>
 80038c2:	e01f      	b.n	8003904 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2201      	movs	r2, #1
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 f8f1 	bl	8003ab4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f042 0202 	orr.w	r2, r2, #2
 80038e0:	60da      	str	r2, [r3, #12]
      break;
 80038e2:	e02e      	b.n	8003942 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2201      	movs	r2, #1
 80038ea:	2104      	movs	r1, #4
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 f8e1 	bl	8003ab4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68da      	ldr	r2, [r3, #12]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0204 	orr.w	r2, r2, #4
 8003900:	60da      	str	r2, [r3, #12]
      break;
 8003902:	e01e      	b.n	8003942 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2201      	movs	r2, #1
 800390a:	2100      	movs	r1, #0
 800390c:	4618      	mov	r0, r3
 800390e:	f000 f8d1 	bl	8003ab4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2201      	movs	r2, #1
 8003918:	2104      	movs	r1, #4
 800391a:	4618      	mov	r0, r3
 800391c:	f000 f8ca 	bl	8003ab4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68da      	ldr	r2, [r3, #12]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0202 	orr.w	r2, r2, #2
 800392e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68da      	ldr	r2, [r3, #12]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0204 	orr.w	r2, r2, #4
 800393e:	60da      	str	r2, [r3, #12]
      break;
 8003940:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 0201 	orr.w	r2, r2, #1
 8003950:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800395c:	b480      	push	{r7}
 800395e:	b085      	sub	sp, #20
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a46      	ldr	r2, [pc, #280]	@ (8003a88 <TIM_Base_SetConfig+0x12c>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d013      	beq.n	800399c <TIM_Base_SetConfig+0x40>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800397a:	d00f      	beq.n	800399c <TIM_Base_SetConfig+0x40>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a43      	ldr	r2, [pc, #268]	@ (8003a8c <TIM_Base_SetConfig+0x130>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d00b      	beq.n	800399c <TIM_Base_SetConfig+0x40>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a42      	ldr	r2, [pc, #264]	@ (8003a90 <TIM_Base_SetConfig+0x134>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d007      	beq.n	800399c <TIM_Base_SetConfig+0x40>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a41      	ldr	r2, [pc, #260]	@ (8003a94 <TIM_Base_SetConfig+0x138>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d003      	beq.n	800399c <TIM_Base_SetConfig+0x40>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a40      	ldr	r2, [pc, #256]	@ (8003a98 <TIM_Base_SetConfig+0x13c>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d108      	bne.n	80039ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a35      	ldr	r2, [pc, #212]	@ (8003a88 <TIM_Base_SetConfig+0x12c>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d02b      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039bc:	d027      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a32      	ldr	r2, [pc, #200]	@ (8003a8c <TIM_Base_SetConfig+0x130>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d023      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a31      	ldr	r2, [pc, #196]	@ (8003a90 <TIM_Base_SetConfig+0x134>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d01f      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a30      	ldr	r2, [pc, #192]	@ (8003a94 <TIM_Base_SetConfig+0x138>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d01b      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a2f      	ldr	r2, [pc, #188]	@ (8003a98 <TIM_Base_SetConfig+0x13c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d017      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a2e      	ldr	r2, [pc, #184]	@ (8003a9c <TIM_Base_SetConfig+0x140>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d013      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	4a2d      	ldr	r2, [pc, #180]	@ (8003aa0 <TIM_Base_SetConfig+0x144>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d00f      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a2c      	ldr	r2, [pc, #176]	@ (8003aa4 <TIM_Base_SetConfig+0x148>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d00b      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a2b      	ldr	r2, [pc, #172]	@ (8003aa8 <TIM_Base_SetConfig+0x14c>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d007      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a2a      	ldr	r2, [pc, #168]	@ (8003aac <TIM_Base_SetConfig+0x150>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d003      	beq.n	8003a0e <TIM_Base_SetConfig+0xb2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a29      	ldr	r2, [pc, #164]	@ (8003ab0 <TIM_Base_SetConfig+0x154>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d108      	bne.n	8003a20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	689a      	ldr	r2, [r3, #8]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a10      	ldr	r2, [pc, #64]	@ (8003a88 <TIM_Base_SetConfig+0x12c>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d003      	beq.n	8003a54 <TIM_Base_SetConfig+0xf8>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a12      	ldr	r2, [pc, #72]	@ (8003a98 <TIM_Base_SetConfig+0x13c>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d103      	bne.n	8003a5c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d105      	bne.n	8003a7a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	f023 0201 	bic.w	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	611a      	str	r2, [r3, #16]
  }
}
 8003a7a:	bf00      	nop
 8003a7c:	3714      	adds	r7, #20
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop
 8003a88:	40010000 	.word	0x40010000
 8003a8c:	40000400 	.word	0x40000400
 8003a90:	40000800 	.word	0x40000800
 8003a94:	40000c00 	.word	0x40000c00
 8003a98:	40010400 	.word	0x40010400
 8003a9c:	40014000 	.word	0x40014000
 8003aa0:	40014400 	.word	0x40014400
 8003aa4:	40014800 	.word	0x40014800
 8003aa8:	40001800 	.word	0x40001800
 8003aac:	40001c00 	.word	0x40001c00
 8003ab0:	40002000 	.word	0x40002000

08003ab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b087      	sub	sp, #28
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	f003 031f 	and.w	r3, r3, #31
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6a1a      	ldr	r2, [r3, #32]
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	401a      	ands	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6a1a      	ldr	r2, [r3, #32]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	f003 031f 	and.w	r3, r3, #31
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8003aec:	431a      	orrs	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	621a      	str	r2, [r3, #32]
}
 8003af2:	bf00      	nop
 8003af4:	371c      	adds	r7, #28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
	...

08003b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e05a      	b.n	8003bce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2202      	movs	r2, #2
 8003b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a21      	ldr	r2, [pc, #132]	@ (8003bdc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d022      	beq.n	8003ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b64:	d01d      	beq.n	8003ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003be0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d018      	beq.n	8003ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a1b      	ldr	r2, [pc, #108]	@ (8003be4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d013      	beq.n	8003ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8003be8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d00e      	beq.n	8003ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a18      	ldr	r2, [pc, #96]	@ (8003bec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d009      	beq.n	8003ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a17      	ldr	r2, [pc, #92]	@ (8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d004      	beq.n	8003ba2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a15      	ldr	r2, [pc, #84]	@ (8003bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d10c      	bne.n	8003bbc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ba8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68ba      	ldr	r2, [r7, #8]
 8003bba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40010000 	.word	0x40010000
 8003be0:	40000400 	.word	0x40000400
 8003be4:	40000800 	.word	0x40000800
 8003be8:	40000c00 	.word	0x40000c00
 8003bec:	40010400 	.word	0x40010400
 8003bf0:	40014000 	.word	0x40014000
 8003bf4:	40001800 	.word	0x40001800

08003bf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e042      	b.n	8003c90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fe f8a4 	bl	8001d6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2224      	movs	r2, #36	@ 0x24
 8003c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fa09 	bl	8004054 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695a      	ldr	r2, [r3, #20]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68da      	ldr	r2, [r3, #12]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08a      	sub	sp, #40	@ 0x28
 8003c9c:	af02      	add	r7, sp, #8
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	603b      	str	r3, [r7, #0]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b20      	cmp	r3, #32
 8003cb6:	d175      	bne.n	8003da4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d002      	beq.n	8003cc4 <HAL_UART_Transmit+0x2c>
 8003cbe:	88fb      	ldrh	r3, [r7, #6]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d101      	bne.n	8003cc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e06e      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2221      	movs	r2, #33	@ 0x21
 8003cd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cd6:	f7fe f9d5 	bl	8002084 <HAL_GetTick>
 8003cda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	88fa      	ldrh	r2, [r7, #6]
 8003ce0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	88fa      	ldrh	r2, [r7, #6]
 8003ce6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf0:	d108      	bne.n	8003d04 <HAL_UART_Transmit+0x6c>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d104      	bne.n	8003d04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	61bb      	str	r3, [r7, #24]
 8003d02:	e003      	b.n	8003d0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d0c:	e02e      	b.n	8003d6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2200      	movs	r2, #0
 8003d16:	2180      	movs	r1, #128	@ 0x80
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 f8df 	bl	8003edc <UART_WaitOnFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d005      	beq.n	8003d30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e03a      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10b      	bne.n	8003d4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	881b      	ldrh	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	3302      	adds	r3, #2
 8003d4a:	61bb      	str	r3, [r7, #24]
 8003d4c:	e007      	b.n	8003d5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	781a      	ldrb	r2, [r3, #0]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1cb      	bne.n	8003d0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2140      	movs	r1, #64	@ 0x40
 8003d80:	68f8      	ldr	r0, [r7, #12]
 8003d82:	f000 f8ab 	bl	8003edc <UART_WaitOnFlagUntilTimeout>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e006      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003da0:	2300      	movs	r3, #0
 8003da2:	e000      	b.n	8003da6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003da4:	2302      	movs	r3, #2
  }
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3720      	adds	r7, #32
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b08a      	sub	sp, #40	@ 0x28
 8003db2:	af02      	add	r7, sp, #8
 8003db4:	60f8      	str	r0, [r7, #12]
 8003db6:	60b9      	str	r1, [r7, #8]
 8003db8:	603b      	str	r3, [r7, #0]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b20      	cmp	r3, #32
 8003dcc:	f040 8081 	bne.w	8003ed2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d002      	beq.n	8003ddc <HAL_UART_Receive+0x2e>
 8003dd6:	88fb      	ldrh	r3, [r7, #6]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e079      	b.n	8003ed4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2222      	movs	r2, #34	@ 0x22
 8003dea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003df4:	f7fe f946 	bl	8002084 <HAL_GetTick>
 8003df8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	88fa      	ldrh	r2, [r7, #6]
 8003dfe:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	88fa      	ldrh	r2, [r7, #6]
 8003e04:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e0e:	d108      	bne.n	8003e22 <HAL_UART_Receive+0x74>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d104      	bne.n	8003e22 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	61bb      	str	r3, [r7, #24]
 8003e20:	e003      	b.n	8003e2a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e26:	2300      	movs	r3, #0
 8003e28:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003e2a:	e047      	b.n	8003ebc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2200      	movs	r2, #0
 8003e34:	2120      	movs	r1, #32
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f000 f850 	bl	8003edc <UART_WaitOnFlagUntilTimeout>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d005      	beq.n	8003e4e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2220      	movs	r2, #32
 8003e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e042      	b.n	8003ed4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10c      	bne.n	8003e6e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	3302      	adds	r3, #2
 8003e6a:	61bb      	str	r3, [r7, #24]
 8003e6c:	e01f      	b.n	8003eae <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e76:	d007      	beq.n	8003e88 <HAL_UART_Receive+0xda>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d10a      	bne.n	8003e96 <HAL_UART_Receive+0xe8>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d106      	bne.n	8003e96 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	701a      	strb	r2, [r3, #0]
 8003e94:	e008      	b.n	8003ea8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	3301      	adds	r3, #1
 8003eac:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	3b01      	subs	r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1b2      	bne.n	8003e2c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2220      	movs	r2, #32
 8003eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e000      	b.n	8003ed4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003ed2:	2302      	movs	r3, #2
  }
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3720      	adds	r7, #32
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eec:	e03b      	b.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef4:	d037      	beq.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef6:	f7fe f8c5 	bl	8002084 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	6a3a      	ldr	r2, [r7, #32]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d302      	bcc.n	8003f0c <UART_WaitOnFlagUntilTimeout+0x30>
 8003f06:	6a3b      	ldr	r3, [r7, #32]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e03a      	b.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	f003 0304 	and.w	r3, r3, #4
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d023      	beq.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	2b80      	cmp	r3, #128	@ 0x80
 8003f22:	d020      	beq.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	2b40      	cmp	r3, #64	@ 0x40
 8003f28:	d01d      	beq.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0308 	and.w	r3, r3, #8
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d116      	bne.n	8003f66 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 f81d 	bl	8003f8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2208      	movs	r2, #8
 8003f58:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e00f      	b.n	8003f86 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	68ba      	ldr	r2, [r7, #8]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	bf0c      	ite	eq
 8003f76:	2301      	moveq	r3, #1
 8003f78:	2300      	movne	r3, #0
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d0b4      	beq.n	8003eee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3718      	adds	r7, #24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f8e:	b480      	push	{r7}
 8003f90:	b095      	sub	sp, #84	@ 0x54
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	330c      	adds	r3, #12
 8003f9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa0:	e853 3f00 	ldrex	r3, [r3]
 8003fa4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	330c      	adds	r3, #12
 8003fb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fb6:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fbe:	e841 2300 	strex	r3, r2, [r1]
 8003fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1e5      	bne.n	8003f96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	3314      	adds	r3, #20
 8003fd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	6a3b      	ldr	r3, [r7, #32]
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	3314      	adds	r3, #20
 8003fe8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ff0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ff2:	e841 2300 	strex	r3, r2, [r1]
 8003ff6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1e5      	bne.n	8003fca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004002:	2b01      	cmp	r3, #1
 8004004:	d119      	bne.n	800403a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	330c      	adds	r3, #12
 800400c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	e853 3f00 	ldrex	r3, [r3]
 8004014:	60bb      	str	r3, [r7, #8]
   return(result);
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	f023 0310 	bic.w	r3, r3, #16
 800401c:	647b      	str	r3, [r7, #68]	@ 0x44
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	330c      	adds	r3, #12
 8004024:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004026:	61ba      	str	r2, [r7, #24]
 8004028:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402a:	6979      	ldr	r1, [r7, #20]
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	e841 2300 	strex	r3, r2, [r1]
 8004032:	613b      	str	r3, [r7, #16]
   return(result);
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1e5      	bne.n	8004006 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2220      	movs	r2, #32
 800403e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004048:	bf00      	nop
 800404a:	3754      	adds	r7, #84	@ 0x54
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004058:	b0c0      	sub	sp, #256	@ 0x100
 800405a:	af00      	add	r7, sp, #0
 800405c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800406c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004070:	68d9      	ldr	r1, [r3, #12]
 8004072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	ea40 0301 	orr.w	r3, r0, r1
 800407c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800407e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004082:	689a      	ldr	r2, [r3, #8]
 8004084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	431a      	orrs	r2, r3
 800408c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	431a      	orrs	r2, r3
 8004094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	4313      	orrs	r3, r2
 800409c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80040a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80040ac:	f021 010c 	bic.w	r1, r1, #12
 80040b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80040ba:	430b      	orrs	r3, r1
 80040bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80040ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ce:	6999      	ldr	r1, [r3, #24]
 80040d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	ea40 0301 	orr.w	r3, r0, r1
 80040da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	4b8f      	ldr	r3, [pc, #572]	@ (8004320 <UART_SetConfig+0x2cc>)
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d005      	beq.n	80040f4 <UART_SetConfig+0xa0>
 80040e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	4b8d      	ldr	r3, [pc, #564]	@ (8004324 <UART_SetConfig+0x2d0>)
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d104      	bne.n	80040fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80040f4:	f7fe fe82 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 80040f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80040fc:	e003      	b.n	8004106 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80040fe:	f7fe fe69 	bl	8002dd4 <HAL_RCC_GetPCLK1Freq>
 8004102:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410a:	69db      	ldr	r3, [r3, #28]
 800410c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004110:	f040 810c 	bne.w	800432c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004114:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004118:	2200      	movs	r2, #0
 800411a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800411e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004122:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004126:	4622      	mov	r2, r4
 8004128:	462b      	mov	r3, r5
 800412a:	1891      	adds	r1, r2, r2
 800412c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800412e:	415b      	adcs	r3, r3
 8004130:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004132:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004136:	4621      	mov	r1, r4
 8004138:	eb12 0801 	adds.w	r8, r2, r1
 800413c:	4629      	mov	r1, r5
 800413e:	eb43 0901 	adc.w	r9, r3, r1
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800414e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004152:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004156:	4690      	mov	r8, r2
 8004158:	4699      	mov	r9, r3
 800415a:	4623      	mov	r3, r4
 800415c:	eb18 0303 	adds.w	r3, r8, r3
 8004160:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004164:	462b      	mov	r3, r5
 8004166:	eb49 0303 	adc.w	r3, r9, r3
 800416a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800416e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800417a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800417e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004182:	460b      	mov	r3, r1
 8004184:	18db      	adds	r3, r3, r3
 8004186:	653b      	str	r3, [r7, #80]	@ 0x50
 8004188:	4613      	mov	r3, r2
 800418a:	eb42 0303 	adc.w	r3, r2, r3
 800418e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004190:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004194:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004198:	f7fc fd62 	bl	8000c60 <__aeabi_uldivmod>
 800419c:	4602      	mov	r2, r0
 800419e:	460b      	mov	r3, r1
 80041a0:	4b61      	ldr	r3, [pc, #388]	@ (8004328 <UART_SetConfig+0x2d4>)
 80041a2:	fba3 2302 	umull	r2, r3, r3, r2
 80041a6:	095b      	lsrs	r3, r3, #5
 80041a8:	011c      	lsls	r4, r3, #4
 80041aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041ae:	2200      	movs	r2, #0
 80041b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80041b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80041bc:	4642      	mov	r2, r8
 80041be:	464b      	mov	r3, r9
 80041c0:	1891      	adds	r1, r2, r2
 80041c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80041c4:	415b      	adcs	r3, r3
 80041c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80041cc:	4641      	mov	r1, r8
 80041ce:	eb12 0a01 	adds.w	sl, r2, r1
 80041d2:	4649      	mov	r1, r9
 80041d4:	eb43 0b01 	adc.w	fp, r3, r1
 80041d8:	f04f 0200 	mov.w	r2, #0
 80041dc:	f04f 0300 	mov.w	r3, #0
 80041e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80041e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80041e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041ec:	4692      	mov	sl, r2
 80041ee:	469b      	mov	fp, r3
 80041f0:	4643      	mov	r3, r8
 80041f2:	eb1a 0303 	adds.w	r3, sl, r3
 80041f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041fa:	464b      	mov	r3, r9
 80041fc:	eb4b 0303 	adc.w	r3, fp, r3
 8004200:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004210:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004214:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004218:	460b      	mov	r3, r1
 800421a:	18db      	adds	r3, r3, r3
 800421c:	643b      	str	r3, [r7, #64]	@ 0x40
 800421e:	4613      	mov	r3, r2
 8004220:	eb42 0303 	adc.w	r3, r2, r3
 8004224:	647b      	str	r3, [r7, #68]	@ 0x44
 8004226:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800422a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800422e:	f7fc fd17 	bl	8000c60 <__aeabi_uldivmod>
 8004232:	4602      	mov	r2, r0
 8004234:	460b      	mov	r3, r1
 8004236:	4611      	mov	r1, r2
 8004238:	4b3b      	ldr	r3, [pc, #236]	@ (8004328 <UART_SetConfig+0x2d4>)
 800423a:	fba3 2301 	umull	r2, r3, r3, r1
 800423e:	095b      	lsrs	r3, r3, #5
 8004240:	2264      	movs	r2, #100	@ 0x64
 8004242:	fb02 f303 	mul.w	r3, r2, r3
 8004246:	1acb      	subs	r3, r1, r3
 8004248:	00db      	lsls	r3, r3, #3
 800424a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800424e:	4b36      	ldr	r3, [pc, #216]	@ (8004328 <UART_SetConfig+0x2d4>)
 8004250:	fba3 2302 	umull	r2, r3, r3, r2
 8004254:	095b      	lsrs	r3, r3, #5
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800425c:	441c      	add	r4, r3
 800425e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004262:	2200      	movs	r2, #0
 8004264:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004268:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800426c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004270:	4642      	mov	r2, r8
 8004272:	464b      	mov	r3, r9
 8004274:	1891      	adds	r1, r2, r2
 8004276:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004278:	415b      	adcs	r3, r3
 800427a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800427c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004280:	4641      	mov	r1, r8
 8004282:	1851      	adds	r1, r2, r1
 8004284:	6339      	str	r1, [r7, #48]	@ 0x30
 8004286:	4649      	mov	r1, r9
 8004288:	414b      	adcs	r3, r1
 800428a:	637b      	str	r3, [r7, #52]	@ 0x34
 800428c:	f04f 0200 	mov.w	r2, #0
 8004290:	f04f 0300 	mov.w	r3, #0
 8004294:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004298:	4659      	mov	r1, fp
 800429a:	00cb      	lsls	r3, r1, #3
 800429c:	4651      	mov	r1, sl
 800429e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042a2:	4651      	mov	r1, sl
 80042a4:	00ca      	lsls	r2, r1, #3
 80042a6:	4610      	mov	r0, r2
 80042a8:	4619      	mov	r1, r3
 80042aa:	4603      	mov	r3, r0
 80042ac:	4642      	mov	r2, r8
 80042ae:	189b      	adds	r3, r3, r2
 80042b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80042b4:	464b      	mov	r3, r9
 80042b6:	460a      	mov	r2, r1
 80042b8:	eb42 0303 	adc.w	r3, r2, r3
 80042bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80042cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80042d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80042d4:	460b      	mov	r3, r1
 80042d6:	18db      	adds	r3, r3, r3
 80042d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042da:	4613      	mov	r3, r2
 80042dc:	eb42 0303 	adc.w	r3, r2, r3
 80042e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80042ea:	f7fc fcb9 	bl	8000c60 <__aeabi_uldivmod>
 80042ee:	4602      	mov	r2, r0
 80042f0:	460b      	mov	r3, r1
 80042f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <UART_SetConfig+0x2d4>)
 80042f4:	fba3 1302 	umull	r1, r3, r3, r2
 80042f8:	095b      	lsrs	r3, r3, #5
 80042fa:	2164      	movs	r1, #100	@ 0x64
 80042fc:	fb01 f303 	mul.w	r3, r1, r3
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	3332      	adds	r3, #50	@ 0x32
 8004306:	4a08      	ldr	r2, [pc, #32]	@ (8004328 <UART_SetConfig+0x2d4>)
 8004308:	fba2 2303 	umull	r2, r3, r2, r3
 800430c:	095b      	lsrs	r3, r3, #5
 800430e:	f003 0207 	and.w	r2, r3, #7
 8004312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4422      	add	r2, r4
 800431a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800431c:	e106      	b.n	800452c <UART_SetConfig+0x4d8>
 800431e:	bf00      	nop
 8004320:	40011000 	.word	0x40011000
 8004324:	40011400 	.word	0x40011400
 8004328:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800432c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004330:	2200      	movs	r2, #0
 8004332:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004336:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800433a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800433e:	4642      	mov	r2, r8
 8004340:	464b      	mov	r3, r9
 8004342:	1891      	adds	r1, r2, r2
 8004344:	6239      	str	r1, [r7, #32]
 8004346:	415b      	adcs	r3, r3
 8004348:	627b      	str	r3, [r7, #36]	@ 0x24
 800434a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800434e:	4641      	mov	r1, r8
 8004350:	1854      	adds	r4, r2, r1
 8004352:	4649      	mov	r1, r9
 8004354:	eb43 0501 	adc.w	r5, r3, r1
 8004358:	f04f 0200 	mov.w	r2, #0
 800435c:	f04f 0300 	mov.w	r3, #0
 8004360:	00eb      	lsls	r3, r5, #3
 8004362:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004366:	00e2      	lsls	r2, r4, #3
 8004368:	4614      	mov	r4, r2
 800436a:	461d      	mov	r5, r3
 800436c:	4643      	mov	r3, r8
 800436e:	18e3      	adds	r3, r4, r3
 8004370:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004374:	464b      	mov	r3, r9
 8004376:	eb45 0303 	adc.w	r3, r5, r3
 800437a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800437e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800438a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800438e:	f04f 0200 	mov.w	r2, #0
 8004392:	f04f 0300 	mov.w	r3, #0
 8004396:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800439a:	4629      	mov	r1, r5
 800439c:	008b      	lsls	r3, r1, #2
 800439e:	4621      	mov	r1, r4
 80043a0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043a4:	4621      	mov	r1, r4
 80043a6:	008a      	lsls	r2, r1, #2
 80043a8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80043ac:	f7fc fc58 	bl	8000c60 <__aeabi_uldivmod>
 80043b0:	4602      	mov	r2, r0
 80043b2:	460b      	mov	r3, r1
 80043b4:	4b60      	ldr	r3, [pc, #384]	@ (8004538 <UART_SetConfig+0x4e4>)
 80043b6:	fba3 2302 	umull	r2, r3, r3, r2
 80043ba:	095b      	lsrs	r3, r3, #5
 80043bc:	011c      	lsls	r4, r3, #4
 80043be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043c2:	2200      	movs	r2, #0
 80043c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043c8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80043cc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80043d0:	4642      	mov	r2, r8
 80043d2:	464b      	mov	r3, r9
 80043d4:	1891      	adds	r1, r2, r2
 80043d6:	61b9      	str	r1, [r7, #24]
 80043d8:	415b      	adcs	r3, r3
 80043da:	61fb      	str	r3, [r7, #28]
 80043dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043e0:	4641      	mov	r1, r8
 80043e2:	1851      	adds	r1, r2, r1
 80043e4:	6139      	str	r1, [r7, #16]
 80043e6:	4649      	mov	r1, r9
 80043e8:	414b      	adcs	r3, r1
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	f04f 0300 	mov.w	r3, #0
 80043f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043f8:	4659      	mov	r1, fp
 80043fa:	00cb      	lsls	r3, r1, #3
 80043fc:	4651      	mov	r1, sl
 80043fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004402:	4651      	mov	r1, sl
 8004404:	00ca      	lsls	r2, r1, #3
 8004406:	4610      	mov	r0, r2
 8004408:	4619      	mov	r1, r3
 800440a:	4603      	mov	r3, r0
 800440c:	4642      	mov	r2, r8
 800440e:	189b      	adds	r3, r3, r2
 8004410:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004414:	464b      	mov	r3, r9
 8004416:	460a      	mov	r2, r1
 8004418:	eb42 0303 	adc.w	r3, r2, r3
 800441c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	67bb      	str	r3, [r7, #120]	@ 0x78
 800442a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800442c:	f04f 0200 	mov.w	r2, #0
 8004430:	f04f 0300 	mov.w	r3, #0
 8004434:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004438:	4649      	mov	r1, r9
 800443a:	008b      	lsls	r3, r1, #2
 800443c:	4641      	mov	r1, r8
 800443e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004442:	4641      	mov	r1, r8
 8004444:	008a      	lsls	r2, r1, #2
 8004446:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800444a:	f7fc fc09 	bl	8000c60 <__aeabi_uldivmod>
 800444e:	4602      	mov	r2, r0
 8004450:	460b      	mov	r3, r1
 8004452:	4611      	mov	r1, r2
 8004454:	4b38      	ldr	r3, [pc, #224]	@ (8004538 <UART_SetConfig+0x4e4>)
 8004456:	fba3 2301 	umull	r2, r3, r3, r1
 800445a:	095b      	lsrs	r3, r3, #5
 800445c:	2264      	movs	r2, #100	@ 0x64
 800445e:	fb02 f303 	mul.w	r3, r2, r3
 8004462:	1acb      	subs	r3, r1, r3
 8004464:	011b      	lsls	r3, r3, #4
 8004466:	3332      	adds	r3, #50	@ 0x32
 8004468:	4a33      	ldr	r2, [pc, #204]	@ (8004538 <UART_SetConfig+0x4e4>)
 800446a:	fba2 2303 	umull	r2, r3, r2, r3
 800446e:	095b      	lsrs	r3, r3, #5
 8004470:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004474:	441c      	add	r4, r3
 8004476:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800447a:	2200      	movs	r2, #0
 800447c:	673b      	str	r3, [r7, #112]	@ 0x70
 800447e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004480:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004484:	4642      	mov	r2, r8
 8004486:	464b      	mov	r3, r9
 8004488:	1891      	adds	r1, r2, r2
 800448a:	60b9      	str	r1, [r7, #8]
 800448c:	415b      	adcs	r3, r3
 800448e:	60fb      	str	r3, [r7, #12]
 8004490:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004494:	4641      	mov	r1, r8
 8004496:	1851      	adds	r1, r2, r1
 8004498:	6039      	str	r1, [r7, #0]
 800449a:	4649      	mov	r1, r9
 800449c:	414b      	adcs	r3, r1
 800449e:	607b      	str	r3, [r7, #4]
 80044a0:	f04f 0200 	mov.w	r2, #0
 80044a4:	f04f 0300 	mov.w	r3, #0
 80044a8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80044ac:	4659      	mov	r1, fp
 80044ae:	00cb      	lsls	r3, r1, #3
 80044b0:	4651      	mov	r1, sl
 80044b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044b6:	4651      	mov	r1, sl
 80044b8:	00ca      	lsls	r2, r1, #3
 80044ba:	4610      	mov	r0, r2
 80044bc:	4619      	mov	r1, r3
 80044be:	4603      	mov	r3, r0
 80044c0:	4642      	mov	r2, r8
 80044c2:	189b      	adds	r3, r3, r2
 80044c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044c6:	464b      	mov	r3, r9
 80044c8:	460a      	mov	r2, r1
 80044ca:	eb42 0303 	adc.w	r3, r2, r3
 80044ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80044da:	667a      	str	r2, [r7, #100]	@ 0x64
 80044dc:	f04f 0200 	mov.w	r2, #0
 80044e0:	f04f 0300 	mov.w	r3, #0
 80044e4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80044e8:	4649      	mov	r1, r9
 80044ea:	008b      	lsls	r3, r1, #2
 80044ec:	4641      	mov	r1, r8
 80044ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044f2:	4641      	mov	r1, r8
 80044f4:	008a      	lsls	r2, r1, #2
 80044f6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80044fa:	f7fc fbb1 	bl	8000c60 <__aeabi_uldivmod>
 80044fe:	4602      	mov	r2, r0
 8004500:	460b      	mov	r3, r1
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <UART_SetConfig+0x4e4>)
 8004504:	fba3 1302 	umull	r1, r3, r3, r2
 8004508:	095b      	lsrs	r3, r3, #5
 800450a:	2164      	movs	r1, #100	@ 0x64
 800450c:	fb01 f303 	mul.w	r3, r1, r3
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	3332      	adds	r3, #50	@ 0x32
 8004516:	4a08      	ldr	r2, [pc, #32]	@ (8004538 <UART_SetConfig+0x4e4>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	095b      	lsrs	r3, r3, #5
 800451e:	f003 020f 	and.w	r2, r3, #15
 8004522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4422      	add	r2, r4
 800452a:	609a      	str	r2, [r3, #8]
}
 800452c:	bf00      	nop
 800452e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004532:	46bd      	mov	sp, r7
 8004534:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004538:	51eb851f 	.word	0x51eb851f

0800453c <cosf>:
 800453c:	ee10 3a10 	vmov	r3, s0
 8004540:	b507      	push	{r0, r1, r2, lr}
 8004542:	4a1e      	ldr	r2, [pc, #120]	@ (80045bc <cosf+0x80>)
 8004544:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004548:	4293      	cmp	r3, r2
 800454a:	d806      	bhi.n	800455a <cosf+0x1e>
 800454c:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80045c0 <cosf+0x84>
 8004550:	b003      	add	sp, #12
 8004552:	f85d eb04 	ldr.w	lr, [sp], #4
 8004556:	f000 b87b 	b.w	8004650 <__kernel_cosf>
 800455a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800455e:	d304      	bcc.n	800456a <cosf+0x2e>
 8004560:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004564:	b003      	add	sp, #12
 8004566:	f85d fb04 	ldr.w	pc, [sp], #4
 800456a:	4668      	mov	r0, sp
 800456c:	f000 f910 	bl	8004790 <__ieee754_rem_pio2f>
 8004570:	f000 0003 	and.w	r0, r0, #3
 8004574:	2801      	cmp	r0, #1
 8004576:	d009      	beq.n	800458c <cosf+0x50>
 8004578:	2802      	cmp	r0, #2
 800457a:	d010      	beq.n	800459e <cosf+0x62>
 800457c:	b9b0      	cbnz	r0, 80045ac <cosf+0x70>
 800457e:	eddd 0a01 	vldr	s1, [sp, #4]
 8004582:	ed9d 0a00 	vldr	s0, [sp]
 8004586:	f000 f863 	bl	8004650 <__kernel_cosf>
 800458a:	e7eb      	b.n	8004564 <cosf+0x28>
 800458c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004590:	ed9d 0a00 	vldr	s0, [sp]
 8004594:	f000 f8b4 	bl	8004700 <__kernel_sinf>
 8004598:	eeb1 0a40 	vneg.f32	s0, s0
 800459c:	e7e2      	b.n	8004564 <cosf+0x28>
 800459e:	eddd 0a01 	vldr	s1, [sp, #4]
 80045a2:	ed9d 0a00 	vldr	s0, [sp]
 80045a6:	f000 f853 	bl	8004650 <__kernel_cosf>
 80045aa:	e7f5      	b.n	8004598 <cosf+0x5c>
 80045ac:	eddd 0a01 	vldr	s1, [sp, #4]
 80045b0:	ed9d 0a00 	vldr	s0, [sp]
 80045b4:	2001      	movs	r0, #1
 80045b6:	f000 f8a3 	bl	8004700 <__kernel_sinf>
 80045ba:	e7d3      	b.n	8004564 <cosf+0x28>
 80045bc:	3f490fd8 	.word	0x3f490fd8
 80045c0:	00000000 	.word	0x00000000

080045c4 <sinf>:
 80045c4:	ee10 3a10 	vmov	r3, s0
 80045c8:	b507      	push	{r0, r1, r2, lr}
 80045ca:	4a1f      	ldr	r2, [pc, #124]	@ (8004648 <sinf+0x84>)
 80045cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d807      	bhi.n	80045e4 <sinf+0x20>
 80045d4:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800464c <sinf+0x88>
 80045d8:	2000      	movs	r0, #0
 80045da:	b003      	add	sp, #12
 80045dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80045e0:	f000 b88e 	b.w	8004700 <__kernel_sinf>
 80045e4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80045e8:	d304      	bcc.n	80045f4 <sinf+0x30>
 80045ea:	ee30 0a40 	vsub.f32	s0, s0, s0
 80045ee:	b003      	add	sp, #12
 80045f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80045f4:	4668      	mov	r0, sp
 80045f6:	f000 f8cb 	bl	8004790 <__ieee754_rem_pio2f>
 80045fa:	f000 0003 	and.w	r0, r0, #3
 80045fe:	2801      	cmp	r0, #1
 8004600:	d00a      	beq.n	8004618 <sinf+0x54>
 8004602:	2802      	cmp	r0, #2
 8004604:	d00f      	beq.n	8004626 <sinf+0x62>
 8004606:	b9c0      	cbnz	r0, 800463a <sinf+0x76>
 8004608:	eddd 0a01 	vldr	s1, [sp, #4]
 800460c:	ed9d 0a00 	vldr	s0, [sp]
 8004610:	2001      	movs	r0, #1
 8004612:	f000 f875 	bl	8004700 <__kernel_sinf>
 8004616:	e7ea      	b.n	80045ee <sinf+0x2a>
 8004618:	eddd 0a01 	vldr	s1, [sp, #4]
 800461c:	ed9d 0a00 	vldr	s0, [sp]
 8004620:	f000 f816 	bl	8004650 <__kernel_cosf>
 8004624:	e7e3      	b.n	80045ee <sinf+0x2a>
 8004626:	eddd 0a01 	vldr	s1, [sp, #4]
 800462a:	ed9d 0a00 	vldr	s0, [sp]
 800462e:	2001      	movs	r0, #1
 8004630:	f000 f866 	bl	8004700 <__kernel_sinf>
 8004634:	eeb1 0a40 	vneg.f32	s0, s0
 8004638:	e7d9      	b.n	80045ee <sinf+0x2a>
 800463a:	eddd 0a01 	vldr	s1, [sp, #4]
 800463e:	ed9d 0a00 	vldr	s0, [sp]
 8004642:	f000 f805 	bl	8004650 <__kernel_cosf>
 8004646:	e7f5      	b.n	8004634 <sinf+0x70>
 8004648:	3f490fd8 	.word	0x3f490fd8
 800464c:	00000000 	.word	0x00000000

08004650 <__kernel_cosf>:
 8004650:	ee10 3a10 	vmov	r3, s0
 8004654:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004658:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800465c:	eef0 6a40 	vmov.f32	s13, s0
 8004660:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004664:	d204      	bcs.n	8004670 <__kernel_cosf+0x20>
 8004666:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800466a:	ee17 2a90 	vmov	r2, s15
 800466e:	b342      	cbz	r2, 80046c2 <__kernel_cosf+0x72>
 8004670:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004674:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80046e0 <__kernel_cosf+0x90>
 8004678:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80046e4 <__kernel_cosf+0x94>
 800467c:	4a1a      	ldr	r2, [pc, #104]	@ (80046e8 <__kernel_cosf+0x98>)
 800467e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004682:	4293      	cmp	r3, r2
 8004684:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80046ec <__kernel_cosf+0x9c>
 8004688:	eee6 7a07 	vfma.f32	s15, s12, s14
 800468c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 80046f0 <__kernel_cosf+0xa0>
 8004690:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004694:	eddf 7a17 	vldr	s15, [pc, #92]	@ 80046f4 <__kernel_cosf+0xa4>
 8004698:	eee6 7a07 	vfma.f32	s15, s12, s14
 800469c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 80046f8 <__kernel_cosf+0xa8>
 80046a0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80046a4:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80046a8:	ee26 6a07 	vmul.f32	s12, s12, s14
 80046ac:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80046b0:	eee7 0a06 	vfma.f32	s1, s14, s12
 80046b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046b8:	d804      	bhi.n	80046c4 <__kernel_cosf+0x74>
 80046ba:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80046be:	ee30 0a67 	vsub.f32	s0, s0, s15
 80046c2:	4770      	bx	lr
 80046c4:	4a0d      	ldr	r2, [pc, #52]	@ (80046fc <__kernel_cosf+0xac>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	bf9a      	itte	ls
 80046ca:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80046ce:	ee07 3a10 	vmovls	s14, r3
 80046d2:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80046d6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80046da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80046de:	e7ec      	b.n	80046ba <__kernel_cosf+0x6a>
 80046e0:	ad47d74e 	.word	0xad47d74e
 80046e4:	310f74f6 	.word	0x310f74f6
 80046e8:	3e999999 	.word	0x3e999999
 80046ec:	b493f27c 	.word	0xb493f27c
 80046f0:	37d00d01 	.word	0x37d00d01
 80046f4:	bab60b61 	.word	0xbab60b61
 80046f8:	3d2aaaab 	.word	0x3d2aaaab
 80046fc:	3f480000 	.word	0x3f480000

08004700 <__kernel_sinf>:
 8004700:	ee10 3a10 	vmov	r3, s0
 8004704:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004708:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800470c:	d204      	bcs.n	8004718 <__kernel_sinf+0x18>
 800470e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004712:	ee17 3a90 	vmov	r3, s15
 8004716:	b35b      	cbz	r3, 8004770 <__kernel_sinf+0x70>
 8004718:	ee20 7a00 	vmul.f32	s14, s0, s0
 800471c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8004774 <__kernel_sinf+0x74>
 8004720:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8004778 <__kernel_sinf+0x78>
 8004724:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004728:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800477c <__kernel_sinf+0x7c>
 800472c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004730:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8004780 <__kernel_sinf+0x80>
 8004734:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004738:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8004784 <__kernel_sinf+0x84>
 800473c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8004740:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004744:	b930      	cbnz	r0, 8004754 <__kernel_sinf+0x54>
 8004746:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8004788 <__kernel_sinf+0x88>
 800474a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800474e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8004752:	4770      	bx	lr
 8004754:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004758:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800475c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8004760:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8004764:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800478c <__kernel_sinf+0x8c>
 8004768:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800476c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	2f2ec9d3 	.word	0x2f2ec9d3
 8004778:	b2d72f34 	.word	0xb2d72f34
 800477c:	3638ef1b 	.word	0x3638ef1b
 8004780:	b9500d01 	.word	0xb9500d01
 8004784:	3c088889 	.word	0x3c088889
 8004788:	be2aaaab 	.word	0xbe2aaaab
 800478c:	3e2aaaab 	.word	0x3e2aaaab

08004790 <__ieee754_rem_pio2f>:
 8004790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004792:	ee10 6a10 	vmov	r6, s0
 8004796:	4b88      	ldr	r3, [pc, #544]	@ (80049b8 <__ieee754_rem_pio2f+0x228>)
 8004798:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800479c:	429d      	cmp	r5, r3
 800479e:	b087      	sub	sp, #28
 80047a0:	4604      	mov	r4, r0
 80047a2:	d805      	bhi.n	80047b0 <__ieee754_rem_pio2f+0x20>
 80047a4:	2300      	movs	r3, #0
 80047a6:	ed80 0a00 	vstr	s0, [r0]
 80047aa:	6043      	str	r3, [r0, #4]
 80047ac:	2000      	movs	r0, #0
 80047ae:	e022      	b.n	80047f6 <__ieee754_rem_pio2f+0x66>
 80047b0:	4b82      	ldr	r3, [pc, #520]	@ (80049bc <__ieee754_rem_pio2f+0x22c>)
 80047b2:	429d      	cmp	r5, r3
 80047b4:	d83a      	bhi.n	800482c <__ieee754_rem_pio2f+0x9c>
 80047b6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80047ba:	2e00      	cmp	r6, #0
 80047bc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80049c0 <__ieee754_rem_pio2f+0x230>
 80047c0:	4a80      	ldr	r2, [pc, #512]	@ (80049c4 <__ieee754_rem_pio2f+0x234>)
 80047c2:	f023 030f 	bic.w	r3, r3, #15
 80047c6:	dd18      	ble.n	80047fa <__ieee754_rem_pio2f+0x6a>
 80047c8:	4293      	cmp	r3, r2
 80047ca:	ee70 7a47 	vsub.f32	s15, s0, s14
 80047ce:	bf09      	itett	eq
 80047d0:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80049c8 <__ieee754_rem_pio2f+0x238>
 80047d4:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80049cc <__ieee754_rem_pio2f+0x23c>
 80047d8:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80049d0 <__ieee754_rem_pio2f+0x240>
 80047dc:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80047e0:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80047e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80047e8:	ed80 7a00 	vstr	s14, [r0]
 80047ec:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80047f0:	edc0 7a01 	vstr	s15, [r0, #4]
 80047f4:	2001      	movs	r0, #1
 80047f6:	b007      	add	sp, #28
 80047f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047fa:	4293      	cmp	r3, r2
 80047fc:	ee70 7a07 	vadd.f32	s15, s0, s14
 8004800:	bf09      	itett	eq
 8004802:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80049c8 <__ieee754_rem_pio2f+0x238>
 8004806:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80049cc <__ieee754_rem_pio2f+0x23c>
 800480a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80049d0 <__ieee754_rem_pio2f+0x240>
 800480e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8004812:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004816:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800481a:	ed80 7a00 	vstr	s14, [r0]
 800481e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004822:	edc0 7a01 	vstr	s15, [r0, #4]
 8004826:	f04f 30ff 	mov.w	r0, #4294967295
 800482a:	e7e4      	b.n	80047f6 <__ieee754_rem_pio2f+0x66>
 800482c:	4b69      	ldr	r3, [pc, #420]	@ (80049d4 <__ieee754_rem_pio2f+0x244>)
 800482e:	429d      	cmp	r5, r3
 8004830:	d873      	bhi.n	800491a <__ieee754_rem_pio2f+0x18a>
 8004832:	f000 f8dd 	bl	80049f0 <fabsf>
 8004836:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80049d8 <__ieee754_rem_pio2f+0x248>
 800483a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800483e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004842:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004846:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800484a:	ee17 0a90 	vmov	r0, s15
 800484e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80049c0 <__ieee754_rem_pio2f+0x230>
 8004852:	eea7 0a67 	vfms.f32	s0, s14, s15
 8004856:	281f      	cmp	r0, #31
 8004858:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80049cc <__ieee754_rem_pio2f+0x23c>
 800485c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004860:	eeb1 6a47 	vneg.f32	s12, s14
 8004864:	ee70 6a67 	vsub.f32	s13, s0, s15
 8004868:	ee16 1a90 	vmov	r1, s13
 800486c:	dc09      	bgt.n	8004882 <__ieee754_rem_pio2f+0xf2>
 800486e:	4a5b      	ldr	r2, [pc, #364]	@ (80049dc <__ieee754_rem_pio2f+0x24c>)
 8004870:	1e47      	subs	r7, r0, #1
 8004872:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8004876:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800487a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800487e:	4293      	cmp	r3, r2
 8004880:	d107      	bne.n	8004892 <__ieee754_rem_pio2f+0x102>
 8004882:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8004886:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800488a:	2a08      	cmp	r2, #8
 800488c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8004890:	dc14      	bgt.n	80048bc <__ieee754_rem_pio2f+0x12c>
 8004892:	6021      	str	r1, [r4, #0]
 8004894:	ed94 7a00 	vldr	s14, [r4]
 8004898:	ee30 0a47 	vsub.f32	s0, s0, s14
 800489c:	2e00      	cmp	r6, #0
 800489e:	ee30 0a67 	vsub.f32	s0, s0, s15
 80048a2:	ed84 0a01 	vstr	s0, [r4, #4]
 80048a6:	daa6      	bge.n	80047f6 <__ieee754_rem_pio2f+0x66>
 80048a8:	eeb1 7a47 	vneg.f32	s14, s14
 80048ac:	eeb1 0a40 	vneg.f32	s0, s0
 80048b0:	ed84 7a00 	vstr	s14, [r4]
 80048b4:	ed84 0a01 	vstr	s0, [r4, #4]
 80048b8:	4240      	negs	r0, r0
 80048ba:	e79c      	b.n	80047f6 <__ieee754_rem_pio2f+0x66>
 80048bc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80049c8 <__ieee754_rem_pio2f+0x238>
 80048c0:	eef0 6a40 	vmov.f32	s13, s0
 80048c4:	eee6 6a25 	vfma.f32	s13, s12, s11
 80048c8:	ee70 7a66 	vsub.f32	s15, s0, s13
 80048cc:	eee6 7a25 	vfma.f32	s15, s12, s11
 80048d0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80049d0 <__ieee754_rem_pio2f+0x240>
 80048d4:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80048d8:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80048dc:	ee15 2a90 	vmov	r2, s11
 80048e0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80048e4:	1a5b      	subs	r3, r3, r1
 80048e6:	2b19      	cmp	r3, #25
 80048e8:	dc04      	bgt.n	80048f4 <__ieee754_rem_pio2f+0x164>
 80048ea:	edc4 5a00 	vstr	s11, [r4]
 80048ee:	eeb0 0a66 	vmov.f32	s0, s13
 80048f2:	e7cf      	b.n	8004894 <__ieee754_rem_pio2f+0x104>
 80048f4:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80049e0 <__ieee754_rem_pio2f+0x250>
 80048f8:	eeb0 0a66 	vmov.f32	s0, s13
 80048fc:	eea6 0a25 	vfma.f32	s0, s12, s11
 8004900:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8004904:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80049e4 <__ieee754_rem_pio2f+0x254>
 8004908:	eee6 7a25 	vfma.f32	s15, s12, s11
 800490c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8004910:	ee30 7a67 	vsub.f32	s14, s0, s15
 8004914:	ed84 7a00 	vstr	s14, [r4]
 8004918:	e7bc      	b.n	8004894 <__ieee754_rem_pio2f+0x104>
 800491a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800491e:	d306      	bcc.n	800492e <__ieee754_rem_pio2f+0x19e>
 8004920:	ee70 7a40 	vsub.f32	s15, s0, s0
 8004924:	edc0 7a01 	vstr	s15, [r0, #4]
 8004928:	edc0 7a00 	vstr	s15, [r0]
 800492c:	e73e      	b.n	80047ac <__ieee754_rem_pio2f+0x1c>
 800492e:	15ea      	asrs	r2, r5, #23
 8004930:	3a86      	subs	r2, #134	@ 0x86
 8004932:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8004936:	ee07 3a90 	vmov	s15, r3
 800493a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800493e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80049e8 <__ieee754_rem_pio2f+0x258>
 8004942:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004946:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800494a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800494e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004952:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8004956:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800495a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800495e:	ed8d 7a04 	vstr	s14, [sp, #16]
 8004962:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004966:	eef5 7a40 	vcmp.f32	s15, #0.0
 800496a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800496e:	edcd 7a05 	vstr	s15, [sp, #20]
 8004972:	d11e      	bne.n	80049b2 <__ieee754_rem_pio2f+0x222>
 8004974:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8004978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800497c:	bf0c      	ite	eq
 800497e:	2301      	moveq	r3, #1
 8004980:	2302      	movne	r3, #2
 8004982:	491a      	ldr	r1, [pc, #104]	@ (80049ec <__ieee754_rem_pio2f+0x25c>)
 8004984:	9101      	str	r1, [sp, #4]
 8004986:	2102      	movs	r1, #2
 8004988:	9100      	str	r1, [sp, #0]
 800498a:	a803      	add	r0, sp, #12
 800498c:	4621      	mov	r1, r4
 800498e:	f000 f837 	bl	8004a00 <__kernel_rem_pio2f>
 8004992:	2e00      	cmp	r6, #0
 8004994:	f6bf af2f 	bge.w	80047f6 <__ieee754_rem_pio2f+0x66>
 8004998:	edd4 7a00 	vldr	s15, [r4]
 800499c:	eef1 7a67 	vneg.f32	s15, s15
 80049a0:	edc4 7a00 	vstr	s15, [r4]
 80049a4:	edd4 7a01 	vldr	s15, [r4, #4]
 80049a8:	eef1 7a67 	vneg.f32	s15, s15
 80049ac:	edc4 7a01 	vstr	s15, [r4, #4]
 80049b0:	e782      	b.n	80048b8 <__ieee754_rem_pio2f+0x128>
 80049b2:	2303      	movs	r3, #3
 80049b4:	e7e5      	b.n	8004982 <__ieee754_rem_pio2f+0x1f2>
 80049b6:	bf00      	nop
 80049b8:	3f490fd8 	.word	0x3f490fd8
 80049bc:	4016cbe3 	.word	0x4016cbe3
 80049c0:	3fc90f80 	.word	0x3fc90f80
 80049c4:	3fc90fd0 	.word	0x3fc90fd0
 80049c8:	37354400 	.word	0x37354400
 80049cc:	37354443 	.word	0x37354443
 80049d0:	2e85a308 	.word	0x2e85a308
 80049d4:	43490f80 	.word	0x43490f80
 80049d8:	3f22f984 	.word	0x3f22f984
 80049dc:	080050e4 	.word	0x080050e4
 80049e0:	2e85a300 	.word	0x2e85a300
 80049e4:	248d3132 	.word	0x248d3132
 80049e8:	43800000 	.word	0x43800000
 80049ec:	08005164 	.word	0x08005164

080049f0 <fabsf>:
 80049f0:	ee10 3a10 	vmov	r3, s0
 80049f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049f8:	ee00 3a10 	vmov	s0, r3
 80049fc:	4770      	bx	lr
	...

08004a00 <__kernel_rem_pio2f>:
 8004a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a04:	ed2d 8b04 	vpush	{d8-d9}
 8004a08:	b0d9      	sub	sp, #356	@ 0x164
 8004a0a:	4690      	mov	r8, r2
 8004a0c:	9001      	str	r0, [sp, #4]
 8004a0e:	4ab9      	ldr	r2, [pc, #740]	@ (8004cf4 <__kernel_rem_pio2f+0x2f4>)
 8004a10:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8004a12:	f118 0f04 	cmn.w	r8, #4
 8004a16:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8004a1a:	460f      	mov	r7, r1
 8004a1c:	f103 3bff 	add.w	fp, r3, #4294967295
 8004a20:	db27      	blt.n	8004a72 <__kernel_rem_pio2f+0x72>
 8004a22:	f1b8 0203 	subs.w	r2, r8, #3
 8004a26:	bf48      	it	mi
 8004a28:	f108 0204 	addmi.w	r2, r8, #4
 8004a2c:	10d2      	asrs	r2, r2, #3
 8004a2e:	1c55      	adds	r5, r2, #1
 8004a30:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8004a32:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8004d04 <__kernel_rem_pio2f+0x304>
 8004a36:	00e8      	lsls	r0, r5, #3
 8004a38:	eba2 060b 	sub.w	r6, r2, fp
 8004a3c:	9002      	str	r0, [sp, #8]
 8004a3e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8004a42:	eb0a 0c0b 	add.w	ip, sl, fp
 8004a46:	ac1c      	add	r4, sp, #112	@ 0x70
 8004a48:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	4560      	cmp	r0, ip
 8004a50:	dd11      	ble.n	8004a76 <__kernel_rem_pio2f+0x76>
 8004a52:	a91c      	add	r1, sp, #112	@ 0x70
 8004a54:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8004a58:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8004a5c:	f04f 0c00 	mov.w	ip, #0
 8004a60:	45d4      	cmp	ip, sl
 8004a62:	dc27      	bgt.n	8004ab4 <__kernel_rem_pio2f+0xb4>
 8004a64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004a68:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 8004d04 <__kernel_rem_pio2f+0x304>
 8004a6c:	4606      	mov	r6, r0
 8004a6e:	2400      	movs	r4, #0
 8004a70:	e016      	b.n	8004aa0 <__kernel_rem_pio2f+0xa0>
 8004a72:	2200      	movs	r2, #0
 8004a74:	e7db      	b.n	8004a2e <__kernel_rem_pio2f+0x2e>
 8004a76:	42c6      	cmn	r6, r0
 8004a78:	bf5d      	ittte	pl
 8004a7a:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8004a7e:	ee07 1a90 	vmovpl	s15, r1
 8004a82:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8004a86:	eef0 7a47 	vmovmi.f32	s15, s14
 8004a8a:	ece4 7a01 	vstmia	r4!, {s15}
 8004a8e:	3001      	adds	r0, #1
 8004a90:	e7dd      	b.n	8004a4e <__kernel_rem_pio2f+0x4e>
 8004a92:	ecfe 6a01 	vldmia	lr!, {s13}
 8004a96:	ed96 7a00 	vldr	s14, [r6]
 8004a9a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004a9e:	3401      	adds	r4, #1
 8004aa0:	455c      	cmp	r4, fp
 8004aa2:	f1a6 0604 	sub.w	r6, r6, #4
 8004aa6:	ddf4      	ble.n	8004a92 <__kernel_rem_pio2f+0x92>
 8004aa8:	ece9 7a01 	vstmia	r9!, {s15}
 8004aac:	f10c 0c01 	add.w	ip, ip, #1
 8004ab0:	3004      	adds	r0, #4
 8004ab2:	e7d5      	b.n	8004a60 <__kernel_rem_pio2f+0x60>
 8004ab4:	a908      	add	r1, sp, #32
 8004ab6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004aba:	9104      	str	r1, [sp, #16]
 8004abc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8004abe:	eddf 8a90 	vldr	s17, [pc, #576]	@ 8004d00 <__kernel_rem_pio2f+0x300>
 8004ac2:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 8004cfc <__kernel_rem_pio2f+0x2fc>
 8004ac6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004aca:	9203      	str	r2, [sp, #12]
 8004acc:	4654      	mov	r4, sl
 8004ace:	00a2      	lsls	r2, r4, #2
 8004ad0:	9205      	str	r2, [sp, #20]
 8004ad2:	aa58      	add	r2, sp, #352	@ 0x160
 8004ad4:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8004ad8:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8004adc:	a944      	add	r1, sp, #272	@ 0x110
 8004ade:	aa08      	add	r2, sp, #32
 8004ae0:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8004ae4:	4694      	mov	ip, r2
 8004ae6:	4626      	mov	r6, r4
 8004ae8:	2e00      	cmp	r6, #0
 8004aea:	f1a0 0004 	sub.w	r0, r0, #4
 8004aee:	dc4c      	bgt.n	8004b8a <__kernel_rem_pio2f+0x18a>
 8004af0:	4628      	mov	r0, r5
 8004af2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004af6:	f000 f9f5 	bl	8004ee4 <scalbnf>
 8004afa:	eeb0 8a40 	vmov.f32	s16, s0
 8004afe:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8004b02:	ee28 0a00 	vmul.f32	s0, s16, s0
 8004b06:	f000 fa53 	bl	8004fb0 <floorf>
 8004b0a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8004b0e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8004b12:	2d00      	cmp	r5, #0
 8004b14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b18:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8004b1c:	ee17 9a90 	vmov	r9, s15
 8004b20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b24:	ee38 8a67 	vsub.f32	s16, s16, s15
 8004b28:	dd41      	ble.n	8004bae <__kernel_rem_pio2f+0x1ae>
 8004b2a:	f104 3cff 	add.w	ip, r4, #4294967295
 8004b2e:	a908      	add	r1, sp, #32
 8004b30:	f1c5 0e08 	rsb	lr, r5, #8
 8004b34:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8004b38:	fa46 f00e 	asr.w	r0, r6, lr
 8004b3c:	4481      	add	r9, r0
 8004b3e:	fa00 f00e 	lsl.w	r0, r0, lr
 8004b42:	1a36      	subs	r6, r6, r0
 8004b44:	f1c5 0007 	rsb	r0, r5, #7
 8004b48:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8004b4c:	4106      	asrs	r6, r0
 8004b4e:	2e00      	cmp	r6, #0
 8004b50:	dd3c      	ble.n	8004bcc <__kernel_rem_pio2f+0x1cc>
 8004b52:	f04f 0e00 	mov.w	lr, #0
 8004b56:	f109 0901 	add.w	r9, r9, #1
 8004b5a:	4670      	mov	r0, lr
 8004b5c:	4574      	cmp	r4, lr
 8004b5e:	dc68      	bgt.n	8004c32 <__kernel_rem_pio2f+0x232>
 8004b60:	2d00      	cmp	r5, #0
 8004b62:	dd03      	ble.n	8004b6c <__kernel_rem_pio2f+0x16c>
 8004b64:	2d01      	cmp	r5, #1
 8004b66:	d074      	beq.n	8004c52 <__kernel_rem_pio2f+0x252>
 8004b68:	2d02      	cmp	r5, #2
 8004b6a:	d07d      	beq.n	8004c68 <__kernel_rem_pio2f+0x268>
 8004b6c:	2e02      	cmp	r6, #2
 8004b6e:	d12d      	bne.n	8004bcc <__kernel_rem_pio2f+0x1cc>
 8004b70:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004b74:	ee30 8a48 	vsub.f32	s16, s0, s16
 8004b78:	b340      	cbz	r0, 8004bcc <__kernel_rem_pio2f+0x1cc>
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	9306      	str	r3, [sp, #24]
 8004b7e:	f000 f9b1 	bl	8004ee4 <scalbnf>
 8004b82:	9b06      	ldr	r3, [sp, #24]
 8004b84:	ee38 8a40 	vsub.f32	s16, s16, s0
 8004b88:	e020      	b.n	8004bcc <__kernel_rem_pio2f+0x1cc>
 8004b8a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004b8e:	3e01      	subs	r6, #1
 8004b90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b98:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8004b9c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004ba0:	ecac 0a01 	vstmia	ip!, {s0}
 8004ba4:	ed90 0a00 	vldr	s0, [r0]
 8004ba8:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004bac:	e79c      	b.n	8004ae8 <__kernel_rem_pio2f+0xe8>
 8004bae:	d105      	bne.n	8004bbc <__kernel_rem_pio2f+0x1bc>
 8004bb0:	1e60      	subs	r0, r4, #1
 8004bb2:	a908      	add	r1, sp, #32
 8004bb4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8004bb8:	11f6      	asrs	r6, r6, #7
 8004bba:	e7c8      	b.n	8004b4e <__kernel_rem_pio2f+0x14e>
 8004bbc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004bc0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc8:	da31      	bge.n	8004c2e <__kernel_rem_pio2f+0x22e>
 8004bca:	2600      	movs	r6, #0
 8004bcc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bd4:	f040 8098 	bne.w	8004d08 <__kernel_rem_pio2f+0x308>
 8004bd8:	1e60      	subs	r0, r4, #1
 8004bda:	2200      	movs	r2, #0
 8004bdc:	4550      	cmp	r0, sl
 8004bde:	da4b      	bge.n	8004c78 <__kernel_rem_pio2f+0x278>
 8004be0:	2a00      	cmp	r2, #0
 8004be2:	d065      	beq.n	8004cb0 <__kernel_rem_pio2f+0x2b0>
 8004be4:	3c01      	subs	r4, #1
 8004be6:	ab08      	add	r3, sp, #32
 8004be8:	3d08      	subs	r5, #8
 8004bea:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d0f8      	beq.n	8004be4 <__kernel_rem_pio2f+0x1e4>
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004bf8:	f000 f974 	bl	8004ee4 <scalbnf>
 8004bfc:	1c63      	adds	r3, r4, #1
 8004bfe:	aa44      	add	r2, sp, #272	@ 0x110
 8004c00:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004d00 <__kernel_rem_pio2f+0x300>
 8004c04:	0099      	lsls	r1, r3, #2
 8004c06:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8004c0a:	4623      	mov	r3, r4
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f280 80a9 	bge.w	8004d64 <__kernel_rem_pio2f+0x364>
 8004c12:	4623      	mov	r3, r4
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f2c0 80c7 	blt.w	8004da8 <__kernel_rem_pio2f+0x3a8>
 8004c1a:	aa44      	add	r2, sp, #272	@ 0x110
 8004c1c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8004c20:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8004cf8 <__kernel_rem_pio2f+0x2f8>
 8004c24:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8004d04 <__kernel_rem_pio2f+0x304>
 8004c28:	2000      	movs	r0, #0
 8004c2a:	1ae2      	subs	r2, r4, r3
 8004c2c:	e0b1      	b.n	8004d92 <__kernel_rem_pio2f+0x392>
 8004c2e:	2602      	movs	r6, #2
 8004c30:	e78f      	b.n	8004b52 <__kernel_rem_pio2f+0x152>
 8004c32:	f852 1b04 	ldr.w	r1, [r2], #4
 8004c36:	b948      	cbnz	r0, 8004c4c <__kernel_rem_pio2f+0x24c>
 8004c38:	b121      	cbz	r1, 8004c44 <__kernel_rem_pio2f+0x244>
 8004c3a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8004c3e:	f842 1c04 	str.w	r1, [r2, #-4]
 8004c42:	2101      	movs	r1, #1
 8004c44:	f10e 0e01 	add.w	lr, lr, #1
 8004c48:	4608      	mov	r0, r1
 8004c4a:	e787      	b.n	8004b5c <__kernel_rem_pio2f+0x15c>
 8004c4c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8004c50:	e7f5      	b.n	8004c3e <__kernel_rem_pio2f+0x23e>
 8004c52:	f104 3cff 	add.w	ip, r4, #4294967295
 8004c56:	aa08      	add	r2, sp, #32
 8004c58:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8004c5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c60:	a908      	add	r1, sp, #32
 8004c62:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8004c66:	e781      	b.n	8004b6c <__kernel_rem_pio2f+0x16c>
 8004c68:	f104 3cff 	add.w	ip, r4, #4294967295
 8004c6c:	aa08      	add	r2, sp, #32
 8004c6e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8004c72:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8004c76:	e7f3      	b.n	8004c60 <__kernel_rem_pio2f+0x260>
 8004c78:	a908      	add	r1, sp, #32
 8004c7a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8004c7e:	3801      	subs	r0, #1
 8004c80:	430a      	orrs	r2, r1
 8004c82:	e7ab      	b.n	8004bdc <__kernel_rem_pio2f+0x1dc>
 8004c84:	3201      	adds	r2, #1
 8004c86:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8004c8a:	2e00      	cmp	r6, #0
 8004c8c:	d0fa      	beq.n	8004c84 <__kernel_rem_pio2f+0x284>
 8004c8e:	9905      	ldr	r1, [sp, #20]
 8004c90:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8004c94:	eb0d 0001 	add.w	r0, sp, r1
 8004c98:	18e6      	adds	r6, r4, r3
 8004c9a:	a91c      	add	r1, sp, #112	@ 0x70
 8004c9c:	f104 0c01 	add.w	ip, r4, #1
 8004ca0:	384c      	subs	r0, #76	@ 0x4c
 8004ca2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8004ca6:	4422      	add	r2, r4
 8004ca8:	4562      	cmp	r2, ip
 8004caa:	da04      	bge.n	8004cb6 <__kernel_rem_pio2f+0x2b6>
 8004cac:	4614      	mov	r4, r2
 8004cae:	e70e      	b.n	8004ace <__kernel_rem_pio2f+0xce>
 8004cb0:	9804      	ldr	r0, [sp, #16]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	e7e7      	b.n	8004c86 <__kernel_rem_pio2f+0x286>
 8004cb6:	9903      	ldr	r1, [sp, #12]
 8004cb8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8004cbc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8004cc0:	9105      	str	r1, [sp, #20]
 8004cc2:	ee07 1a90 	vmov	s15, r1
 8004cc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cca:	2400      	movs	r4, #0
 8004ccc:	ece6 7a01 	vstmia	r6!, {s15}
 8004cd0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8004d04 <__kernel_rem_pio2f+0x304>
 8004cd4:	46b1      	mov	r9, r6
 8004cd6:	455c      	cmp	r4, fp
 8004cd8:	dd04      	ble.n	8004ce4 <__kernel_rem_pio2f+0x2e4>
 8004cda:	ece0 7a01 	vstmia	r0!, {s15}
 8004cde:	f10c 0c01 	add.w	ip, ip, #1
 8004ce2:	e7e1      	b.n	8004ca8 <__kernel_rem_pio2f+0x2a8>
 8004ce4:	ecfe 6a01 	vldmia	lr!, {s13}
 8004ce8:	ed39 7a01 	vldmdb	r9!, {s14}
 8004cec:	3401      	adds	r4, #1
 8004cee:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004cf2:	e7f0      	b.n	8004cd6 <__kernel_rem_pio2f+0x2d6>
 8004cf4:	080054a8 	.word	0x080054a8
 8004cf8:	0800547c 	.word	0x0800547c
 8004cfc:	43800000 	.word	0x43800000
 8004d00:	3b800000 	.word	0x3b800000
 8004d04:	00000000 	.word	0x00000000
 8004d08:	9b02      	ldr	r3, [sp, #8]
 8004d0a:	eeb0 0a48 	vmov.f32	s0, s16
 8004d0e:	eba3 0008 	sub.w	r0, r3, r8
 8004d12:	f000 f8e7 	bl	8004ee4 <scalbnf>
 8004d16:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8004cfc <__kernel_rem_pio2f+0x2fc>
 8004d1a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8004d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d22:	db19      	blt.n	8004d58 <__kernel_rem_pio2f+0x358>
 8004d24:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8004d00 <__kernel_rem_pio2f+0x300>
 8004d28:	ee60 7a27 	vmul.f32	s15, s0, s15
 8004d2c:	aa08      	add	r2, sp, #32
 8004d2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d32:	3508      	adds	r5, #8
 8004d34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d38:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8004d3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004d44:	ee10 3a10 	vmov	r3, s0
 8004d48:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8004d4c:	ee17 3a90 	vmov	r3, s15
 8004d50:	3401      	adds	r4, #1
 8004d52:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8004d56:	e74c      	b.n	8004bf2 <__kernel_rem_pio2f+0x1f2>
 8004d58:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004d5c:	aa08      	add	r2, sp, #32
 8004d5e:	ee10 3a10 	vmov	r3, s0
 8004d62:	e7f6      	b.n	8004d52 <__kernel_rem_pio2f+0x352>
 8004d64:	a808      	add	r0, sp, #32
 8004d66:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8004d6a:	9001      	str	r0, [sp, #4]
 8004d6c:	ee07 0a90 	vmov	s15, r0
 8004d70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d74:	3b01      	subs	r3, #1
 8004d76:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004d7a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004d7e:	ed62 7a01 	vstmdb	r2!, {s15}
 8004d82:	e743      	b.n	8004c0c <__kernel_rem_pio2f+0x20c>
 8004d84:	ecfc 6a01 	vldmia	ip!, {s13}
 8004d88:	ecb5 7a01 	vldmia	r5!, {s14}
 8004d8c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004d90:	3001      	adds	r0, #1
 8004d92:	4550      	cmp	r0, sl
 8004d94:	dc01      	bgt.n	8004d9a <__kernel_rem_pio2f+0x39a>
 8004d96:	4282      	cmp	r2, r0
 8004d98:	daf4      	bge.n	8004d84 <__kernel_rem_pio2f+0x384>
 8004d9a:	a858      	add	r0, sp, #352	@ 0x160
 8004d9c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004da0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8004da4:	3b01      	subs	r3, #1
 8004da6:	e735      	b.n	8004c14 <__kernel_rem_pio2f+0x214>
 8004da8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	dc09      	bgt.n	8004dc2 <__kernel_rem_pio2f+0x3c2>
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	dc2b      	bgt.n	8004e0a <__kernel_rem_pio2f+0x40a>
 8004db2:	d044      	beq.n	8004e3e <__kernel_rem_pio2f+0x43e>
 8004db4:	f009 0007 	and.w	r0, r9, #7
 8004db8:	b059      	add	sp, #356	@ 0x164
 8004dba:	ecbd 8b04 	vpop	{d8-d9}
 8004dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dc2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8004dc4:	2b03      	cmp	r3, #3
 8004dc6:	d1f5      	bne.n	8004db4 <__kernel_rem_pio2f+0x3b4>
 8004dc8:	aa30      	add	r2, sp, #192	@ 0xc0
 8004dca:	1f0b      	subs	r3, r1, #4
 8004dcc:	4413      	add	r3, r2
 8004dce:	461a      	mov	r2, r3
 8004dd0:	4620      	mov	r0, r4
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	f1a2 0204 	sub.w	r2, r2, #4
 8004dd8:	dc52      	bgt.n	8004e80 <__kernel_rem_pio2f+0x480>
 8004dda:	4622      	mov	r2, r4
 8004ddc:	2a01      	cmp	r2, #1
 8004dde:	f1a3 0304 	sub.w	r3, r3, #4
 8004de2:	dc5d      	bgt.n	8004ea0 <__kernel_rem_pio2f+0x4a0>
 8004de4:	ab30      	add	r3, sp, #192	@ 0xc0
 8004de6:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 8004d04 <__kernel_rem_pio2f+0x304>
 8004dea:	440b      	add	r3, r1
 8004dec:	2c01      	cmp	r4, #1
 8004dee:	dc67      	bgt.n	8004ec0 <__kernel_rem_pio2f+0x4c0>
 8004df0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8004df4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8004df8:	2e00      	cmp	r6, #0
 8004dfa:	d167      	bne.n	8004ecc <__kernel_rem_pio2f+0x4cc>
 8004dfc:	edc7 6a00 	vstr	s13, [r7]
 8004e00:	ed87 7a01 	vstr	s14, [r7, #4]
 8004e04:	edc7 7a02 	vstr	s15, [r7, #8]
 8004e08:	e7d4      	b.n	8004db4 <__kernel_rem_pio2f+0x3b4>
 8004e0a:	ab30      	add	r3, sp, #192	@ 0xc0
 8004e0c:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 8004d04 <__kernel_rem_pio2f+0x304>
 8004e10:	440b      	add	r3, r1
 8004e12:	4622      	mov	r2, r4
 8004e14:	2a00      	cmp	r2, #0
 8004e16:	da24      	bge.n	8004e62 <__kernel_rem_pio2f+0x462>
 8004e18:	b34e      	cbz	r6, 8004e6e <__kernel_rem_pio2f+0x46e>
 8004e1a:	eef1 7a47 	vneg.f32	s15, s14
 8004e1e:	edc7 7a00 	vstr	s15, [r7]
 8004e22:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8004e26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e2a:	aa31      	add	r2, sp, #196	@ 0xc4
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	429c      	cmp	r4, r3
 8004e30:	da20      	bge.n	8004e74 <__kernel_rem_pio2f+0x474>
 8004e32:	b10e      	cbz	r6, 8004e38 <__kernel_rem_pio2f+0x438>
 8004e34:	eef1 7a67 	vneg.f32	s15, s15
 8004e38:	edc7 7a01 	vstr	s15, [r7, #4]
 8004e3c:	e7ba      	b.n	8004db4 <__kernel_rem_pio2f+0x3b4>
 8004e3e:	ab30      	add	r3, sp, #192	@ 0xc0
 8004e40:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 8004d04 <__kernel_rem_pio2f+0x304>
 8004e44:	440b      	add	r3, r1
 8004e46:	2c00      	cmp	r4, #0
 8004e48:	da05      	bge.n	8004e56 <__kernel_rem_pio2f+0x456>
 8004e4a:	b10e      	cbz	r6, 8004e50 <__kernel_rem_pio2f+0x450>
 8004e4c:	eef1 7a67 	vneg.f32	s15, s15
 8004e50:	edc7 7a00 	vstr	s15, [r7]
 8004e54:	e7ae      	b.n	8004db4 <__kernel_rem_pio2f+0x3b4>
 8004e56:	ed33 7a01 	vldmdb	r3!, {s14}
 8004e5a:	3c01      	subs	r4, #1
 8004e5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e60:	e7f1      	b.n	8004e46 <__kernel_rem_pio2f+0x446>
 8004e62:	ed73 7a01 	vldmdb	r3!, {s15}
 8004e66:	3a01      	subs	r2, #1
 8004e68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e6c:	e7d2      	b.n	8004e14 <__kernel_rem_pio2f+0x414>
 8004e6e:	eef0 7a47 	vmov.f32	s15, s14
 8004e72:	e7d4      	b.n	8004e1e <__kernel_rem_pio2f+0x41e>
 8004e74:	ecb2 7a01 	vldmia	r2!, {s14}
 8004e78:	3301      	adds	r3, #1
 8004e7a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e7e:	e7d6      	b.n	8004e2e <__kernel_rem_pio2f+0x42e>
 8004e80:	edd2 7a00 	vldr	s15, [r2]
 8004e84:	edd2 6a01 	vldr	s13, [r2, #4]
 8004e88:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004e8c:	3801      	subs	r0, #1
 8004e8e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e92:	ed82 7a00 	vstr	s14, [r2]
 8004e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e9a:	edc2 7a01 	vstr	s15, [r2, #4]
 8004e9e:	e798      	b.n	8004dd2 <__kernel_rem_pio2f+0x3d2>
 8004ea0:	edd3 7a00 	vldr	s15, [r3]
 8004ea4:	edd3 6a01 	vldr	s13, [r3, #4]
 8004ea8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004eac:	3a01      	subs	r2, #1
 8004eae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004eb2:	ed83 7a00 	vstr	s14, [r3]
 8004eb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eba:	edc3 7a01 	vstr	s15, [r3, #4]
 8004ebe:	e78d      	b.n	8004ddc <__kernel_rem_pio2f+0x3dc>
 8004ec0:	ed33 7a01 	vldmdb	r3!, {s14}
 8004ec4:	3c01      	subs	r4, #1
 8004ec6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004eca:	e78f      	b.n	8004dec <__kernel_rem_pio2f+0x3ec>
 8004ecc:	eef1 6a66 	vneg.f32	s13, s13
 8004ed0:	eeb1 7a47 	vneg.f32	s14, s14
 8004ed4:	edc7 6a00 	vstr	s13, [r7]
 8004ed8:	ed87 7a01 	vstr	s14, [r7, #4]
 8004edc:	eef1 7a67 	vneg.f32	s15, s15
 8004ee0:	e790      	b.n	8004e04 <__kernel_rem_pio2f+0x404>
 8004ee2:	bf00      	nop

08004ee4 <scalbnf>:
 8004ee4:	ee10 3a10 	vmov	r3, s0
 8004ee8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8004eec:	d02b      	beq.n	8004f46 <scalbnf+0x62>
 8004eee:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004ef2:	d302      	bcc.n	8004efa <scalbnf+0x16>
 8004ef4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004ef8:	4770      	bx	lr
 8004efa:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8004efe:	d123      	bne.n	8004f48 <scalbnf+0x64>
 8004f00:	4b24      	ldr	r3, [pc, #144]	@ (8004f94 <scalbnf+0xb0>)
 8004f02:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8004f98 <scalbnf+0xb4>
 8004f06:	4298      	cmp	r0, r3
 8004f08:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004f0c:	db17      	blt.n	8004f3e <scalbnf+0x5a>
 8004f0e:	ee10 3a10 	vmov	r3, s0
 8004f12:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004f16:	3a19      	subs	r2, #25
 8004f18:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8004f1c:	4288      	cmp	r0, r1
 8004f1e:	dd15      	ble.n	8004f4c <scalbnf+0x68>
 8004f20:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8004f9c <scalbnf+0xb8>
 8004f24:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8004fa0 <scalbnf+0xbc>
 8004f28:	ee10 3a10 	vmov	r3, s0
 8004f2c:	eeb0 7a67 	vmov.f32	s14, s15
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	bfb8      	it	lt
 8004f34:	eef0 7a66 	vmovlt.f32	s15, s13
 8004f38:	ee27 0a87 	vmul.f32	s0, s15, s14
 8004f3c:	4770      	bx	lr
 8004f3e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004fa4 <scalbnf+0xc0>
 8004f42:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004f46:	4770      	bx	lr
 8004f48:	0dd2      	lsrs	r2, r2, #23
 8004f4a:	e7e5      	b.n	8004f18 <scalbnf+0x34>
 8004f4c:	4410      	add	r0, r2
 8004f4e:	28fe      	cmp	r0, #254	@ 0xfe
 8004f50:	dce6      	bgt.n	8004f20 <scalbnf+0x3c>
 8004f52:	2800      	cmp	r0, #0
 8004f54:	dd06      	ble.n	8004f64 <scalbnf+0x80>
 8004f56:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004f5a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8004f5e:	ee00 3a10 	vmov	s0, r3
 8004f62:	4770      	bx	lr
 8004f64:	f110 0f16 	cmn.w	r0, #22
 8004f68:	da09      	bge.n	8004f7e <scalbnf+0x9a>
 8004f6a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8004fa4 <scalbnf+0xc0>
 8004f6e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8004fa8 <scalbnf+0xc4>
 8004f72:	ee10 3a10 	vmov	r3, s0
 8004f76:	eeb0 7a67 	vmov.f32	s14, s15
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	e7d9      	b.n	8004f32 <scalbnf+0x4e>
 8004f7e:	3019      	adds	r0, #25
 8004f80:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004f84:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8004f88:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8004fac <scalbnf+0xc8>
 8004f8c:	ee07 3a90 	vmov	s15, r3
 8004f90:	e7d7      	b.n	8004f42 <scalbnf+0x5e>
 8004f92:	bf00      	nop
 8004f94:	ffff3cb0 	.word	0xffff3cb0
 8004f98:	4c000000 	.word	0x4c000000
 8004f9c:	7149f2ca 	.word	0x7149f2ca
 8004fa0:	f149f2ca 	.word	0xf149f2ca
 8004fa4:	0da24260 	.word	0x0da24260
 8004fa8:	8da24260 	.word	0x8da24260
 8004fac:	33000000 	.word	0x33000000

08004fb0 <floorf>:
 8004fb0:	ee10 3a10 	vmov	r3, s0
 8004fb4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8004fb8:	3a7f      	subs	r2, #127	@ 0x7f
 8004fba:	2a16      	cmp	r2, #22
 8004fbc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004fc0:	dc2b      	bgt.n	800501a <floorf+0x6a>
 8004fc2:	2a00      	cmp	r2, #0
 8004fc4:	da12      	bge.n	8004fec <floorf+0x3c>
 8004fc6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800502c <floorf+0x7c>
 8004fca:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004fce:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd6:	dd06      	ble.n	8004fe6 <floorf+0x36>
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	da24      	bge.n	8005026 <floorf+0x76>
 8004fdc:	2900      	cmp	r1, #0
 8004fde:	4b14      	ldr	r3, [pc, #80]	@ (8005030 <floorf+0x80>)
 8004fe0:	bf08      	it	eq
 8004fe2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8004fe6:	ee00 3a10 	vmov	s0, r3
 8004fea:	4770      	bx	lr
 8004fec:	4911      	ldr	r1, [pc, #68]	@ (8005034 <floorf+0x84>)
 8004fee:	4111      	asrs	r1, r2
 8004ff0:	420b      	tst	r3, r1
 8004ff2:	d0fa      	beq.n	8004fea <floorf+0x3a>
 8004ff4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800502c <floorf+0x7c>
 8004ff8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004ffc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005004:	ddef      	ble.n	8004fe6 <floorf+0x36>
 8005006:	2b00      	cmp	r3, #0
 8005008:	bfbe      	ittt	lt
 800500a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800500e:	fa40 f202 	asrlt.w	r2, r0, r2
 8005012:	189b      	addlt	r3, r3, r2
 8005014:	ea23 0301 	bic.w	r3, r3, r1
 8005018:	e7e5      	b.n	8004fe6 <floorf+0x36>
 800501a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800501e:	d3e4      	bcc.n	8004fea <floorf+0x3a>
 8005020:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005024:	4770      	bx	lr
 8005026:	2300      	movs	r3, #0
 8005028:	e7dd      	b.n	8004fe6 <floorf+0x36>
 800502a:	bf00      	nop
 800502c:	7149f2ca 	.word	0x7149f2ca
 8005030:	bf800000 	.word	0xbf800000
 8005034:	007fffff 	.word	0x007fffff

08005038 <memset>:
 8005038:	4402      	add	r2, r0
 800503a:	4603      	mov	r3, r0
 800503c:	4293      	cmp	r3, r2
 800503e:	d100      	bne.n	8005042 <memset+0xa>
 8005040:	4770      	bx	lr
 8005042:	f803 1b01 	strb.w	r1, [r3], #1
 8005046:	e7f9      	b.n	800503c <memset+0x4>

08005048 <__libc_init_array>:
 8005048:	b570      	push	{r4, r5, r6, lr}
 800504a:	4d0d      	ldr	r5, [pc, #52]	@ (8005080 <__libc_init_array+0x38>)
 800504c:	4c0d      	ldr	r4, [pc, #52]	@ (8005084 <__libc_init_array+0x3c>)
 800504e:	1b64      	subs	r4, r4, r5
 8005050:	10a4      	asrs	r4, r4, #2
 8005052:	2600      	movs	r6, #0
 8005054:	42a6      	cmp	r6, r4
 8005056:	d109      	bne.n	800506c <__libc_init_array+0x24>
 8005058:	4d0b      	ldr	r5, [pc, #44]	@ (8005088 <__libc_init_array+0x40>)
 800505a:	4c0c      	ldr	r4, [pc, #48]	@ (800508c <__libc_init_array+0x44>)
 800505c:	f000 f826 	bl	80050ac <_init>
 8005060:	1b64      	subs	r4, r4, r5
 8005062:	10a4      	asrs	r4, r4, #2
 8005064:	2600      	movs	r6, #0
 8005066:	42a6      	cmp	r6, r4
 8005068:	d105      	bne.n	8005076 <__libc_init_array+0x2e>
 800506a:	bd70      	pop	{r4, r5, r6, pc}
 800506c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005070:	4798      	blx	r3
 8005072:	3601      	adds	r6, #1
 8005074:	e7ee      	b.n	8005054 <__libc_init_array+0xc>
 8005076:	f855 3b04 	ldr.w	r3, [r5], #4
 800507a:	4798      	blx	r3
 800507c:	3601      	adds	r6, #1
 800507e:	e7f2      	b.n	8005066 <__libc_init_array+0x1e>
 8005080:	080054bc 	.word	0x080054bc
 8005084:	080054bc 	.word	0x080054bc
 8005088:	080054bc 	.word	0x080054bc
 800508c:	080054c4 	.word	0x080054c4

08005090 <memcpy>:
 8005090:	440a      	add	r2, r1
 8005092:	4291      	cmp	r1, r2
 8005094:	f100 33ff 	add.w	r3, r0, #4294967295
 8005098:	d100      	bne.n	800509c <memcpy+0xc>
 800509a:	4770      	bx	lr
 800509c:	b510      	push	{r4, lr}
 800509e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050a6:	4291      	cmp	r1, r2
 80050a8:	d1f9      	bne.n	800509e <memcpy+0xe>
 80050aa:	bd10      	pop	{r4, pc}

080050ac <_init>:
 80050ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ae:	bf00      	nop
 80050b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050b2:	bc08      	pop	{r3}
 80050b4:	469e      	mov	lr, r3
 80050b6:	4770      	bx	lr

080050b8 <_fini>:
 80050b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ba:	bf00      	nop
 80050bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050be:	bc08      	pop	{r3}
 80050c0:	469e      	mov	lr, r3
 80050c2:	4770      	bx	lr
