{"Moomen Chaari": [0, ["A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems", ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "https://doi.org/10.1145/2744769.2747908", "dac", 2015]], "Wolfgang Ecker": [0, ["A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems", ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "https://doi.org/10.1145/2744769.2747908", "dac", 2015]], "Cristiano Novello": [0, ["A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems", ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "https://doi.org/10.1145/2744769.2747908", "dac", 2015]], "Bogdan-Andrei Tabacaru": [0, ["A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems", ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "https://doi.org/10.1145/2744769.2747908", "dac", 2015]], "Thomas Kruse": [0, ["A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems", ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "https://doi.org/10.1145/2744769.2747908", "dac", 2015]], "Kenji Nishimiya": [0, ["Evaluation of functional mock-up interface for vehicle power network modeling", ["Kenji Nishimiya", "Toru Saito", "Satoshi Shimada"], "https://doi.org/10.1145/2744769.2747926", "dac", 2015]], "Toru Saito": [0, ["Evaluation of functional mock-up interface for vehicle power network modeling", ["Kenji Nishimiya", "Toru Saito", "Satoshi Shimada"], "https://doi.org/10.1145/2744769.2747926", "dac", 2015]], "Satoshi Shimada": [0, ["Evaluation of functional mock-up interface for vehicle power network modeling", ["Kenji Nishimiya", "Toru Saito", "Satoshi Shimada"], "https://doi.org/10.1145/2744769.2747926", "dac", 2015]], "Armin Wasicek": [0, ["System simulation from operational data", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", "dac", 2015]], "Edward A. Lee": [4.7297046487648764e-11, ["System simulation from operational data", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", "dac", 2015]], "Hokeun Kim": [0.9383972585201263, ["System simulation from operational data", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", "dac", 2015]], "Lev Greenberg": [0, ["System simulation from operational data", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", "dac", 2015]], "Akihito Iwai": [0, ["System simulation from operational data", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", "dac", 2015]], "Ilge Akkaya": [0, ["System simulation from operational data", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", "dac", 2015]], "Andrew B. Kahng": [8.938485951404118e-09, ["New game, new goal posts: a recent history of timing closure", ["Andrew B. Kahng"], "https://doi.org/10.1145/2744769.2747937", "dac", 2015], ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", "dac", 2015], ["3DIC benefit estimation and implementation guidance from 2DIC implementation", ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "https://doi.org/10.1145/2744769.2747954", "dac", 2015], ["Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router", ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "https://doi.org/10.1145/2744769.2744839", "dac", 2015]], "Carl Bowen": [0, ["Walking a thin line: performance and quality grading vs. yield overcut", ["Carl Bowen"], "https://doi.org/10.1145/2744769.2747949", "dac", 2015]], "Karthi Duraisamy": [0, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Ryan Gary Kim": [5.269772458404987e-07, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Wonje Choi": [0.9966339617967606, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Guangshuo Liu": [0, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Partha Pratim Pande": [0, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Radu Marculescu": [0, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Diana Marculescu": [0, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Hui Li": [0, ["Complementary communication path for energy efficient on-chip optical interconnects", ["Hui Li", "Sebastien Le Beux", "Yvain Thonnart", "Ian OConnor"], "https://doi.org/10.1145/2744769.2744810", "dac", 2015]], "Sebastien Le Beux": [0, ["Complementary communication path for energy efficient on-chip optical interconnects", ["Hui Li", "Sebastien Le Beux", "Yvain Thonnart", "Ian OConnor"], "https://doi.org/10.1145/2744769.2744810", "dac", 2015]], "Yvain Thonnart": [0, ["Complementary communication path for energy efficient on-chip optical interconnects", ["Hui Li", "Sebastien Le Beux", "Yvain Thonnart", "Ian OConnor"], "https://doi.org/10.1145/2744769.2744810", "dac", 2015]], "Ian OConnor": [0, ["Complementary communication path for energy efficient on-chip optical interconnects", ["Hui Li", "Sebastien Le Beux", "Yvain Thonnart", "Ian OConnor"], "https://doi.org/10.1145/2744769.2744810", "dac", 2015]], "Jason Cong": [0, ["On-chip interconnection network for accelerator-rich architectures", ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "https://doi.org/10.1145/2744769.2744879", "dac", 2015], ["CMOST: a system-level FPGA compilation framework", ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "https://doi.org/10.1145/2744769.2744807", "dac", 2015]], "Michael Gill": [0, ["On-chip interconnection network for accelerator-rich architectures", ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "https://doi.org/10.1145/2744769.2744879", "dac", 2015]], "Yuchen Hao": [0, ["On-chip interconnection network for accelerator-rich architectures", ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "https://doi.org/10.1145/2744769.2744879", "dac", 2015]], "Glenn Reinman": [0, ["On-chip interconnection network for accelerator-rich architectures", ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "https://doi.org/10.1145/2744769.2744879", "dac", 2015]], "Bo Yuan": [0, ["On-chip interconnection network for accelerator-rich architectures", ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "https://doi.org/10.1145/2744769.2744879", "dac", 2015]], "Hyunjun Jang": [0.9961003363132477, ["Bandwidth-efficient on-chip interconnect designs for GPGPUs", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", "dac", 2015]], "Jinchun Kim": [0.4621204733848572, ["Bandwidth-efficient on-chip interconnect designs for GPGPUs", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", "dac", 2015]], "Paul Gratz": [0, ["Bandwidth-efficient on-chip interconnect designs for GPGPUs", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", "dac", 2015]], "Ki Hwan Yum": [0, ["Bandwidth-efficient on-chip interconnect designs for GPGPUs", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", "dac", 2015]], "Eun Jung Kim": [0.9897301346063614, ["Bandwidth-efficient on-chip interconnect designs for GPGPUs", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", "dac", 2015]], "Jia Zhan": [0, ["DimNoC: a dim silicon approach towards power-efficient on-chip network", ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2744769.2744824", "dac", 2015], ["Core vs. uncore: the heart of darkness", ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "https://doi.org/10.1145/2744769.2747916", "dac", 2015]], "Jin Ouyang": [0, ["DimNoC: a dim silicon approach towards power-efficient on-chip network", ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2744769.2744824", "dac", 2015]], "Fen Ge": [0, ["DimNoC: a dim silicon approach towards power-efficient on-chip network", ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2744769.2744824", "dac", 2015]], "Jishen Zhao": [0, ["DimNoC: a dim silicon approach towards power-efficient on-chip network", ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2744769.2744824", "dac", 2015], ["Core vs. uncore: the heart of darkness", ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "https://doi.org/10.1145/2744769.2747916", "dac", 2015]], "Yuan Xie": [0, ["DimNoC: a dim silicon approach towards power-efficient on-chip network", ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2744769.2744824", "dac", 2015], ["Core vs. uncore: the heart of darkness", ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "https://doi.org/10.1145/2744769.2747916", "dac", 2015], ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Donald Kline Jr.": [0, ["Domain-wall memory buffer for low-energy NoCs", ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/2744769.2744826", "dac", 2015]], "Haifeng Xu": [0, ["Domain-wall memory buffer for low-energy NoCs", ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/2744769.2744826", "dac", 2015]], "Rami G. Melhem": [0, ["Domain-wall memory buffer for low-energy NoCs", ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/2744769.2744826", "dac", 2015], ["PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory", ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2744769.2755440", "dac", 2015]], "Alex K. Jones": [0, ["Domain-wall memory buffer for low-energy NoCs", ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/2744769.2744826", "dac", 2015], ["PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory", ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2744769.2755440", "dac", 2015]], "Wei Wen": [0, ["An EDA framework for large scale hybrid neuromorphic computing systems", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", "dac", 2015]], "Chi-Ruo Wu": [1.1999564776488114e-05, ["An EDA framework for large scale hybrid neuromorphic computing systems", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", "dac", 2015]], "Xiaofang Hu": [0, ["An EDA framework for large scale hybrid neuromorphic computing systems", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", "dac", 2015]], "Beiye Liu": [0, ["An EDA framework for large scale hybrid neuromorphic computing systems", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", "dac", 2015], ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015], ["Vortex: variation-aware training for memristor X-bar", ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "https://doi.org/10.1145/2744769.2744930", "dac", 2015], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015], ["Cloning your mind: security challenges in cognitive system designs and their solutions", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", "dac", 2015]], "Tsung-Yi Ho": [0, ["An EDA framework for large scale hybrid neuromorphic computing systems", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", "dac", 2015], ["Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744899", "dac", 2015], ["PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips", ["Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2744769.2744887", "dac", 2015]], "Xin Li": [0, ["An EDA framework for large scale hybrid neuromorphic computing systems", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", "dac", 2015], ["Vortex: variation-aware training for memristor X-bar", ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "https://doi.org/10.1145/2744769.2744930", "dac", 2015], ["A statistical methodology for noise sensor placement and full-chip voltage map generation", ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "https://doi.org/10.1145/2744769.2744784", "dac", 2015], ["Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2744769.2744832", "dac", 2015], ["mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process", ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"], "https://doi.org/10.1145/2744769.2744873", "dac", 2015]], "Yiran Chen": [0, ["An EDA framework for large scale hybrid neuromorphic computing systems", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", "dac", 2015], ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015], ["Vortex: variation-aware training for memristor X-bar", ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "https://doi.org/10.1145/2744769.2744930", "dac", 2015], ["Area and performance co-optimization for domain wall memory in application-specific embedded systems", ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "https://doi.org/10.1145/2744769.2744800", "dac", 2015], ["DaTuM: dynamic tone mapping technique for OLED display power saving based on video classification", ["Xiang Chen", "Yiran Chen", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744814", "dac", 2015], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015], ["VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications", ["Mengjie Mao", "Jingtong Hu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2744769.2744931", "dac", 2015], ["Cloning your mind: security challenges in cognitive system designs and their solutions", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", "dac", 2015], ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", "dac", 2015]], "Boxun Li": [0, ["Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system", ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744870", "dac", 2015], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015]], "Lixue Xia": [0, ["Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system", ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744870", "dac", 2015]], "Peng Gu": [1.796872129489202e-05, ["Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system", ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744870", "dac", 2015]], "Yu Wang": [0, ["Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system", ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744870", "dac", 2015], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015], ["A STT-RAM-based low-power hybrid register file for GPGPUs", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", "dac", 2015]], "Huazhong Yang": [4.6052846869315545e-07, ["Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system", ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744870", "dac", 2015], ["A STT-RAM-based low-power hybrid register file for GPGPUs", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", "dac", 2015], ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", "dac", 2015], ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Chenchen Liu": [0, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015]], "Bonan Yan": [0, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015]], "Chaofei Yang": [3.6178605944403586e-10, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015]], "Linghao Song": [2.887263345074942e-10, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015]], "Zheng Li": [0, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015]], "Hai Li": [0, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015], ["Vortex: variation-aware training for memristor X-bar", ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "https://doi.org/10.1145/2744769.2744930", "dac", 2015], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015], ["VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications", ["Mengjie Mao", "Jingtong Hu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2744769.2744931", "dac", 2015], ["Cloning your mind: security challenges in cognitive system designs and their solutions", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", "dac", 2015], ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", "dac", 2015]], "Qing Wu": [0.00010747280612122267, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015], ["Vortex: variation-aware training for memristor X-bar", ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "https://doi.org/10.1145/2744769.2744930", "dac", 2015], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015], ["Cloning your mind: security challenges in cognitive system designs and their solutions", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", "dac", 2015]], "Hao Jiang": [0, ["A spiking neuromorphic design with resistive crossbar", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", "dac", 2015], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015]], "Tingwen Huang": [0, ["Vortex: variation-aware training for memristor X-bar", ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "https://doi.org/10.1145/2744769.2744930", "dac", 2015]], "Feng Xie": [0, ["Jump test for metallic CNTs in CNFET-based SRAM", ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "https://doi.org/10.1145/2744769.2744864", "dac", 2015]], "Xiaoyao Liang": [0, ["Jump test for metallic CNTs in CNFET-based SRAM", ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "https://doi.org/10.1145/2744769.2744864", "dac", 2015]], "Qiang Xu": [0, ["Jump test for metallic CNTs in CNFET-based SRAM", ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "https://doi.org/10.1145/2744769.2744864", "dac", 2015], ["DERA: yet another differential fault attack on cryptographic devices based on error rate analysis", ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2744769.2744816", "dac", 2015]], "Krishnendu Chakrabarty": [0, ["Jump test for metallic CNTs in CNFET-based SRAM", ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "https://doi.org/10.1145/2744769.2744864", "dac", 2015]], "Naifeng Jing": [0, ["Jump test for metallic CNTs in CNFET-based SRAM", ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "https://doi.org/10.1145/2744769.2744864", "dac", 2015]], "Li Jiang": [0, ["Jump test for metallic CNTs in CNFET-based SRAM", ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "https://doi.org/10.1145/2744769.2744864", "dac", 2015]], "Gai Liu": [0, ["A reconfigurable analog substrate for highly efficient maximum flow computation", ["Gai Liu", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744781", "dac", 2015]], "Zhiru Zhang": [0, ["A reconfigurable analog substrate for highly efficient maximum flow computation", ["Gai Liu", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744781", "dac", 2015], ["Area-efficient pipelining for FPGA-targeted high-level synthesis", ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744801", "dac", 2015]], "Sebastian Graf": [0, ["Robust design of E/E architecture component platforms", ["Sebastian Graf", "Sebastian Reinhart", "Michael Glass", "Jurgen Teich", "Daniel Platte"], "https://doi.org/10.1145/2744769.2747941", "dac", 2015]], "Sebastian Reinhart": [0, ["Robust design of E/E architecture component platforms", ["Sebastian Graf", "Sebastian Reinhart", "Michael Glass", "Jurgen Teich", "Daniel Platte"], "https://doi.org/10.1145/2744769.2747941", "dac", 2015]], "Michael Glass": [0, ["Robust design of E/E architecture component platforms", ["Sebastian Graf", "Sebastian Reinhart", "Michael Glass", "Jurgen Teich", "Daniel Platte"], "https://doi.org/10.1145/2744769.2747941", "dac", 2015]], "Jurgen Teich": [0, ["Robust design of E/E architecture component platforms", ["Sebastian Graf", "Sebastian Reinhart", "Michael Glass", "Jurgen Teich", "Daniel Platte"], "https://doi.org/10.1145/2744769.2747941", "dac", 2015], ["Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures", ["Sascha Roloff", "David Schafhauser", "Frank Hannig", "Jurgen Teich"], "https://doi.org/10.1145/2744769.2744840", "dac", 2015]], "Daniel Platte": [0, ["Robust design of E/E architecture component platforms", ["Sebastian Graf", "Sebastian Reinhart", "Michael Glass", "Jurgen Teich", "Daniel Platte"], "https://doi.org/10.1145/2744769.2747941", "dac", 2015]], "Ying Wang": [0.0012957167637068778, ["RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory", ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744897", "dac", 2015], ["ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing", ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744896", "dac", 2015]], "Yinhe Han": [0.005291704321280122, ["RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory", ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744897", "dac", 2015], ["ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing", ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744896", "dac", 2015]], "Cheng Wang": [0.0026509094168432057, ["RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory", ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744897", "dac", 2015]], "Huawei Li": [0, ["RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory", ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744897", "dac", 2015], ["ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing", ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744896", "dac", 2015]], "Xiaowei Li": [0, ["RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory", ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744897", "dac", 2015], ["ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing", ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744896", "dac", 2015], ["Impact assessment of net metering on smart home cyberattack detection", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", "dac", 2015]], "Shouzhen Gu": [2.1171468744807243e-10, ["Area and performance co-optimization for domain wall memory in application-specific embedded systems", ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "https://doi.org/10.1145/2744769.2744800", "dac", 2015]], "Edwin Hsing-Mean Sha": [0, ["Area and performance co-optimization for domain wall memory in application-specific embedded systems", ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "https://doi.org/10.1145/2744769.2744800", "dac", 2015], ["Optimizing data placement for reducing shift operations on domain wall memories", ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "https://doi.org/10.1145/2744769.2744883", "dac", 2015]], "Qingfeng Zhuge": [0, ["Area and performance co-optimization for domain wall memory in application-specific embedded systems", ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "https://doi.org/10.1145/2744769.2744800", "dac", 2015], ["Optimizing data placement for reducing shift operations on domain wall memories", ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "https://doi.org/10.1145/2744769.2744883", "dac", 2015]], "Jingtong Hu": [0, ["Area and performance co-optimization for domain wall memory in application-specific embedded systems", ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "https://doi.org/10.1145/2744769.2744800", "dac", 2015], ["VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications", ["Mengjie Mao", "Jingtong Hu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2744769.2744931", "dac", 2015], ["Compiler directed automatic stack trimming for efficient non-volatile processors", ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744809", "dac", 2015], ["Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor", ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744842", "dac", 2015], ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", "dac", 2015]], "Rujia Wang": [1.845137035161315e-06, ["Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744908", "dac", 2015], ["Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744841", "dac", 2015]], "Lei Jiang": [0, ["Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744908", "dac", 2015], ["Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744841", "dac", 2015]], "Youtao Zhang": [0, ["Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744908", "dac", 2015], ["Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744841", "dac", 2015]], "Linzhang Wang": [9.343714069132147e-08, ["Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744908", "dac", 2015], ["Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744841", "dac", 2015]], "Jun Yang": [0.07243982143700123, ["Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744908", "dac", 2015], ["Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744841", "dac", 2015]], "Andreas Tretter": [0, ["Interleaved multi-bank scratchpad memories: a probabilistic description of access conflicts", ["Andreas Tretter", "Pratyush Kumar", "Lothar Thiele"], "https://doi.org/10.1145/2744769.2744861", "dac", 2015]], "Pratyush Kumar": [0, ["Interleaved multi-bank scratchpad memories: a probabilistic description of access conflicts", ["Andreas Tretter", "Pratyush Kumar", "Lothar Thiele"], "https://doi.org/10.1145/2744769.2744861", "dac", 2015]], "Lothar Thiele": [0, ["Interleaved multi-bank scratchpad memories: a probabilistic description of access conflicts", ["Andreas Tretter", "Pratyush Kumar", "Lothar Thiele"], "https://doi.org/10.1145/2744769.2744861", "dac", 2015]], "Seyed Mohammad Seyedzadeh": [0, ["PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory", ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2744769.2755440", "dac", 2015]], "Rakan Maddah": [0, ["PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory", ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2744769.2755440", "dac", 2015]], "Yohan Ko": [0.4821182191371918, ["Guidelines to design parity protected write-back L1 data cache", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", "dac", 2015]], "Reiley Jeyapaul": [0, ["Guidelines to design parity protected write-back L1 data cache", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", "dac", 2015]], "Youngbin Kim": [0.9582447111606598, ["Guidelines to design parity protected write-back L1 data cache", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", "dac", 2015]], "Kyoungwoo Lee": [1, ["Guidelines to design parity protected write-back L1 data cache", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", "dac", 2015]], "Aviral Shrivastava": [0, ["Guidelines to design parity protected write-back L1 data cache", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", "dac", 2015]], "Rickard Ewetz": [0, ["Construction of reconfigurable clock trees for MCMM designs", ["Rickard Ewetz", "Shankarshana Janarthanan", "Cheng-Kok Koh"], "https://doi.org/10.1145/2744769.2744811", "dac", 2015]], "Shankarshana Janarthanan": [0, ["Construction of reconfigurable clock trees for MCMM designs", ["Rickard Ewetz", "Shankarshana Janarthanan", "Cheng-Kok Koh"], "https://doi.org/10.1145/2744769.2744811", "dac", 2015]], "Cheng-Kok Koh": [0.0002752652144408785, ["Construction of reconfigurable clock trees for MCMM designs", ["Rickard Ewetz", "Shankarshana Janarthanan", "Cheng-Kok Koh"], "https://doi.org/10.1145/2744769.2744811", "dac", 2015]], "Kwangsoo Han": [0.9999126493930817, ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", "dac", 2015], ["Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router", ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "https://doi.org/10.1145/2744769.2744839", "dac", 2015]], "Jiajia Li": [0, ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", "dac", 2015]], "Siddhartha Nath": [0, ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", "dac", 2015], ["3DIC benefit estimation and implementation guidance from 2DIC implementation", ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "https://doi.org/10.1145/2744769.2747954", "dac", 2015]], "Jongpil Lee": [0.9493231475353241, ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", "dac", 2015]], "Sheng-Yen Chen": [0, ["Routing-architecture-aware analytical placement for heterogeneous FPGAs", ["Sheng-Yen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744903", "dac", 2015]], "Yao-Wen Chang": [4.253035257306692e-08, ["Routing-architecture-aware analytical placement for heterogeneous FPGAs", ["Sheng-Yen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744903", "dac", 2015], ["Nanowire-aware routing considering high cut mask complexity", ["Yu-Hsuan Su", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744874", "dac", 2015], ["Layout-dependent-effects-aware analytical analog placement", ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744865", "dac", 2015], ["Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography", ["Hung-Chih Ou", "Kai-Han Tseng", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744813", "dac", 2015], ["EUV and e-beam manufacturability: challenges and solutions", ["Yao-Wen Chang", "Ru-Gun Liu", "Shao-Yun Fang"], "https://doi.org/10.1145/2744769.2747925", "dac", 2015]], "Xiaoqing Xu": [0, ["PARR: pin access planning and regular routing for self-aligned double patterning", ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744890", "dac", 2015], ["Pushing multiple patterning in sub-10nm: are we ready?", ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "https://doi.org/10.1145/2744769.2747940", "dac", 2015]], "Bei Yu": [0.0048326634569093585, ["PARR: pin access planning and regular routing for self-aligned double patterning", ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744890", "dac", 2015], ["High performance dummy fill insertion with coupling and uniformity constraints", ["Yibo Lin", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744850", "dac", 2015], ["Pushing multiple patterning in sub-10nm: are we ready?", ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "https://doi.org/10.1145/2744769.2747940", "dac", 2015]], "Jhih-Rong Gao": [0, ["PARR: pin access planning and regular routing for self-aligned double patterning", ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744890", "dac", 2015]], "Che-Lun Hsu": [0, ["PARR: pin access planning and regular routing for self-aligned double patterning", ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744890", "dac", 2015]], "David Z. Pan": [0, ["PARR: pin access planning and regular routing for self-aligned double patterning", ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744890", "dac", 2015], ["High performance dummy fill insertion with coupling and uniformity constraints", ["Yibo Lin", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744850", "dac", 2015], ["OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions", ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744885", "dac", 2015], ["High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths", ["Keith A. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"], "https://doi.org/10.1145/2744769.2744851", "dac", 2015], ["Pushing multiple patterning in sub-10nm: are we ready?", ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "https://doi.org/10.1145/2744769.2747940", "dac", 2015]], "Adrian Bock": [0, ["Local search algorithms for timing-driven placement under arbitrary delay models", ["Adrian Bock", "Stephan Held", "Nicolas Kammerling", "Ulrike Schorr"], "https://doi.org/10.1145/2744769.2744867", "dac", 2015]], "Stephan Held": [0, ["Local search algorithms for timing-driven placement under arbitrary delay models", ["Adrian Bock", "Stephan Held", "Nicolas Kammerling", "Ulrike Schorr"], "https://doi.org/10.1145/2744769.2744867", "dac", 2015]], "Nicolas Kammerling": [0, ["Local search algorithms for timing-driven placement under arbitrary delay models", ["Adrian Bock", "Stephan Held", "Nicolas Kammerling", "Ulrike Schorr"], "https://doi.org/10.1145/2744769.2744867", "dac", 2015]], "Ulrike Schorr": [0, ["Local search algorithms for timing-driven placement under arbitrary delay models", ["Adrian Bock", "Stephan Held", "Nicolas Kammerling", "Ulrike Schorr"], "https://doi.org/10.1145/2744769.2744867", "dac", 2015]], "Wei-Ting Jonas Chan": [0, ["3DIC benefit estimation and implementation guidance from 2DIC implementation", ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "https://doi.org/10.1145/2744769.2747954", "dac", 2015]], "Yang Du": [0, ["3DIC benefit estimation and implementation guidance from 2DIC implementation", ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "https://doi.org/10.1145/2744769.2747954", "dac", 2015], ["Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744917", "dac", 2015]], "Kambiz Samadi": [0, ["3DIC benefit estimation and implementation guidance from 2DIC implementation", ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "https://doi.org/10.1145/2744769.2747954", "dac", 2015], ["Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744917", "dac", 2015]], "Yannan Liu": [0, ["DERA: yet another differential fault attack on cryptographic devices based on error rate analysis", ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2744769.2744816", "dac", 2015]], "Jie Zhang": [0, ["DERA: yet another differential fault attack on cryptographic devices based on error rate analysis", ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2744769.2744816", "dac", 2015]], "Lingxiao Wei": [0, ["DERA: yet another differential fault attack on cryptographic devices based on error rate analysis", ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2744769.2744816", "dac", 2015]], "Feng Yuan": [0, ["DERA: yet another differential fault attack on cryptographic devices based on error rate analysis", ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2744769.2744816", "dac", 2015]], "Younghyun Kim": [0.998327910900116, ["Vibration-based secure side channel for medical devices", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", "dac", 2015]], "Woo Suk Lee": [0.9993680715560913, ["Vibration-based secure side channel for medical devices", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", "dac", 2015]], "Vijay Raghunathan": [0, ["Vibration-based secure side channel for medical devices", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", "dac", 2015]], "Niraj K. Jha": [0, ["Vibration-based secure side channel for medical devices", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", "dac", 2015]], "Anand Raghunathan": [0, ["Vibration-based secure side channel for medical devices", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", "dac", 2015], ["Scalable-effort classifiers for energy-efficient machine learning", ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"], "https://doi.org/10.1145/2744769.2744904", "dac", 2015], ["Approximate computing and the quest for computing efficiency", ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2751163", "dac", 2015], ["Approximate storage for energy efficient spintronic memories", ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744799", "dac", 2015]], "Giovanni Agosta": [0, ["Information leakage chaff: feeding red herrings to side channel attackers", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2744769.2744859", "dac", 2015]], "Alessandro Barenghi": [0, ["Information leakage chaff: feeding red herrings to side channel attackers", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2744769.2744859", "dac", 2015]], "Gerardo Pelosi": [0, ["Information leakage chaff: feeding red herrings to side channel attackers", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2744769.2744859", "dac", 2015]], "Michele Scandale": [0, ["Information leakage chaff: feeding red herrings to side channel attackers", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2744769.2744859", "dac", 2015]], "Franz Ferdinand Brasser": [0, ["TyTAN: tiny trust anchor for tiny devices", ["Franz Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "https://doi.org/10.1145/2744769.2744922", "dac", 2015]], "Brahim El Mahjoub": [0, ["TyTAN: tiny trust anchor for tiny devices", ["Franz Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "https://doi.org/10.1145/2744769.2744922", "dac", 2015]], "Ahmad-Reza Sadeghi": [0, ["TyTAN: tiny trust anchor for tiny devices", ["Franz Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "https://doi.org/10.1145/2744769.2744922", "dac", 2015], ["Compacting privacy-preserving k-nearest neighbor search using logic synthesis", ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2744769.2744808", "dac", 2015], ["Security and privacy challenges in industrial internet of things", ["Ahmad-Reza Sadeghi", "Christian Wachsmann", "Michael Waidner"], "https://doi.org/10.1145/2744769.2747942", "dac", 2015], ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015]], "Christian Wachsmann": [0, ["TyTAN: tiny trust anchor for tiny devices", ["Franz Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "https://doi.org/10.1145/2744769.2744922", "dac", 2015], ["Security and privacy challenges in industrial internet of things", ["Ahmad-Reza Sadeghi", "Christian Wachsmann", "Michael Waidner"], "https://doi.org/10.1145/2744769.2747942", "dac", 2015]], "Patrick Koeberl": [0, ["TyTAN: tiny trust anchor for tiny devices", ["Franz Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "https://doi.org/10.1145/2744769.2744922", "dac", 2015], ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015]], "Man-Ki Yoon": [0.29643695801496506, ["Memory heat map: anomaly detection in real-time embedded systems using memory behavior", ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "https://doi.org/10.1145/2744769.2744869", "dac", 2015]], "Lui Sha": [0, ["Memory heat map: anomaly detection in real-time embedded systems using memory behavior", ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "https://doi.org/10.1145/2744769.2744869", "dac", 2015]], "Sibin Mohan": [0, ["Memory heat map: anomaly detection in real-time embedded systems using memory behavior", ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "https://doi.org/10.1145/2744769.2744869", "dac", 2015]], "Jaesik Choi": [1, ["Memory heat map: anomaly detection in real-time embedded systems using memory behavior", ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "https://doi.org/10.1145/2744769.2744869", "dac", 2015]], "Ebrahim M. Songhori": [0, ["Compacting privacy-preserving k-nearest neighbor search using logic synthesis", ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2744769.2744808", "dac", 2015]], "Siam U. Hussain": [0, ["Compacting privacy-preserving k-nearest neighbor search using logic synthesis", ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2744769.2744808", "dac", 2015]], "Farinaz Koushanfar": [0, ["Compacting privacy-preserving k-nearest neighbor search using logic synthesis", ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2744769.2744808", "dac", 2015]], "Korosh Vatanparvar": [0, ["Battery lifetime-aware automotive climate control for electric vehicles", ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/2744769.2744804", "dac", 2015]], "Mohammad Abdullah Al Faruque": [0, ["Battery lifetime-aware automotive climate control for electric vehicles", ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/2744769.2744804", "dac", 2015], ["Models, abstractions, and architectures: the missing links in cyber-physical systems", ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "https://doi.org/10.1145/2744769.2747936", "dac", 2015]], "Philipp Mundhenk": [0, ["Security analysis of automotive architectures using probabilistic model checking", ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2744769.2744906", "dac", 2015]], "Sebastian Steinhorst": [0, ["Security analysis of automotive architectures using probabilistic model checking", ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2744769.2744906", "dac", 2015], ["Efficient design space exploration of embedded platforms", ["Martin Lukasiewycz", "Florian Sagstetter", "Sebastian Steinhorst"], "https://doi.org/10.1145/2744769.2744829", "dac", 2015]], "Martin Lukasiewycz": [0, ["Security analysis of automotive architectures using probabilistic model checking", ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2744769.2744906", "dac", 2015], ["Efficient design space exploration of embedded platforms", ["Martin Lukasiewycz", "Florian Sagstetter", "Sebastian Steinhorst"], "https://doi.org/10.1145/2744769.2744829", "dac", 2015]], "Suhaib A. Fahmy": [0, ["Security analysis of automotive architectures using probabilistic model checking", ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2744769.2744906", "dac", 2015], ["Security aware network controllers for next generation automotive embedded systems", ["Shanker Shreejith", "Suhaib A. Fahmy"], "https://doi.org/10.1145/2744769.2744907", "dac", 2015]], "Samarjit Chakraborty": [0, ["Security analysis of automotive architectures using probabilistic model checking", ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2744769.2744906", "dac", 2015]], "Shanker Shreejith": [0, ["Security aware network controllers for next generation automotive embedded systems", ["Shanker Shreejith", "Suhaib A. Fahmy"], "https://doi.org/10.1145/2744769.2744907", "dac", 2015]], "Jaime Espinosa": [0, ["Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification", ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella", "David de Andres", "Juan-Carlos Ruiz-Garcia"], "https://doi.org/10.1145/2744769.2744798", "dac", 2015]], "Carles Hernandez": [0, ["Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification", ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella", "David de Andres", "Juan-Carlos Ruiz-Garcia"], "https://doi.org/10.1145/2744769.2744798", "dac", 2015]], "Jaume Abella": [0, ["Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification", ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella", "David de Andres", "Juan-Carlos Ruiz-Garcia"], "https://doi.org/10.1145/2744769.2744798", "dac", 2015], ["PACO: fast average-performance estimation for time-randomized caches", ["Suzana Milutinovic", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744886", "dac", 2015], ["Increasing confidence on measurement-based contention bounds for real-time round-robin buses", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744858", "dac", 2015], ["Resource usage templates and signatures for COTS multicore processors", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744901", "dac", 2015]], "David de Andres": [0, ["Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification", ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella", "David de Andres", "Juan-Carlos Ruiz-Garcia"], "https://doi.org/10.1145/2744769.2744798", "dac", 2015]], "Juan-Carlos Ruiz-Garcia": [0, ["Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification", ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella", "David de Andres", "Juan-Carlos Ruiz-Garcia"], "https://doi.org/10.1145/2744769.2744798", "dac", 2015]], "Daniel Thiele": [0, ["Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling", ["Daniel Thiele", "Philip Axer", "Rolf Ernst"], "https://doi.org/10.1145/2744769.2744854", "dac", 2015]], "Philip Axer": [0, ["Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling", ["Daniel Thiele", "Philip Axer", "Rolf Ernst"], "https://doi.org/10.1145/2744769.2744854", "dac", 2015]], "Rolf Ernst": [0, ["Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling", ["Daniel Thiele", "Philip Axer", "Rolf Ernst"], "https://doi.org/10.1145/2744769.2744854", "dac", 2015], ["Designing time partitions for real-time hypervisor with sufficient temporal independence", ["Matthias Beckert", "Rolf Ernst"], "https://doi.org/10.1145/2744769.2744820", "dac", 2015]], "Sebastian Kehr": [0, ["Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication", ["Sebastian Kehr", "Eduardo Quinones", "Bert Boddeker", "Gunter Schafer"], "https://doi.org/10.1145/2744769.2744889", "dac", 2015]], "Eduardo Quinones": [0, ["Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication", ["Sebastian Kehr", "Eduardo Quinones", "Bert Boddeker", "Gunter Schafer"], "https://doi.org/10.1145/2744769.2744889", "dac", 2015], ["PACO: fast average-performance estimation for time-randomized caches", ["Suzana Milutinovic", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744886", "dac", 2015], ["Increasing confidence on measurement-based contention bounds for real-time round-robin buses", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744858", "dac", 2015], ["Resource usage templates and signatures for COTS multicore processors", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744901", "dac", 2015]], "Bert Boddeker": [0, ["Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication", ["Sebastian Kehr", "Eduardo Quinones", "Bert Boddeker", "Gunter Schafer"], "https://doi.org/10.1145/2744769.2744889", "dac", 2015]], "Gunter Schafer": [0, ["Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication", ["Sebastian Kehr", "Eduardo Quinones", "Bert Boddeker", "Gunter Schafer"], "https://doi.org/10.1145/2744769.2744889", "dac", 2015]], "Michael K. Papamichael": [0, ["Nautilus: fast automated IP design space search using guided genetic algorithms", ["Michael K. Papamichael", "Peter Milder", "James C. Hoe"], "https://doi.org/10.1145/2744769.2744875", "dac", 2015]], "Peter Milder": [0, ["Nautilus: fast automated IP design space search using guided genetic algorithms", ["Michael K. Papamichael", "Peter Milder", "James C. Hoe"], "https://doi.org/10.1145/2744769.2744875", "dac", 2015]], "James C. Hoe": [0, ["Nautilus: fast automated IP design space search using guided genetic algorithms", ["Michael K. Papamichael", "Peter Milder", "James C. Hoe"], "https://doi.org/10.1145/2744769.2744875", "dac", 2015]], "Sascha Roloff": [0, ["Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures", ["Sascha Roloff", "David Schafhauser", "Frank Hannig", "Jurgen Teich"], "https://doi.org/10.1145/2744769.2744840", "dac", 2015]], "David Schafhauser": [0, ["Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures", ["Sascha Roloff", "David Schafhauser", "Frank Hannig", "Jurgen Teich"], "https://doi.org/10.1145/2744769.2744840", "dac", 2015]], "Frank Hannig": [0, ["Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures", ["Sascha Roloff", "David Schafhauser", "Frank Hannig", "Jurgen Teich"], "https://doi.org/10.1145/2744769.2744840", "dac", 2015]], "Junbin Wang": [0.8302882760763168, ["Acceleration of control flows on reconfigurable architecture with a composite method", ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744789", "dac", 2015]], "Leibo Liu": [0, ["Acceleration of control flows on reconfigurable architecture with a composite method", ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744789", "dac", 2015], ["A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction", ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744772", "dac", 2015], ["Efficient memory partitioning for parallel data access in multidimensional arrays", ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744831", "dac", 2015]], "Jianfeng Zhu": [0, ["Acceleration of control flows on reconfigurable architecture with a composite method", ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744789", "dac", 2015]], "Shouyi Yin": [0, ["Acceleration of control flows on reconfigurable architecture with a composite method", ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744789", "dac", 2015], ["A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction", ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744772", "dac", 2015], ["Efficient memory partitioning for parallel data access in multidimensional arrays", ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744831", "dac", 2015]], "Shaojun Wei": [0, ["Acceleration of control flows on reconfigurable architecture with a composite method", ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744789", "dac", 2015], ["A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction", ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744772", "dac", 2015], ["Efficient memory partitioning for parallel data access in multidimensional arrays", ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744831", "dac", 2015]], "Munish Jassi": [0, ["GRIP: grammar-based IP integration and packaging for acceleration-rich SoC designs", ["Munish Jassi", "Daniel Muller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744845", "dac", 2015]], "Daniel Muller-Gritschneder": [0, ["GRIP: grammar-based IP integration and packaging for acceleration-rich SoC designs", ["Munish Jassi", "Daniel Muller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744845", "dac", 2015]], "Ulf Schlichtmann": [0, ["GRIP: grammar-based IP integration and packaging for acceleration-rich SoC designs", ["Munish Jassi", "Daniel Muller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744845", "dac", 2015], ["Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744899", "dac", 2015]], "Lei Zhang": [0, ["ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing", ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744896", "dac", 2015]], "Harry D. Foster": [0, ["Trends in functional verification: a 2014 industry study", ["Harry D. Foster"], "http://doi.acm.org/10.1145/2745404.2744921", "dac", 2015]], "Vladimir Herdt": [0, ["Verifying SystemC using stateful symbolic simulation", ["Vladimir Herdt", "Hoang Minh Le", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744927", "dac", 2015]], "Hoang Minh Le": [0, ["Verifying SystemC using stateful symbolic simulation", ["Vladimir Herdt", "Hoang Minh Le", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744927", "dac", 2015]], "Rolf Drechsler": [0, ["Verifying SystemC using stateful symbolic simulation", ["Vladimir Herdt", "Hoang Minh Le", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744927", "dac", 2015], ["A generic representation of CCSL time constraints for UML/MARTE models", ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich Kuhne", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744775", "dac", 2015]], "Tim Todman": [0, ["In-circuit temporal monitors for runtime verification of reconfigurable designs", ["Tim Todman", "Stephan Stilkerich", "Wayne Luk"], "https://doi.org/10.1145/2744769.2744856", "dac", 2015]], "Stephan Stilkerich": [0, ["In-circuit temporal monitors for runtime verification of reconfigurable designs", ["Tim Todman", "Stephan Stilkerich", "Wayne Luk"], "https://doi.org/10.1145/2744769.2744856", "dac", 2015]], "Wayne Luk": [0, ["In-circuit temporal monitors for runtime verification of reconfigurable designs", ["Tim Todman", "Stephan Stilkerich", "Wayne Luk"], "https://doi.org/10.1145/2744769.2744856", "dac", 2015]], "Yu-Yun Dai": [0, ["Sequential equivalence checking of clock-gated circuits", ["Yu-Yun Dai", "Kei-Yong Khoo", "Robert K. Brayton"], "https://doi.org/10.1145/2744769.2744910", "dac", 2015]], "Kei-Yong Khoo": [0, ["Sequential equivalence checking of clock-gated circuits", ["Yu-Yun Dai", "Kei-Yong Khoo", "Robert K. Brayton"], "https://doi.org/10.1145/2744769.2744910", "dac", 2015]], "Robert K. Brayton": [0, ["Sequential equivalence checking of clock-gated circuits", ["Yu-Yun Dai", "Kei-Yong Khoo", "Robert K. Brayton"], "https://doi.org/10.1145/2744769.2744910", "dac", 2015]], "Maciej J. Ciesielski": [0, ["Verification of gate-level arithmetic circuits by function extraction", ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andre Rossi"], "https://doi.org/10.1145/2744769.2744925", "dac", 2015]], "Cunxi Yu": [3.476043772820958e-07, ["Verification of gate-level arithmetic circuits by function extraction", ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andre Rossi"], "https://doi.org/10.1145/2744769.2744925", "dac", 2015]], "Walter Brown": [0, ["Verification of gate-level arithmetic circuits by function extraction", ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andre Rossi"], "https://doi.org/10.1145/2744769.2744925", "dac", 2015]], "Duo Liu": [0, ["Verification of gate-level arithmetic circuits by function extraction", ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andre Rossi"], "https://doi.org/10.1145/2744769.2744925", "dac", 2015]], "Andre Rossi": [0, ["Verification of gate-level arithmetic circuits by function extraction", ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andre Rossi"], "https://doi.org/10.1145/2744769.2744925", "dac", 2015]], "Keith A. Campbell": [0, ["Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles", ["Keith A. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"], "https://doi.org/10.1145/2744769.2753768", "dac", 2015], ["High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths", ["Keith A. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"], "https://doi.org/10.1145/2744769.2744851", "dac", 2015]], "David Lin": [0, ["Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles", ["Keith A. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"], "https://doi.org/10.1145/2744769.2753768", "dac", 2015]], "Subhasish Mitra": [0, ["Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles", ["Keith A. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"], "https://doi.org/10.1145/2744769.2753768", "dac", 2015], ["Understanding soft errors in uncore components", ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "https://doi.org/10.1145/2744769.2744923", "dac", 2015]], "Deming Chen": [0, ["Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles", ["Keith A. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"], "https://doi.org/10.1145/2744769.2753768", "dac", 2015], ["A SPICE model of flexible transition metal dichalcogenide field-effect transistors", ["Ying-Yu Chen", "Zelei Sun", "Deming Chen"], "https://doi.org/10.1145/2744769.2744782", "dac", 2015], ["High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths", ["Keith A. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"], "https://doi.org/10.1145/2744769.2744851", "dac", 2015]], "Michael Waidner": [0, ["Security and privacy challenges in industrial internet of things", ["Ahmad-Reza Sadeghi", "Christian Wachsmann", "Michael Waidner"], "https://doi.org/10.1145/2744769.2747942", "dac", 2015]], "Stephen McLaughlin": [0, ["Blocking unsafe behaviors in control systems through static and dynamic policy enforcement", ["Stephen McLaughlin"], "https://doi.org/10.1145/2744769.2747913", "dac", 2015]], "Dirk Ziegenbein": [0, ["Timing-aware control software design for automotive systems", ["Dirk Ziegenbein", "Arne Hamann"], "https://doi.org/10.1145/2744769.2747947", "dac", 2015]], "Arne Hamann": [0, ["Timing-aware control software design for automotive systems", ["Dirk Ziegenbein", "Arne Hamann"], "https://doi.org/10.1145/2744769.2747947", "dac", 2015]], "Shankara Narayanan Krishna": [0, ["Compositional modeling and analysis of automotive feature product lines", ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "S. Ramesh", "Ashutosh Trivedi"], "https://doi.org/10.1145/2744769.2747928", "dac", 2015]], "Ganesh Khandu Narwane": [0, ["Compositional modeling and analysis of automotive feature product lines", ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "S. Ramesh", "Ashutosh Trivedi"], "https://doi.org/10.1145/2744769.2747928", "dac", 2015]], "S. Ramesh": [0, ["Compositional modeling and analysis of automotive feature product lines", ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "S. Ramesh", "Ashutosh Trivedi"], "https://doi.org/10.1145/2744769.2747928", "dac", 2015], ["Model-based testing of automotive software: some challenges and solutions", ["Alexandre Petrenko", "Omer Nguena-Timo", "S. Ramesh"], "https://doi.org/10.1145/2744769.2747935", "dac", 2015]], "Ashutosh Trivedi": [0, ["Compositional modeling and analysis of automotive feature product lines", ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "S. Ramesh", "Ashutosh Trivedi"], "https://doi.org/10.1145/2744769.2747928", "dac", 2015]], "Huafeng Yu": [7.264102919180004e-08, ["The challenge of interoperability: model-based integration for automotive control software", ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shinichi Shiraishi"], "https://doi.org/10.1145/2744769.2747945", "dac", 2015]], "Prachi Joshi": [0, ["The challenge of interoperability: model-based integration for automotive control software", ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shinichi Shiraishi"], "https://doi.org/10.1145/2744769.2747945", "dac", 2015]], "Jean-Pierre Talpin": [0, ["The challenge of interoperability: model-based integration for automotive control software", ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shinichi Shiraishi"], "https://doi.org/10.1145/2744769.2747945", "dac", 2015]], "Sandeep K. Shukla": [0, ["The challenge of interoperability: model-based integration for automotive control software", ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shinichi Shiraishi"], "https://doi.org/10.1145/2744769.2747945", "dac", 2015]], "Shinichi Shiraishi": [0, ["The challenge of interoperability: model-based integration for automotive control software", ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shinichi Shiraishi"], "https://doi.org/10.1145/2744769.2747945", "dac", 2015]], "John P. Hayes": [0, ["Introduction to stochastic computing and its challenges", ["John P. Hayes"], "https://doi.org/10.1145/2744769.2747932", "dac", 2015], ["Equivalence among stochastic logic circuits and its application", ["Te-Hsuan Chen", "John P. Hayes"], "https://doi.org/10.1145/2744769.2744837", "dac", 2015]], "Alexandru Paler": [0, ["An introduction into fault-tolerant quantum computing", ["Alexandru Paler", "Simon J. Devitt"], "https://doi.org/10.1145/2744769.2747911", "dac", 2015]], "Simon J. Devitt": [0, ["An introduction into fault-tolerant quantum computing", ["Alexandru Paler", "Simon J. Devitt"], "https://doi.org/10.1145/2744769.2747911", "dac", 2015]], "Ilia Polian": [0, ["Design automation challenges for scalable quantum architectures", ["Ilia Polian", "Austin G. Fowler"], "https://doi.org/10.1145/2744769.2747921", "dac", 2015]], "Austin G. Fowler": [0, ["Design automation challenges for scalable quantum architectures", ["Ilia Polian", "Austin G. Fowler"], "https://doi.org/10.1145/2744769.2747921", "dac", 2015]], "David Kadjo": [0, ["A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms", ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"], "https://doi.org/10.1145/2744769.2744773", "dac", 2015]], "Raid Ayoub": [0, ["A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms", ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"], "https://doi.org/10.1145/2744769.2744773", "dac", 2015]], "Michael Kishinevsky": [0, ["A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms", ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"], "https://doi.org/10.1145/2744769.2744773", "dac", 2015]], "Paul V. Gratz": [0, ["A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms", ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"], "https://doi.org/10.1145/2744769.2744773", "dac", 2015]], "Hu Chen": [0, ["Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks", ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2744769.2744881", "dac", 2015]], "Dieudonne Manzi": [0, ["Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks", ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2744769.2744881", "dac", 2015]], "Sanghamitra Roy": [0, ["Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks", ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2744769.2744881", "dac", 2015]], "Koushik Chakraborty": [0, ["Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks", ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2744769.2744881", "dac", 2015]], "Jinil Chung": [0.8825136572122574, ["Domain wall memory based digital signal processors for area and energy-efficiency", ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/2744769.2744825", "dac", 2015]], "Kenneth Ramclam": [0, ["Domain wall memory based digital signal processors for area and energy-efficiency", ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/2744769.2744825", "dac", 2015]], "Jongsun Park": [0.9588399827480316, ["Domain wall memory based digital signal processors for area and energy-efficiency", ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/2744769.2744825", "dac", 2015], ["Self-correcting STTRAM under magnetic field attacks", ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2744909", "dac", 2015]], "Swaroop Ghosh": [0, ["Domain wall memory based digital signal processors for area and energy-efficiency", ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/2744769.2744825", "dac", 2015], ["Self-correcting STTRAM under magnetic field attacks", ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2744909", "dac", 2015]], "Xiang Chen": [0, ["DaTuM: dynamic tone mapping technique for OLED display power saving based on video classification", ["Xiang Chen", "Yiran Chen", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744814", "dac", 2015]], "Chun Jason Xue": [0, ["DaTuM: dynamic tone mapping technique for OLED display power saving based on video classification", ["Xiang Chen", "Yiran Chen", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744814", "dac", 2015], ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", "dac", 2015], ["Compiler directed automatic stack trimming for efficient non-volatile processors", ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744809", "dac", 2015], ["Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor", ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744842", "dac", 2015]], "Xiaoxiao Liu": [0, ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015]], "Mengjie Mao": [0, ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015], ["VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications", ["Mengjie Mao", "Jingtong Hu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2744769.2744931", "dac", 2015]], "Mark Barnell": [0, ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015], ["Cloning your mind: security challenges in cognitive system designs and their solutions", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", "dac", 2015]], "Jianhua Yang": [2.3844478058698826e-09, ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", "dac", 2015]], "Swagath Venkataramani": [0, ["Scalable-effort classifiers for energy-efficient machine learning", ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"], "https://doi.org/10.1145/2744769.2744904", "dac", 2015], ["Approximate computing and the quest for computing efficiency", ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2751163", "dac", 2015], ["Approximate storage for energy efficient spintronic memories", ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744799", "dac", 2015]], "Jie Liu": [0, ["Scalable-effort classifiers for energy-efficient machine learning", ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"], "https://doi.org/10.1145/2744769.2744904", "dac", 2015]], "Mohammed Shoaib": [0, ["Scalable-effort classifiers for energy-efficient machine learning", ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"], "https://doi.org/10.1145/2744769.2744904", "dac", 2015]], "Hyein Lee": [0.9502944648265839, ["Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router", ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "https://doi.org/10.1145/2744769.2744839", "dac", 2015]], "Yixiao Ding": [0, ["Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2744769.2744821", "dac", 2015], ["An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT", ["Yixiao Ding", "Chris C. N. Chu", "Xin Zhou"], "https://doi.org/10.1145/2744769.2744797", "dac", 2015]], "Chris C. N. Chu": [5.475139508437366e-10, ["Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2744769.2744821", "dac", 2015], ["An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT", ["Yixiao Ding", "Chris C. N. Chu", "Xin Zhou"], "https://doi.org/10.1145/2744769.2744797", "dac", 2015]], "Wai-Kei Mak": [0, ["Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2744769.2744821", "dac", 2015]], "Yasmine Badr": [0, ["Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias", ["Yasmine Badr", "Andres Torres", "Puneet Gupta"], "https://doi.org/10.1145/2744769.2744868", "dac", 2015]], "Andres Torres": [0, ["Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias", ["Yasmine Badr", "Andres Torres", "Puneet Gupta"], "https://doi.org/10.1145/2744769.2744868", "dac", 2015]], "Puneet Gupta": [0, ["Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias", ["Yasmine Badr", "Andres Torres", "Puneet Gupta"], "https://doi.org/10.1145/2744769.2744868", "dac", 2015], ["Effective model-based mask fracturing for mask cost reduction", ["Abde Ali Kagalwalla", "Puneet Gupta"], "https://doi.org/10.1145/2744769.2744828", "dac", 2015]], "Yibo Lin": [0, ["High performance dummy fill insertion with coupling and uniformity constraints", ["Yibo Lin", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744850", "dac", 2015], ["Pushing multiple patterning in sub-10nm: are we ready?", ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "https://doi.org/10.1145/2744769.2747940", "dac", 2015]], "Xin Zhou": [0, ["An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT", ["Yixiao Ding", "Chris C. N. Chu", "Xin Zhou"], "https://doi.org/10.1145/2744769.2744797", "dac", 2015]], "Abde Ali Kagalwalla": [0, ["Effective model-based mask fracturing for mask cost reduction", ["Abde Ali Kagalwalla", "Puneet Gupta"], "https://doi.org/10.1145/2744769.2744828", "dac", 2015]], "Lucas Davi": [0, ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015]], "Matthias Hanreich": [0, ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015]], "Debayan Paul": [0, ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015]], "Dean Sullivan": [0, ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015]], "Orlando Arias": [0, ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015]], "Yier Jin": [8.256091678049415e-05, ["HAFIX: hardware-assisted flow integrity extension", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", "dac", 2015], ["Impact assessment of net metering on smart home cyberattack detection", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", "dac", 2015], ["Pre-silicon security verification and validation: a formal perspective", ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "https://doi.org/10.1145/2744769.2747939", "dac", 2015]], "Garrett S. Rose": [0, ["Performance analysis of a memristive crossbar PUF design", ["Garrett S. Rose", "Chauncey A. Meade"], "https://doi.org/10.1145/2744769.2744892", "dac", 2015]], "Chauncey A. Meade": [0, ["Performance analysis of a memristive crossbar PUF design", ["Garrett S. Rose", "Chauncey A. Meade"], "https://doi.org/10.1145/2744769.2744892", "dac", 2015]], "Teng Xu": [0, ["Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models", ["Teng Xu", "Dongfang Li", "Miodrag Potkonjak"], "https://doi.org/10.1145/2744769.2744791", "dac", 2015]], "Dongfang Li": [0, ["Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models", ["Teng Xu", "Dongfang Li", "Miodrag Potkonjak"], "https://doi.org/10.1145/2744769.2744791", "dac", 2015]], "Miodrag Potkonjak": [0, ["Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models", ["Teng Xu", "Dongfang Li", "Miodrag Potkonjak"], "https://doi.org/10.1145/2744769.2744791", "dac", 2015]], "Jae-Won Jang": [0.8390696942806244, ["Self-correcting STTRAM under magnetic field attacks", ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2744909", "dac", 2015]], "Swarup Bhunia": [0, ["Self-correcting STTRAM under magnetic field attacks", ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2744909", "dac", 2015], ["Correctness and security at odds: post-silicon validation of modern SoC designs", ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2754896", "dac", 2015]], "Edward Tashjian": [0, ["On using control signals for word-level identification in a gate-level netlist", ["Edward Tashjian", "Azadeh Davoodi"], "https://doi.org/10.1145/2744769.2744878", "dac", 2015]], "Azadeh Davoodi": [0, ["On using control signals for word-level identification in a gate-level netlist", ["Edward Tashjian", "Azadeh Davoodi"], "https://doi.org/10.1145/2744769.2744878", "dac", 2015]], "Jinyong Lee": [0.5, ["Efficient dynamic information flow tracking on a processor with core debug interface", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", "dac", 2015]], "Ingoo Heo": [0.9932729303836823, ["Efficient dynamic information flow tracking on a processor with core debug interface", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", "dac", 2015]], "Yongje Lee": [0.6966285705566406, ["Efficient dynamic information flow tracking on a processor with core debug interface", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", "dac", 2015]], "Yunheung Paek": [1, ["Efficient dynamic information flow tracking on a processor with core debug interface", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", "dac", 2015]], "Marilyn Wolf": [0, ["What don't we know about CPS architectures?", ["Marilyn Wolf", "Eric Feron"], "https://doi.org/10.1145/2744769.2747950", "dac", 2015]], "Eric Feron": [0, ["What don't we know about CPS architectures?", ["Marilyn Wolf", "Eric Feron"], "https://doi.org/10.1145/2744769.2747950", "dac", 2015]], "Janos Sztipanovits": [0, ["Design tool chain for cyber-physical systems: lessons learned", ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "https://doi.org/10.1145/2744769.2747922", "dac", 2015]], "Ted Bapty": [0, ["Design tool chain for cyber-physical systems: lessons learned", ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "https://doi.org/10.1145/2744769.2747922", "dac", 2015]], "Sandeep Neema": [0, ["Design tool chain for cyber-physical systems: lessons learned", ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "https://doi.org/10.1145/2744769.2747922", "dac", 2015]], "Xenofon D. Koutsoukos": [0, ["Design tool chain for cyber-physical systems: lessons learned", ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "https://doi.org/10.1145/2744769.2747922", "dac", 2015]], "Ethan K. Jackson": [0, ["Design tool chain for cyber-physical systems: lessons learned", ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "https://doi.org/10.1145/2744769.2747922", "dac", 2015]], "Bharathan Balaji": [0, ["Models, abstractions, and architectures: the missing links in cyber-physical systems", ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "https://doi.org/10.1145/2744769.2747936", "dac", 2015]], "Nikil D. Dutt": [0, ["Models, abstractions, and architectures: the missing links in cyber-physical systems", ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "https://doi.org/10.1145/2744769.2747936", "dac", 2015], ["SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs", ["Santanu Sarma", "Tiago Muck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/2744769.2744911", "dac", 2015]], "Rajesh K. Gupta": [0, ["Models, abstractions, and architectures: the missing links in cyber-physical systems", ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "https://doi.org/10.1145/2744769.2747936", "dac", 2015], ["Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters", ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "https://doi.org/10.1145/2744769.2744915", "dac", 2015]], "Yuvraj Agarwal": [0, ["Models, abstractions, and architectures: the missing links in cyber-physical systems", ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "https://doi.org/10.1145/2744769.2747936", "dac", 2015]], "Nasibeh Teimouri": [0, ["Revisiting accelerator-rich CMPs: challenges and solutions", ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "https://doi.org/10.1145/2744769.2744902", "dac", 2015]], "Hamed Tabkhi": [0, ["Revisiting accelerator-rich CMPs: challenges and solutions", ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "https://doi.org/10.1145/2744769.2744902", "dac", 2015]], "Gunar Schirner": [0, ["Revisiting accelerator-rich CMPs: challenges and solutions", ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "https://doi.org/10.1145/2744769.2744902", "dac", 2015]], "Haseeb Bokhari": [0, ["SuperNet: multimode interconnect architecture for manycore chips", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2744769.2744912", "dac", 2015]], "Haris Javaid": [0, ["SuperNet: multimode interconnect architecture for manycore chips", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2744769.2744912", "dac", 2015]], "Muhammad Shafique": [0, ["SuperNet: multimode interconnect architecture for manycore chips", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2744769.2744912", "dac", 2015], ["A low latency generic accuracy configurable adder", ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744778", "dac", 2015], ["EnAAM: energy-efficient anti-aging for on-chip video memories", ["Muhammad Shafique", "Muhammad Usman Karim Khan", "Adnan Orcun Tufek", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744834", "dac", 2015], ["New trends in dark silicon", ["Jorg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"], "https://doi.org/10.1145/2744769.2747938", "dac", 2015], ["Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips", ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744916", "dac", 2015], ["Hayat: harnessing dark silicon and variability for aging deceleration and balancing", ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744849", "dac", 2015]], "Jorg Henkel": [0, ["SuperNet: multimode interconnect architecture for manycore chips", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2744769.2744912", "dac", 2015], ["A low latency generic accuracy configurable adder", ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744778", "dac", 2015], ["EnAAM: energy-efficient anti-aging for on-chip video memories", ["Muhammad Shafique", "Muhammad Usman Karim Khan", "Adnan Orcun Tufek", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744834", "dac", 2015], ["New trends in dark silicon", ["Jorg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"], "https://doi.org/10.1145/2744769.2747938", "dac", 2015], ["Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips", ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744916", "dac", 2015], ["Hayat: harnessing dark silicon and variability for aging deceleration and balancing", ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744849", "dac", 2015]], "Sri Parameswaran": [0, ["SuperNet: multimode interconnect architecture for manycore chips", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2744769.2744912", "dac", 2015]], "Waqas Ahmad": [0, ["A low latency generic accuracy configurable adder", ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744778", "dac", 2015]], "Rehan Hafiz": [0, ["A low latency generic accuracy configurable adder", ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744778", "dac", 2015]], "Guangli Jiang": [0, ["A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction", ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744772", "dac", 2015]], "Wenping Zhu": [0, ["A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction", ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744772", "dac", 2015]], "Hyungmin Cho": [0.9681252092123032, ["Understanding soft errors in uncore components", ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "https://doi.org/10.1145/2744769.2744923", "dac", 2015]], "Chen-Yong Cher": [0, ["Understanding soft errors in uncore components", ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "https://doi.org/10.1145/2744769.2744923", "dac", 2015]], "Thomas Shepherd": [0, ["Understanding soft errors in uncore components", ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "https://doi.org/10.1145/2744769.2744923", "dac", 2015]], "Hai-Bao Chen": [0, ["Interconnect reliability modeling and analysis for multi-branch interconnect trees", ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "https://doi.org/10.1145/2744769.2747953", "dac", 2015]], "Sheldon X.-D. Tan": [0, ["Interconnect reliability modeling and analysis for multi-branch interconnect trees", ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "https://doi.org/10.1145/2744769.2747953", "dac", 2015]], "Valeriy Sukharev": [0, ["Interconnect reliability modeling and analysis for multi-branch interconnect trees", ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "https://doi.org/10.1145/2744769.2747953", "dac", 2015]], "Xin Huang": [0, ["Interconnect reliability modeling and analysis for multi-branch interconnect trees", ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "https://doi.org/10.1145/2744769.2747953", "dac", 2015]], "Taeyoung Kim": [0.9952526688575745, ["Interconnect reliability modeling and analysis for multi-branch interconnect trees", ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "https://doi.org/10.1145/2744769.2747953", "dac", 2015]], "Yarui Peng": [0, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Bon Woong Ku": [0.9984257221221924, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Youn-Sik Park": [0.9113795906305313, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Kwang-Il Park": [0.994959369301796, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Seong-Jin Jang": [0.9974256157875061, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Joo-Sun Choi": [0.9976775199174881, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Sung Kyu Lim": [0.9975332617759705, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015], ["Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744917", "dac", 2015]], "Shreepad Panth": [0, ["Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744917", "dac", 2015]], "Ye Wang": [0.001440670166630298, ["Novel power grid reduction method based on L1 regularization", ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2744769.2744877", "dac", 2015]], "Meng Li": [0, ["Novel power grid reduction method based on L1 regularization", ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2744769.2744877", "dac", 2015]], "Xinyang Yi": [0.0001978467480512336, ["Novel power grid reduction method based on L1 regularization", ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2744769.2744877", "dac", 2015]], "Zhao Song": [7.501321078962064e-06, ["Novel power grid reduction method based on L1 regularization", ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2744769.2744877", "dac", 2015]], "Michael Orshansky": [0, ["Novel power grid reduction method based on L1 regularization", ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2744769.2744877", "dac", 2015]], "Constantine Caramanis": [0, ["Novel power grid reduction method based on L1 regularization", ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2744769.2744877", "dac", 2015]], "Xiaochen Liu": [0, ["A statistical methodology for noise sensor placement and full-chip voltage map generation", ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "https://doi.org/10.1145/2744769.2744784", "dac", 2015]], "Shupeng Sun": [2.953466164967722e-07, ["A statistical methodology for noise sensor placement and full-chip voltage map generation", ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "https://doi.org/10.1145/2744769.2744784", "dac", 2015]], "Pingqiang Zhou": [0, ["A statistical methodology for noise sensor placement and full-chip voltage map generation", ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "https://doi.org/10.1145/2744769.2744784", "dac", 2015]], "Haifeng Qian": [0, ["A statistical methodology for noise sensor placement and full-chip voltage map generation", ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "https://doi.org/10.1145/2744769.2744784", "dac", 2015]], "Chunpeng Wu": [1.2078960935468785e-05, ["Cloning your mind: security challenges in cognitive system designs and their solutions", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", "dac", 2015]], "Qinru Qiu": [0, ["Cloning your mind: security challenges in cognitive system designs and their solutions", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", "dac", 2015]], "Bowen Zheng": [0, ["Design and verification for transportation system security", ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerard", "Qi Zhu", "Natarajan Shankar"], "https://doi.org/10.1145/2744769.2747920", "dac", 2015]], "Wenchao Li": [0, ["Design and verification for transportation system security", ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerard", "Qi Zhu", "Natarajan Shankar"], "https://doi.org/10.1145/2744769.2747920", "dac", 2015]], "Peng Deng": [0, ["Design and verification for transportation system security", ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerard", "Qi Zhu", "Natarajan Shankar"], "https://doi.org/10.1145/2744769.2747920", "dac", 2015]], "Leonard Gerard": [0, ["Design and verification for transportation system security", ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerard", "Qi Zhu", "Natarajan Shankar"], "https://doi.org/10.1145/2744769.2747920", "dac", 2015]], "Qi Zhu": [0, ["Design and verification for transportation system security", ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerard", "Qi Zhu", "Natarajan Shankar"], "https://doi.org/10.1145/2744769.2747920", "dac", 2015], ["Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation", ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/2744769.2744882", "dac", 2015]], "Natarajan Shankar": [0, ["Design and verification for transportation system security", ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerard", "Qi Zhu", "Natarajan Shankar"], "https://doi.org/10.1145/2744769.2747920", "dac", 2015]], "Yang Liu": [0, ["Impact assessment of net metering on smart home cyberattack detection", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", "dac", 2015]], "Shiyan Hu": [0, ["Impact assessment of net metering on smart home cyberattack detection", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", "dac", 2015]], "Jie Wu": [0.031336999498307705, ["Impact assessment of net metering on smart home cyberattack detection", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", "dac", 2015]], "Yiyu Shi": [0, ["Impact assessment of net metering on smart home cyberattack detection", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", "dac", 2015]], "Yu Hu": [0, ["Impact assessment of net metering on smart home cyberattack detection", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", "dac", 2015]], "Adam D. Sherer": [0, ["Ensuring functional safety compliance for ISO 26262", ["Adam D. Sherer", "John Rose", "Riccardo Oddone"], "https://doi.org/10.1145/2744769.2747924", "dac", 2015]], "John Rose": [0, ["Ensuring functional safety compliance for ISO 26262", ["Adam D. Sherer", "John Rose", "Riccardo Oddone"], "https://doi.org/10.1145/2744769.2747924", "dac", 2015]], "Riccardo Oddone": [0, ["Ensuring functional safety compliance for ISO 26262", ["Adam D. Sherer", "John Rose", "Riccardo Oddone"], "https://doi.org/10.1145/2744769.2747924", "dac", 2015]], "Bernhard Schatz": [0, ["Automating design-space exploration: optimal deployment of automotive SW-components in an ISO26262 context", ["Bernhard Schatz", "Sebastian Voss", "Sergey Zverlov"], "https://doi.org/10.1145/2744769.2747912", "dac", 2015]], "Sebastian Voss": [0, ["Automating design-space exploration: optimal deployment of automotive SW-components in an ISO26262 context", ["Bernhard Schatz", "Sebastian Voss", "Sergey Zverlov"], "https://doi.org/10.1145/2744769.2747912", "dac", 2015]], "Sergey Zverlov": [0, ["Automating design-space exploration: optimal deployment of automotive SW-components in an ISO26262 context", ["Bernhard Schatz", "Sebastian Voss", "Sergey Zverlov"], "https://doi.org/10.1145/2744769.2747912", "dac", 2015]], "Hsiang-Jen Tsai": [0, ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", "dac", 2015]], "Keng-Hao Yang": [7.226156526485283e-07, ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", "dac", 2015]], "Yin-Chi Peng": [0, ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", "dac", 2015]], "Chien-Chen Lin": [0, ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", "dac", 2015]], "Ya-Han Tsao": [0, ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", "dac", 2015]], "Meng-Fan Chang": [5.9278717401412e-07, ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", "dac", 2015], ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Tien-Fu Chen": [0, ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", "dac", 2015]], "Muhammad Usman Karim Khan": [0, ["EnAAM: energy-efficient anti-aging for on-chip video memories", ["Muhammad Shafique", "Muhammad Usman Karim Khan", "Adnan Orcun Tufek", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744834", "dac", 2015]], "Adnan Orcun Tufek": [0, ["EnAAM: energy-efficient anti-aging for on-chip video memories", ["Muhammad Shafique", "Muhammad Usman Karim Khan", "Adnan Orcun Tufek", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744834", "dac", 2015]], "Shrikanth Ganapathy": [0, ["Mitigating the impact of faults in unreliable memories for error-resilient applications", ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"], "https://doi.org/10.1145/2744769.2744871", "dac", 2015]], "Georgios Karakonstantis": [0, ["Mitigating the impact of faults in unreliable memories for error-resilient applications", ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"], "https://doi.org/10.1145/2744769.2744871", "dac", 2015]], "Adam Teman": [0, ["Mitigating the impact of faults in unreliable memories for error-resilient applications", ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"], "https://doi.org/10.1145/2744769.2744871", "dac", 2015]], "Andreas Burg": [0, ["Mitigating the impact of faults in unreliable memories for error-resilient applications", ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"], "https://doi.org/10.1145/2744769.2744871", "dac", 2015]], "Gushu Li": [0, ["A STT-RAM-based low-power hybrid register file for GPGPUs", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", "dac", 2015]], "Xiaoming Chen": [0, ["A STT-RAM-based low-power hybrid register file for GPGPUs", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", "dac", 2015]], "Guangyu Sun": [0.00010970079893013462, ["A STT-RAM-based low-power hybrid register file for GPGPUs", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", "dac", 2015]], "Henry Hoffmann": [0, ["A STT-RAM-based low-power hybrid register file for GPGPUs", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", "dac", 2015]], "Yongpan Liu": [0, ["A STT-RAM-based low-power hybrid register file for GPGPUs", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", "dac", 2015], ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", "dac", 2015], ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015], ["Compiler directed automatic stack trimming for efficient non-volatile processors", ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744809", "dac", 2015], ["Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor", ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744842", "dac", 2015]], "Chaofan Li": [0, ["Joint precision optimization and high level synthesis for approximate computing", ["Chaofan Li", "Wei Luo", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/2744769.2744863", "dac", 2015]], "Wei Luo": [0, ["Joint precision optimization and high level synthesis for approximate computing", ["Chaofan Li", "Wei Luo", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/2744769.2744863", "dac", 2015]], "Sachin S. Sapatnekar": [0, ["Joint precision optimization and high level synthesis for approximate computing", ["Chaofan Li", "Wei Luo", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/2744769.2744863", "dac", 2015]], "Jiang Hu": [0, ["Joint precision optimization and high level synthesis for approximate computing", ["Chaofan Li", "Wei Luo", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/2744769.2744863", "dac", 2015]], "G. Tziantzioulis": [0, ["b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units", ["G. Tziantzioulis", "A. M. Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "https://doi.org/10.1145/2744769.2744805", "dac", 2015]], "A. M. Gok": [0, ["b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units", ["G. Tziantzioulis", "A. M. Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "https://doi.org/10.1145/2744769.2744805", "dac", 2015]], "S. M. Faisal": [0, ["b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units", ["G. Tziantzioulis", "A. M. Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "https://doi.org/10.1145/2744769.2744805", "dac", 2015]], "Nikolaos Hardavellas": [0, ["b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units", ["G. Tziantzioulis", "A. M. Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "https://doi.org/10.1145/2744769.2744805", "dac", 2015]], "Seda Ogrenci Memik": [0, ["b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units", ["G. Tziantzioulis", "A. M. Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "https://doi.org/10.1145/2744769.2744805", "dac", 2015]], "Srinivasan Parthasarathy": [0, ["b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units", ["G. Tziantzioulis", "A. M. Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "https://doi.org/10.1145/2744769.2744805", "dac", 2015]], "YoungHoon Jung": [0.9983035922050476, ["\u03a3VP: host-GPU multiplexing for efficient simulation of multiple embedded GPUs on virtual platforms", ["YoungHoon Jung", "Luca P. Carloni"], "https://doi.org/10.1145/2744769.2744913", "dac", 2015]], "Luca P. Carloni": [0, ["\u03a3VP: host-GPU multiplexing for efficient simulation of multiple embedded GPUs on virtual platforms", ["YoungHoon Jung", "Luca P. Carloni"], "https://doi.org/10.1145/2744769.2744913", "dac", 2015], ["An Analysis of Accelerator Coupling in Heterogeneous Architectures", ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "http://doi.acm.org/10.1145/2744769.2744794", "dac", 2015]], "Jaeyoung Yun": [0.9989203661680222, ["HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications", ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "https://doi.org/10.1145/2744769.2744848", "dac", 2015]], "Jinsu Park": [0.8482702523469925, ["HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications", ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "https://doi.org/10.1145/2744769.2744848", "dac", 2015]], "Woongki Baek": [1, ["HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications", ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "https://doi.org/10.1145/2744769.2744848", "dac", 2015]], "Lukas Cavigelli": [0, ["Accelerating real-time embedded scene labeling with convolutional networks", ["Lukas Cavigelli", "Michele Magno", "Luca Benini"], "https://doi.org/10.1145/2744769.2744788", "dac", 2015]], "Michele Magno": [0, ["Accelerating real-time embedded scene labeling with convolutional networks", ["Lukas Cavigelli", "Michele Magno", "Luca Benini"], "https://doi.org/10.1145/2744769.2744788", "dac", 2015]], "Luca Benini": [0, ["Accelerating real-time embedded scene labeling with convolutional networks", ["Lukas Cavigelli", "Michele Magno", "Luca Benini"], "https://doi.org/10.1145/2744769.2744788", "dac", 2015], ["Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters", ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "https://doi.org/10.1145/2744769.2744915", "dac", 2015]], "Santanu Sarma": [0, ["SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs", ["Santanu Sarma", "Tiago Muck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/2744769.2744911", "dac", 2015]], "Tiago Muck": [0, ["SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs", ["Santanu Sarma", "Tiago Muck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/2744769.2744911", "dac", 2015]], "Luis Angel D. Bathen": [0, ["SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs", ["Santanu Sarma", "Tiago Muck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/2744769.2744911", "dac", 2015]], "Alexandru Nicolau": [0, ["SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs", ["Santanu Sarma", "Tiago Muck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/2744769.2744911", "dac", 2015]], "Hongsik Lee": [0.14800209179520607, ["Optimizing stream program performance on CGRA-based systems", ["Hongsik Lee", "Dong Nguyen", "Jongeun Lee"], "https://doi.org/10.1145/2744769.2744884", "dac", 2015]], "Dong Nguyen": [0, ["Optimizing stream program performance on CGRA-based systems", ["Hongsik Lee", "Dong Nguyen", "Jongeun Lee"], "https://doi.org/10.1145/2744769.2744884", "dac", 2015]], "Jongeun Lee": [1, ["Optimizing stream program performance on CGRA-based systems", ["Hongsik Lee", "Dong Nguyen", "Jongeun Lee"], "https://doi.org/10.1145/2744769.2744884", "dac", 2015]], "Boyou Zhou": [0, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "Ronen Adato": [0, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "Mahmoud Zangeneh": [0, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "Tianyu Yang": [2.7606152031012243e-08, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "Aydan Uyar": [0, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "Bennett B. Goldberg": [0, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "M. Selim Unlu": [0, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "Ajay Joshi": [0, ["Detecting hardware trojans using backside optical imaging of embedded watermarks", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", "dac", 2015]], "Jeyavijayan Rajendran": [0, ["Detecting malicious modifications of data in third-party intellectual property cores", ["Jeyavijayan Rajendran", "Vivekananda Vedula", "Ramesh Karri"], "https://doi.org/10.1145/2744769.2744823", "dac", 2015]], "Vivekananda Vedula": [0, ["Detecting malicious modifications of data in third-party intellectual property cores", ["Jeyavijayan Rajendran", "Vivekananda Vedula", "Ramesh Karri"], "https://doi.org/10.1145/2744769.2744823", "dac", 2015]], "Ramesh Karri": [0, ["Detecting malicious modifications of data in third-party intellectual property cores", ["Jeyavijayan Rajendran", "Vivekananda Vedula", "Ramesh Karri"], "https://doi.org/10.1145/2744769.2744823", "dac", 2015]], "Carson Dunbar": [0, ["A practical circuit fingerprinting method utilizing observability don't care conditions", ["Carson Dunbar", "Gang Qu"], "https://doi.org/10.1145/2744769.2744780", "dac", 2015]], "Gang Qu": [0, ["A practical circuit fingerprinting method utilizing observability don't care conditions", ["Carson Dunbar", "Gang Qu"], "https://doi.org/10.1145/2744769.2744780", "dac", 2015]], "Zimu Guo": [0, ["Investigation of obfuscation-based anti-reverse engineering for printed circuit boards", ["Zimu Guo", "Mark Tehranipoor", "Domenic Forte", "Jia Di"], "https://doi.org/10.1145/2744769.2744862", "dac", 2015]], "Mark Tehranipoor": [0, ["Investigation of obfuscation-based anti-reverse engineering for printed circuit boards", ["Zimu Guo", "Mark Tehranipoor", "Domenic Forte", "Jia Di"], "https://doi.org/10.1145/2744769.2744862", "dac", 2015]], "Domenic Forte": [0, ["Investigation of obfuscation-based anti-reverse engineering for printed circuit boards", ["Zimu Guo", "Mark Tehranipoor", "Domenic Forte", "Jia Di"], "https://doi.org/10.1145/2744769.2744862", "dac", 2015]], "Jia Di": [0, ["Investigation of obfuscation-based anti-reverse engineering for printed circuit boards", ["Zimu Guo", "Mark Tehranipoor", "Domenic Forte", "Jia Di"], "https://doi.org/10.1145/2744769.2744862", "dac", 2015]], "Weize Yu": [1.2799272894881142e-06, ["Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks", ["Weize Yu", "Orhun Aras Uzun", "Selcuk Kose"], "https://doi.org/10.1145/2744769.2744866", "dac", 2015]], "Orhun Aras Uzun": [0, ["Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks", ["Weize Yu", "Orhun Aras Uzun", "Selcuk Kose"], "https://doi.org/10.1145/2744769.2744866", "dac", 2015]], "Selcuk Kose": [0, ["Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks", ["Weize Yu", "Orhun Aras Uzun", "Selcuk Kose"], "https://doi.org/10.1145/2744769.2744866", "dac", 2015]], "Vladimir Rozic": [0, ["Highly efficient entropy extraction for true random number generators on FPGAs", ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2744769.2744852", "dac", 2015]], "Bohan Yang": [0.3912642002105713, ["Highly efficient entropy extraction for true random number generators on FPGAs", ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2744769.2744852", "dac", 2015]], "Wim Dehaene": [0, ["Highly efficient entropy extraction for true random number generators on FPGAs", ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2744769.2744852", "dac", 2015]], "Ingrid Verbauwhede": [0, ["Highly efficient entropy extraction for true random number generators on FPGAs", ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2744769.2744852", "dac", 2015]], "Veit B. Kleeberger": [0, ["Design & verification of automotive SoC firmware", ["Veit B. Kleeberger", "Stefan Rutkowski", "Ruth Coppens"], "https://doi.org/10.1145/2744769.2747918", "dac", 2015]], "Stefan Rutkowski": [0, ["Design & verification of automotive SoC firmware", ["Veit B. Kleeberger", "Stefan Rutkowski", "Ruth Coppens"], "https://doi.org/10.1145/2744769.2747918", "dac", 2015]], "Ruth Coppens": [0, ["Design & verification of automotive SoC firmware", ["Veit B. Kleeberger", "Stefan Rutkowski", "Ruth Coppens"], "https://doi.org/10.1145/2744769.2747918", "dac", 2015]], "Alexandre Petrenko": [0, ["Model-based testing of automotive software: some challenges and solutions", ["Alexandre Petrenko", "Omer Nguena-Timo", "S. Ramesh"], "https://doi.org/10.1145/2744769.2747935", "dac", 2015]], "Omer Nguena-Timo": [0, ["Model-based testing of automotive software: some challenges and solutions", ["Alexandre Petrenko", "Omer Nguena-Timo", "S. Ramesh"], "https://doi.org/10.1145/2744769.2747935", "dac", 2015]], "Heba Khdr": [0, ["New trends in dark silicon", ["Jorg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"], "https://doi.org/10.1145/2744769.2747938", "dac", 2015], ["Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips", ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744916", "dac", 2015]], "Santiago Pagani": [0, ["New trends in dark silicon", ["Jorg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"], "https://doi.org/10.1145/2744769.2747938", "dac", 2015], ["Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips", ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744916", "dac", 2015]], "Srimat T. Chakradhar": [0, ["Approximate computing and the quest for computing efficiency", ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2751163", "dac", 2015]], "Kaushik Roy": [0, ["Approximate computing and the quest for computing efficiency", ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2751163", "dac", 2015], ["Approximate storage for energy efficient spintronic memories", ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744799", "dac", 2015]], "Hsiang-Yun Cheng": [0, ["Core vs. uncore: the heart of darkness", ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "https://doi.org/10.1145/2744769.2747916", "dac", 2015]], "Jack Sampson": [0, ["Core vs. uncore: the heart of darkness", ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "https://doi.org/10.1145/2744769.2747916", "dac", 2015]], "Mary Jane Irwin": [0, ["Core vs. uncore: the heart of darkness", ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "https://doi.org/10.1145/2744769.2747916", "dac", 2015]], "Judith Peters": [0, ["A generic representation of CCSL time constraints for UML/MARTE models", ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich Kuhne", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744775", "dac", 2015]], "Robert Wille": [0, ["A generic representation of CCSL time constraints for UML/MARTE models", ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich Kuhne", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744775", "dac", 2015]], "Nils Przigoda": [0, ["A generic representation of CCSL time constraints for UML/MARTE models", ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich Kuhne", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744775", "dac", 2015]], "Ulrich Kuhne": [0, ["A generic representation of CCSL time constraints for UML/MARTE models", ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich Kuhne", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744775", "dac", 2015]], "Mohamed Ismail": [0, ["Improving worst-case cache performance through selective bypassing and register-indexed cache", ["Mohamed Ismail", "Daniel Lo", "G. Edward Suh"], "https://doi.org/10.1145/2744769.2744855", "dac", 2015]], "Daniel Lo": [0, ["Improving worst-case cache performance through selective bypassing and register-indexed cache", ["Mohamed Ismail", "Daniel Lo", "G. Edward Suh"], "https://doi.org/10.1145/2744769.2744855", "dac", 2015]], "G. Edward Suh": [4.7297046487648764e-11, ["Improving worst-case cache performance through selective bypassing and register-indexed cache", ["Mohamed Ismail", "Daniel Lo", "G. Edward Suh"], "https://doi.org/10.1145/2744769.2744855", "dac", 2015]], "Suzana Milutinovic": [0, ["PACO: fast average-performance estimation for time-randomized caches", ["Suzana Milutinovic", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744886", "dac", 2015]], "Francisco J. Cazorla": [0, ["PACO: fast average-performance estimation for time-randomized caches", ["Suzana Milutinovic", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744886", "dac", 2015], ["Increasing confidence on measurement-based contention bounds for real-time round-robin buses", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744858", "dac", 2015], ["Resource usage templates and signatures for COTS multicore processors", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744901", "dac", 2015]], "Gabriel Fernandez": [0, ["Increasing confidence on measurement-based contention bounds for real-time round-robin buses", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744858", "dac", 2015], ["Resource usage templates and signatures for COTS multicore processors", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744901", "dac", 2015]], "Javier Jalle": [0, ["Increasing confidence on measurement-based contention bounds for real-time round-robin buses", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744858", "dac", 2015], ["Resource usage templates and signatures for COTS multicore processors", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744901", "dac", 2015]], "Tullio Vardanega": [0, ["Increasing confidence on measurement-based contention bounds for real-time round-robin buses", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744858", "dac", 2015], ["Resource usage templates and signatures for COTS multicore processors", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744901", "dac", 2015]], "Daming Zhang": [0, ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", "dac", 2015]], "Xiao Sheng": [0, ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", "dac", 2015]], "Jinyang Li": [0, ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", "dac", 2015]], "Tongda Wu": [5.140212010701362e-06, ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", "dac", 2015]], "Florian Sagstetter": [0, ["Efficient design space exploration of embedded platforms", ["Martin Lukasiewycz", "Florian Sagstetter", "Sebastian Steinhorst"], "https://doi.org/10.1145/2744769.2744829", "dac", 2015]], "Valerio Tenace": [0, ["One-pass logic synthesis for graphene-based Pass-XNOR logic circuits", ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2744769.2744880", "dac", 2015]], "Andrea Calimera": [0, ["One-pass logic synthesis for graphene-based Pass-XNOR logic circuits", ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2744769.2744880", "dac", 2015]], "Enrico Macii": [0, ["One-pass logic synthesis for graphene-based Pass-XNOR logic circuits", ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2744769.2744880", "dac", 2015]], "Massimo Poncino": [0, ["One-pass logic synthesis for graphene-based Pass-XNOR logic circuits", ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2744769.2744880", "dac", 2015]], "Subhendu Roy": [0, ["OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions", ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744885", "dac", 2015]], "Derong Liu": [0, ["OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions", ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744885", "dac", 2015]], "Junhyung Um": [0.986799418926239, ["OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions", ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744885", "dac", 2015]], "Ting-Wei Chiang": [0, ["Scalable sequence-constrained retention register minimization in power gating design", ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2744769.2744905", "dac", 2015]], "Kai-Hui Chang": [0.00013722812582273036, ["Scalable sequence-constrained retention register minimization in power gating design", ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2744769.2744905", "dac", 2015]], "Yen-Ting Liu": [0, ["Scalable sequence-constrained retention register minimization in power gating design", ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2744769.2744905", "dac", 2015]], "Jie-Hong R. Jiang": [0, ["Scalable sequence-constrained retention register minimization in power gating design", ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2744769.2744905", "dac", 2015]], "Te-Hsuan Chen": [0, ["Equivalence among stochastic logic circuits and its application", ["Te-Hsuan Chen", "John P. Hayes"], "https://doi.org/10.1145/2744769.2744837", "dac", 2015]], "Zhiheng Wang": [9.214940064339316e-07, ["Randomness meets feedback: stochastic implementation of logistic map dynamical system", ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"], "https://doi.org/10.1145/2744769.2744898", "dac", 2015]], "Naman Saraf": [0, ["Randomness meets feedback: stochastic implementation of logistic map dynamical system", ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"], "https://doi.org/10.1145/2744769.2744898", "dac", 2015]], "Kia Bazargan": [0, ["Randomness meets feedback: stochastic implementation of logistic map dynamical system", ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"], "https://doi.org/10.1145/2744769.2744898", "dac", 2015]], "Arnd Scheel": [0, ["Randomness meets feedback: stochastic implementation of logistic map dynamical system", ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"], "https://doi.org/10.1145/2744769.2744898", "dac", 2015]], "Runjie Zhang": [0, ["A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC", ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/2744769.2744774", "dac", 2015]], "Kaushik Mazumdar": [0, ["A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC", ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/2744769.2744774", "dac", 2015]], "Brett H. Meyer": [0, ["A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC", ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/2744769.2744774", "dac", 2015]], "Ke Wang": [0.00021147707593627274, ["A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC", ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/2744769.2744774", "dac", 2015]], "Kevin Skadron": [0, ["A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC", ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/2744769.2744774", "dac", 2015]], "Mircea R. Stan": [0, ["A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC", ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/2744769.2744774", "dac", 2015]], "Tiansong Cui": [0, ["Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation", ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/2744769.2744882", "dac", 2015]], "Yanzhi Wang": [1.0574650488592852e-07, ["Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation", ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/2744769.2744882", "dac", 2015], ["Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles", ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "https://doi.org/10.1145/2744769.2747933", "dac", 2015]], "Shuang Chen": [0, ["Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation", ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/2744769.2744882", "dac", 2015]], "Shahin Nazarian": [0, ["Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation", ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/2744769.2744882", "dac", 2015]], "Massoud Pedram": [0, ["Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation", ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/2744769.2744882", "dac", 2015], ["Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles", ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "https://doi.org/10.1145/2744769.2747933", "dac", 2015]], "Jaeseong Lee": [0.9999603033065796, ["Evaluating battery aging on mobile devices", ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "https://doi.org/10.1145/2744769.2744838", "dac", 2015]], "Yohan Chon": [0.4821182191371918, ["Evaluating battery aging on mobile devices", ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "https://doi.org/10.1145/2744769.2744838", "dac", 2015]], "Hojung Cha": [1, ["Evaluating battery aging on mobile devices", ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "https://doi.org/10.1145/2744769.2744838", "dac", 2015]], "Haluk Konuk": [0, ["Design for low test pattern counts", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", "dac", 2015]], "Elham K. Moghaddam": [0, ["Design for low test pattern counts", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", "dac", 2015]], "Nilanjan Mukherjee": [0, ["Design for low test pattern counts", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", "dac", 2015]], "Janusz Rajski": [0, ["Design for low test pattern counts", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", "dac", 2015]], "Deepak Solanki": [0, ["Design for low test pattern counts", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", "dac", 2015]], "Jerzy Tyszer": [0, ["Design for low test pattern counts", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", "dac", 2015]], "Justyna Zawada": [0, ["Design for low test pattern counts", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", "dac", 2015]], "Irith Pomeranz": [0, ["Generation of close-to-functional broadside tests with equal primary input vectors", ["Irith Pomeranz"], "https://doi.org/10.1145/2744769.2744844", "dac", 2015]], "Yu-Hsuan Su": [0, ["Nanowire-aware routing considering high cut mask complexity", ["Yu-Hsuan Su", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744874", "dac", 2015]], "Xianzhang Chen": [0, ["Optimizing data placement for reducing shift operations on domain wall memories", ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "https://doi.org/10.1145/2744769.2744883", "dac", 2015]], "Penglin Dai": [0, ["Optimizing data placement for reducing shift operations on domain wall memories", ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "https://doi.org/10.1145/2744769.2744883", "dac", 2015]], "Weiwen Jiang": [0, ["Optimizing data placement for reducing shift operations on domain wall memories", ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "https://doi.org/10.1145/2744769.2744883", "dac", 2015]], "Ying-Yu Chen": [0, ["A SPICE model of flexible transition metal dichalcogenide field-effect transistors", ["Ying-Yu Chen", "Zelei Sun", "Deming Chen"], "https://doi.org/10.1145/2744769.2744782", "dac", 2015]], "Zelei Sun": [1.9167669051967096e-07, ["A SPICE model of flexible transition metal dichalcogenide field-effect transistors", ["Ying-Yu Chen", "Zelei Sun", "Deming Chen"], "https://doi.org/10.1145/2744769.2744782", "dac", 2015]], "Tsun-Ming Tseng": [0, ["Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744899", "dac", 2015]], "Bing Li": [0, ["Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744899", "dac", 2015]], "Hailong Yao": [0, ["PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips", ["Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2744769.2744887", "dac", 2015]], "Yici Cai": [0, ["PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips", ["Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2744769.2744887", "dac", 2015]], "Joydeep Rakshit": [0, ["Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design", ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/2744769.2744872", "dac", 2015]], "Runlai Wan": [0, ["Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design", ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/2744769.2744872", "dac", 2015]], "Kai Tak Lam": [0, ["Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design", ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/2744769.2744872", "dac", 2015]], "Jing Guo": [0, ["Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design", ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/2744769.2744872", "dac", 2015]], "Kartik Mohanram": [0, ["Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design", ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/2744769.2744872", "dac", 2015]], "Eric Peeters": [0, ["SoC security architecture: current practices and emerging needs", ["Eric Peeters"], "https://doi.org/10.1145/2744769.2747943", "dac", 2015]], "Xiaolong Guo": [0, ["Pre-silicon security verification and validation: a formal perspective", ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "https://doi.org/10.1145/2744769.2747939", "dac", 2015]], "Raj Gautam Dutta": [0, ["Pre-silicon security verification and validation: a formal perspective", ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "https://doi.org/10.1145/2744769.2747939", "dac", 2015]], "Farimah Farahmandi": [0, ["Pre-silicon security verification and validation: a formal perspective", ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "https://doi.org/10.1145/2744769.2747939", "dac", 2015]], "Prabhat Mishra": [0, ["Pre-silicon security verification and validation: a formal perspective", ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "https://doi.org/10.1145/2744769.2747939", "dac", 2015]], "Sandip Ray": [0, ["Correctness and security at odds: post-silicon validation of modern SoC designs", ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2754896", "dac", 2015]], "Jin Yang": [0.10449553281068802, ["Correctness and security at odds: post-silicon validation of modern SoC designs", ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2754896", "dac", 2015]], "Abhishek Basak": [0, ["Correctness and security at odds: post-silicon validation of modern SoC designs", ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2754896", "dac", 2015]], "Xue Lin": [0, ["Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles", ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "https://doi.org/10.1145/2744769.2747933", "dac", 2015]], "Naehyuck Chang": [0.999998927116394, ["Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles", ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "https://doi.org/10.1145/2744769.2747933", "dac", 2015]], "Sanjit A. Seshia": [0, ["Formal methods for semi-autonomous driving", ["Sanjit A. Seshia", "Dorsa Sadigh", "S. Shankar Sastry"], "https://doi.org/10.1145/2744769.2747927", "dac", 2015]], "Dorsa Sadigh": [0, ["Formal methods for semi-autonomous driving", ["Sanjit A. Seshia", "Dorsa Sadigh", "S. Shankar Sastry"], "https://doi.org/10.1145/2744769.2747927", "dac", 2015]], "S. Shankar Sastry": [0, ["Formal methods for semi-autonomous driving", ["Sanjit A. Seshia", "Dorsa Sadigh", "S. Shankar Sastry"], "https://doi.org/10.1145/2744769.2747927", "dac", 2015]], "Samantak Gangopadhyay": [0, ["Integrated power management in IoT devices under wide dynamic ranges of operation", ["Samantak Gangopadhyay", "Saad Bin Nasir", "Arijit Raychowdhury"], "https://doi.org/10.1145/2744769.2747931", "dac", 2015]], "Saad Bin Nasir": [0, ["Integrated power management in IoT devices under wide dynamic ranges of operation", ["Samantak Gangopadhyay", "Saad Bin Nasir", "Arijit Raychowdhury"], "https://doi.org/10.1145/2744769.2747931", "dac", 2015]], "Arijit Raychowdhury": [0, ["Integrated power management in IoT devices under wide dynamic ranges of operation", ["Samantak Gangopadhyay", "Saad Bin Nasir", "Arijit Raychowdhury"], "https://doi.org/10.1145/2744769.2747931", "dac", 2015]], "Zewei Li": [0, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Hehe Li": [0, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Yiqun Wang": [2.0431748453120235e-05, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Xueqing Li": [0, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Kaisheng Ma": [0, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Shuangchen Li": [0, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "John Sampson": [0, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Jiwu Shu": [0, ["Ambient energy harvesting nonvolatile processors: from circuit to system", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", "dac", 2015]], "Mohammad Khavari Tavana": [0, ["ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling", ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "https://doi.org/10.1145/2744769.2744833", "dac", 2015]], "Mohammad Hossein Hajkazemi": [0, ["ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling", ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "https://doi.org/10.1145/2744769.2744833", "dac", 2015]], "Divya Pathak": [0, ["ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling", ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "https://doi.org/10.1145/2744769.2744833", "dac", 2015]], "Ioannis Savidis": [0, ["ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling", ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "https://doi.org/10.1145/2744769.2744833", "dac", 2015]], "Houman Homayoun": [0, ["ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling", ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "https://doi.org/10.1145/2744769.2744833", "dac", 2015]], "Abbas Rahimi": [0, ["Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters", ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "https://doi.org/10.1145/2744769.2744915", "dac", 2015]], "Daniele Cesarini": [0, ["Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters", ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "https://doi.org/10.1145/2744769.2744915", "dac", 2015]], "Andrea Marongiu": [0, ["Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters", ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "https://doi.org/10.1145/2744769.2744915", "dac", 2015]], "Hamid Mirzaei Buini": [0, ["Including variability of physical models into the design automation of cyber-physical systems", ["Hamid Mirzaei Buini", "Steffen Peter", "Tony Givargis"], "https://doi.org/10.1145/2744769.2744857", "dac", 2015]], "Steffen Peter": [0, ["Including variability of physical models into the design automation of cyber-physical systems", ["Hamid Mirzaei Buini", "Steffen Peter", "Tony Givargis"], "https://doi.org/10.1145/2744769.2744857", "dac", 2015]], "Tony Givargis": [0, ["Including variability of physical models into the design automation of cyber-physical systems", ["Hamid Mirzaei Buini", "Steffen Peter", "Tony Givargis"], "https://doi.org/10.1145/2744769.2744857", "dac", 2015]], "Wen-Hung Huang": [0, ["PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling", ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"], "https://doi.org/10.1145/2744769.2744891", "dac", 2015]], "Jian-Jia Chen": [0, ["PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling", ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"], "https://doi.org/10.1145/2744769.2744891", "dac", 2015]], "Husheng Zhou": [0, ["PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling", ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"], "https://doi.org/10.1145/2744769.2744891", "dac", 2015]], "Cong Liu": [0, ["PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling", ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"], "https://doi.org/10.1145/2744769.2744891", "dac", 2015]], "Rui Santos": [0, ["Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems", ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "https://doi.org/10.1145/2744769.2744827", "dac", 2015]], "Shyamsundar Venkataraman": [0, ["Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems", ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "https://doi.org/10.1145/2744769.2744827", "dac", 2015]], "Akash Kumar": [0, ["Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems", ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "https://doi.org/10.1145/2744769.2744827", "dac", 2015]], "Ritchie Zhao": [0, ["Area-efficient pipelining for FPGA-targeted high-level synthesis", ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744801", "dac", 2015]], "Mingxing Tan": [0, ["Area-efficient pipelining for FPGA-targeted high-level synthesis", ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744801", "dac", 2015]], "Steve Dai": [0, ["Area-efficient pipelining for FPGA-targeted high-level synthesis", ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744801", "dac", 2015]], "Peng Zhang": [0, ["CMOST: a system-level FPGA compilation framework", ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "https://doi.org/10.1145/2744769.2744807", "dac", 2015]], "Muhuan Huang": [0, ["CMOST: a system-level FPGA compilation framework", ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "https://doi.org/10.1145/2744769.2744807", "dac", 2015]], "Bingjun Xiao": [0, ["CMOST: a system-level FPGA compilation framework", ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "https://doi.org/10.1145/2744769.2744807", "dac", 2015]], "Hui Huang": [0, ["CMOST: a system-level FPGA compilation framework", ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "https://doi.org/10.1145/2744769.2744807", "dac", 2015]], "Karel Heyse": [0, ["Avoiding transitional effects in dynamic circuit specialisation on FPGAs", ["Karel Heyse", "Dirk Stroobandt"], "https://doi.org/10.1145/2744769.2744802", "dac", 2015]], "Dirk Stroobandt": [0, ["Avoiding transitional effects in dynamic circuit specialisation on FPGAs", ["Karel Heyse", "Dirk Stroobandt"], "https://doi.org/10.1145/2744769.2744802", "dac", 2015]], "Chenyue Meng": [0, ["Efficient memory partitioning for parallel data access in multidimensional arrays", ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744831", "dac", 2015]], "Peng Ouyang": [0, ["Efficient memory partitioning for parallel data access in multidimensional arrays", ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744831", "dac", 2015]], "Pranay Vissa": [0, ["High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths", ["Keith A. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"], "https://doi.org/10.1145/2744769.2744851", "dac", 2015]], "Masato Tatsuoka": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Ryosuke Watanabe": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Tatsushi Otsuka": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Takashi Hasegawa": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Qiang Zhu": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Ryosuke Okamura": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Xingri Li": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Tsuyoshi Takabatake": [0, ["Physically aware high level synthesis design flow", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", "dac", 2015]], "Hao Zhuang": [0, ["An algorithmic framework for efficient large-scale circuit simulation using exponential integrators", ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2744769.2744793", "dac", 2015]], "Wenjian Yu": [1.1414829828026996e-06, ["An algorithmic framework for efficient large-scale circuit simulation using exponential integrators", ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2744769.2744793", "dac", 2015]], "Ilgweon Kang": [0.9999920427799225, ["An algorithmic framework for efficient large-scale circuit simulation using exponential integrators", ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2744769.2744793", "dac", 2015]], "Xinan Wang": [0.00014507285595755093, ["An algorithmic framework for efficient large-scale circuit simulation using exponential integrators", ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2744769.2744793", "dac", 2015]], "Chung-Kuan Cheng": [0, ["An algorithmic framework for efficient large-scale circuit simulation using exponential integrators", ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2744769.2744793", "dac", 2015]], "Vladimir Zolotov": [0, ["Variation aware cross-talk aggressor alignment by mixed integer linear programming", ["Vladimir Zolotov", "Peter Feldmann"], "https://doi.org/10.1145/2744769.2744924", "dac", 2015]], "Peter Feldmann": [0, ["Variation aware cross-talk aggressor alignment by mixed integer linear programming", ["Vladimir Zolotov", "Peter Feldmann"], "https://doi.org/10.1145/2744769.2744924", "dac", 2015]], "Jasper C. C. Chang": [1.3202951915352451e-12, ["TA-FTA: transition-aware functional timing analysis with a four-valued encoding", ["Jasper C. C. Chang", "Ryan H.-M. Huang", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "https://doi.org/10.1145/2744769.2744914", "dac", 2015]], "Ryan H.-M. Huang": [0, ["TA-FTA: transition-aware functional timing analysis with a four-valued encoding", ["Jasper C. C. Chang", "Ryan H.-M. Huang", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "https://doi.org/10.1145/2744769.2744914", "dac", 2015]], "Louis Y.-Z. Lin": [0, ["TA-FTA: transition-aware functional timing analysis with a four-valued encoding", ["Jasper C. C. Chang", "Ryan H.-M. Huang", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "https://doi.org/10.1145/2744769.2744914", "dac", 2015]], "Charles H.-P. Wen": [0, ["TA-FTA: transition-aware functional timing analysis with a four-valued encoding", ["Jasper C. C. Chang", "Ryan H.-M. Huang", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "https://doi.org/10.1145/2744769.2744914", "dac", 2015]], "S. Ramprasath": [0, ["An efficient algorithm for statistical timing yield optimization", ["S. Ramprasath", "Vinita Vasudevan"], "https://doi.org/10.1145/2744769.2744796", "dac", 2015]], "Vinita Vasudevan": [0, ["An efficient algorithm for statistical timing yield optimization", ["S. Ramprasath", "Vinita Vasudevan"], "https://doi.org/10.1145/2744769.2744796", "dac", 2015], ["An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form", ["Vinita Vasudevan", "M. Ramakrishna"], "https://doi.org/10.1145/2744769.2744770", "dac", 2015]], "Yu-Ming Yang": [0.001360539870802313, ["Criticality-dependency-aware timing characterization and analysis", ["Yu-Ming Yang", "King Ho Tam", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/2744769.2744812", "dac", 2015]], "King Ho Tam": [0, ["Criticality-dependency-aware timing characterization and analysis", ["Yu-Ming Yang", "King Ho Tam", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/2744769.2744812", "dac", 2015]], "Iris Hui-Ru Jiang": [0, ["Criticality-dependency-aware timing characterization and analysis", ["Yu-Ming Yang", "King Ho Tam", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/2744769.2744812", "dac", 2015]], "Subramanyam Sripada": [0, ["A timing graph based approach to mode merging", ["Subramanyam Sripada", "Murthy Palla"], "https://doi.org/10.1145/2744769.2744787", "dac", 2015]], "Murthy Palla": [0, ["A timing graph based approach to mode merging", ["Subramanyam Sripada", "Murthy Palla"], "https://doi.org/10.1145/2744769.2744787", "dac", 2015]], "Qicheng Huang": [0, ["Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2744769.2744832", "dac", 2015]], "Chenlei Fang": [0, ["Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2744769.2744832", "dac", 2015]], "Fan Yang": [4.2260115151293576e-05, ["Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2744769.2744832", "dac", 2015]], "Xuan Zeng": [0, ["Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2744769.2744832", "dac", 2015]], "Manzil Zaheer": [0, ["mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process", ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"], "https://doi.org/10.1145/2744769.2744873", "dac", 2015]], "Fa Wang": [9.835312766881543e-06, ["mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process", ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"], "https://doi.org/10.1145/2744769.2744873", "dac", 2015]], "Chenjie Gu": [9.541211341002054e-07, ["mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process", ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"], "https://doi.org/10.1145/2744769.2744873", "dac", 2015]], "Ons Lahiouel": [0, ["Towards enhancing analog circuits sizing using SMT-based techniques", ["Ons Lahiouel", "Mohamed H. Zaki", "Sofiene Tahar"], "https://doi.org/10.1145/2744769.2744919", "dac", 2015]], "Mohamed H. Zaki": [0, ["Towards enhancing analog circuits sizing using SMT-based techniques", ["Ons Lahiouel", "Mohamed H. Zaki", "Sofiene Tahar"], "https://doi.org/10.1145/2744769.2744919", "dac", 2015]], "Sofiene Tahar": [0, ["Towards enhancing analog circuits sizing using SMT-based techniques", ["Ons Lahiouel", "Mohamed H. Zaki", "Sofiene Tahar"], "https://doi.org/10.1145/2744769.2744919", "dac", 2015]], "Hafiz ul Asad": [0, ["Verifying inevitability of phase-locking in a charge pump phase lock loop using sum of squares programming", ["Hafiz ul Asad", "Kevin D. Jones"], "https://doi.org/10.1145/2744769.2744926", "dac", 2015]], "Kevin D. Jones": [0, ["Verifying inevitability of phase-locking in a charge pump phase lock loop using sum of squares programming", ["Hafiz ul Asad", "Kevin D. Jones"], "https://doi.org/10.1145/2744769.2744926", "dac", 2015]], "Aosen Wang": [0.0002755657842499204, ["Adaptive compressed sensing architecture in wireless brain-computer interface", ["Aosen Wang", "Zhanpeng Jin", "Chen Song", "Wenyao Xu"], "https://doi.org/10.1145/2744769.2744792", "dac", 2015]], "Zhanpeng Jin": [3.4630495086146462e-12, ["Adaptive compressed sensing architecture in wireless brain-computer interface", ["Aosen Wang", "Zhanpeng Jin", "Chen Song", "Wenyao Xu"], "https://doi.org/10.1145/2744769.2744792", "dac", 2015]], "Chen Song": [0.0011174077517352998, ["Adaptive compressed sensing architecture in wireless brain-computer interface", ["Aosen Wang", "Zhanpeng Jin", "Chen Song", "Wenyao Xu"], "https://doi.org/10.1145/2744769.2744792", "dac", 2015]], "Wenyao Xu": [0, ["Adaptive compressed sensing architecture in wireless brain-computer interface", ["Aosen Wang", "Zhanpeng Jin", "Chen Song", "Wenyao Xu"], "https://doi.org/10.1145/2744769.2744792", "dac", 2015]], "Zhewei Jiang": [0, ["A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space", ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"], "https://doi.org/10.1145/2744769.2744779", "dac", 2015]], "Qi Wang": [1.1267271020187763e-05, ["A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space", ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"], "https://doi.org/10.1145/2744769.2744779", "dac", 2015]], "Mingoo Seok": [0.985820859670639, ["A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space", ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"], "https://doi.org/10.1145/2744769.2744779", "dac", 2015]], "Ray Beaulieu": [0, ["The SIMON and SPECK lightweight block ciphers", ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "https://doi.org/10.1145/2744769.2747946", "dac", 2015]], "Douglas Shors": [0, ["The SIMON and SPECK lightweight block ciphers", ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "https://doi.org/10.1145/2744769.2747946", "dac", 2015]], "Jason Smith": [0, ["The SIMON and SPECK lightweight block ciphers", ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "https://doi.org/10.1145/2744769.2747946", "dac", 2015]], "Stefan Treatman-Clark": [0, ["The SIMON and SPECK lightweight block ciphers", ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "https://doi.org/10.1145/2744769.2747946", "dac", 2015]], "Bryan Weeks": [0, ["The SIMON and SPECK lightweight block ciphers", ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "https://doi.org/10.1145/2744769.2747946", "dac", 2015]], "Louis Wingers": [0, ["The SIMON and SPECK lightweight block ciphers", ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "https://doi.org/10.1145/2744769.2747946", "dac", 2015]], "Noriyuki Miura": [0, ["EM attack sensor: concept, circuit, and design-automation methodology", ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "https://doi.org/10.1145/2744769.2747923", "dac", 2015]], "Daisuke Fujimoto": [0, ["EM attack sensor: concept, circuit, and design-automation methodology", ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "https://doi.org/10.1145/2744769.2747923", "dac", 2015]], "Makoto Nagata": [0, ["EM attack sensor: concept, circuit, and design-automation methodology", ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "https://doi.org/10.1145/2744769.2747923", "dac", 2015]], "Naofumi Homma": [0, ["EM attack sensor: concept, circuit, and design-automation methodology", ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "https://doi.org/10.1145/2744769.2747923", "dac", 2015]], "Yu-ichi Hayashi": [0, ["EM attack sensor: concept, circuit, and design-automation methodology", ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "https://doi.org/10.1145/2744769.2747923", "dac", 2015]], "Takafumi Aoki": [0, ["EM attack sensor: concept, circuit, and design-automation methodology", ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "https://doi.org/10.1145/2744769.2747923", "dac", 2015]], "Megan Wachs": [0, ["Design and integration challenges of building security hardware IP", ["Megan Wachs", "Daniel Ip"], "https://doi.org/10.1145/2744769.2747919", "dac", 2015]], "Daniel Ip": [0, ["Design and integration challenges of building security hardware IP", ["Megan Wachs", "Daniel Ip"], "https://doi.org/10.1145/2744769.2747919", "dac", 2015]], "Ajay Kashyap": [0, ["Achieving power and reliability sign-off for automotive semiconductor designs", ["Ajay Kashyap", "Soenke Grimpen", "Shyam Sundaramoorthy"], "https://doi.org/10.1145/2744769.2747909", "dac", 2015]], "Soenke Grimpen": [0, ["Achieving power and reliability sign-off for automotive semiconductor designs", ["Ajay Kashyap", "Soenke Grimpen", "Shyam Sundaramoorthy"], "https://doi.org/10.1145/2744769.2747909", "dac", 2015]], "Shyam Sundaramoorthy": [0, ["Achieving power and reliability sign-off for automotive semiconductor designs", ["Ajay Kashyap", "Soenke Grimpen", "Shyam Sundaramoorthy"], "https://doi.org/10.1145/2744769.2747909", "dac", 2015]], "Dennis Gnad": [0, ["Hayat: harnessing dark silicon and variability for aging deceleration and balancing", ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744849", "dac", 2015]], "Florian Kriebel": [0, ["Hayat: harnessing dark silicon and variability for aging deceleration and balancing", ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744849", "dac", 2015]], "Semeen Rehman": [0, ["Hayat: harnessing dark silicon and variability for aging deceleration and balancing", ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744849", "dac", 2015]], "Duo Sun": [0.013177940156310797, ["Hayat: harnessing dark silicon and variability for aging deceleration and balancing", ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744849", "dac", 2015]], "Jun Liu": [0, ["Network footprint reduction through data access and computation placement in NoC-based manycores", ["Jun Liu", "Jagadish Kotra", "Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2744769.2744876", "dac", 2015]], "Jagadish Kotra": [0, ["Network footprint reduction through data access and computation placement in NoC-based manycores", ["Jun Liu", "Jagadish Kotra", "Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2744769.2744876", "dac", 2015]], "Wei Ding": [0, ["Network footprint reduction through data access and computation placement in NoC-based manycores", ["Jun Liu", "Jagadish Kotra", "Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2744769.2744876", "dac", 2015]], "Mahmut T. Kandemir": [0, ["Network footprint reduction through data access and computation placement in NoC-based manycores", ["Jun Liu", "Jagadish Kotra", "Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2744769.2744876", "dac", 2015]], "Matthias Beckert": [0, ["Designing time partitions for real-time hypervisor with sufficient temporal independence", ["Matthias Beckert", "Rolf Ernst"], "https://doi.org/10.1145/2744769.2744820", "dac", 2015]], "Qingan Li": [0, ["Compiler directed automatic stack trimming for efficient non-volatile processors", ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744809", "dac", 2015]], "Mengying Zhao": [0, ["Compiler directed automatic stack trimming for efficient non-volatile processors", ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744809", "dac", 2015], ["Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor", ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744842", "dac", 2015]], "Yanxiang He": [0, ["Compiler directed automatic stack trimming for efficient non-volatile processors", ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744809", "dac", 2015]], "Mimi Xie": [0, ["Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor", ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744842", "dac", 2015]], "Chen Pan": [0, ["Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor", ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744842", "dac", 2015]], "Lengfei Han": [1.8219748626480126e-10, ["Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems", ["Lengfei Han", "Zhuo Feng"], "https://doi.org/10.1145/2744769.2744920", "dac", 2015]], "Zhuo Feng": [0, ["Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems", ["Lengfei Han", "Zhuo Feng"], "https://doi.org/10.1145/2744769.2744920", "dac", 2015]], "Ahmed E. Helal": [0, ["Parallel circuit simulation using the direct method on a heterogeneous cloud", ["Ahmed E. Helal", "Amr M. Bayoumi", "Yasser Y. Hanafy"], "https://doi.org/10.1145/2744769.2744888", "dac", 2015]], "Amr M. Bayoumi": [0, ["Parallel circuit simulation using the direct method on a heterogeneous cloud", ["Ahmed E. Helal", "Amr M. Bayoumi", "Yasser Y. Hanafy"], "https://doi.org/10.1145/2744769.2744888", "dac", 2015]], "Yasser Y. Hanafy": [0, ["Parallel circuit simulation using the direct method on a heterogeneous cloud", ["Ahmed E. Helal", "Amr M. Bayoumi", "Yasser Y. Hanafy"], "https://doi.org/10.1145/2744769.2744888", "dac", 2015]], "M. Ramakrishna": [0, ["An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form", ["Vinita Vasudevan", "M. Ramakrishna"], "https://doi.org/10.1145/2744769.2744770", "dac", 2015]], "Tianshi Wang": [4.176301637848212e-09, ["Design tools for oscillator-based computing systems", ["Tianshi Wang", "Jaijeet Roychowdhury"], "https://doi.org/10.1145/2744769.2744818", "dac", 2015]], "Jaijeet Roychowdhury": [0, ["Design tools for oscillator-based computing systems", ["Tianshi Wang", "Jaijeet Roychowdhury"], "https://doi.org/10.1145/2744769.2744818", "dac", 2015]], "Hung-Chih Ou": [0, ["Layout-dependent-effects-aware analytical analog placement", ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744865", "dac", 2015], ["Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography", ["Hung-Chih Ou", "Kai-Han Tseng", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744813", "dac", 2015]], "Kai-Han Tseng": [0, ["Layout-dependent-effects-aware analytical analog placement", ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744865", "dac", 2015], ["Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography", ["Hung-Chih Ou", "Kai-Han Tseng", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744813", "dac", 2015]], "Jhao-Yan Liu": [0, ["Layout-dependent-effects-aware analytical analog placement", ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744865", "dac", 2015]], "I-Peng Wu": [7.067294427542947e-05, ["Layout-dependent-effects-aware analytical analog placement", ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744865", "dac", 2015]], "Sangwook Shane Hahn": [0.023720115423202515, ["To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes", ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "https://doi.org/10.1145/2744769.2744918", "dac", 2015]], "Jihong Kim": [1, ["To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes", ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "https://doi.org/10.1145/2744769.2744918", "dac", 2015]], "Sungjin Lee": [0.8338425606489182, ["To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes", ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "https://doi.org/10.1145/2744769.2744918", "dac", 2015]], "Yu-Ming Chang": [0.001360539870802313, ["Achieving SLC performance with MLC flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "https://doi.org/10.1145/2744769.2744790", "dac", 2015]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Achieving SLC performance with MLC flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "https://doi.org/10.1145/2744769.2744790", "dac", 2015], ["Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability", ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2744769.2744929", "dac", 2015]], "Tei-Wei Kuo": [0, ["Achieving SLC performance with MLC flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "https://doi.org/10.1145/2744769.2744790", "dac", 2015], ["Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability", ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2744769.2744929", "dac", 2015]], "Yung-Chun Li": [0, ["Achieving SLC performance with MLC flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "https://doi.org/10.1145/2744769.2744790", "dac", 2015]], "Hsiang-Pang Li": [0, ["Achieving SLC performance with MLC flash memory", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "https://doi.org/10.1145/2744769.2744790", "dac", 2015]], "Ming-Chang Yang": [0.004850061843171716, ["Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability", ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2744769.2744929", "dac", 2015]], "Jie Guo": [0, ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", "dac", 2015]], "Wujie Wen": [0, ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", "dac", 2015]], "Danghui Wang": [0.7654920965433121, ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", "dac", 2015]], "Ashish Ranjan": [0, ["Approximate storage for energy efficient spintronic memories", ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744799", "dac", 2015]], "Xuanyao Fong": [0, ["Approximate storage for energy efficient spintronic memories", ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744799", "dac", 2015]], "H. Ekin Sumbul": [0, ["A synthesis methodology for application-specific logic-in-memory designs", ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "https://doi.org/10.1145/2744769.2744786", "dac", 2015]], "Kaushik Vaidyanathan": [0, ["A synthesis methodology for application-specific logic-in-memory designs", ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "https://doi.org/10.1145/2744769.2744786", "dac", 2015]], "Qiuling Zhu": [0, ["A synthesis methodology for application-specific logic-in-memory designs", ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "https://doi.org/10.1145/2744769.2744786", "dac", 2015]], "Franz Franchetti": [0, ["A synthesis methodology for application-specific logic-in-memory designs", ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "https://doi.org/10.1145/2744769.2744786", "dac", 2015]], "Larry T. Pileggi": [0, ["A synthesis methodology for application-specific logic-in-memory designs", ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "https://doi.org/10.1145/2744769.2744786", "dac", 2015]], "Lars Liebmann": [0, ["Pushing multiple patterning in sub-10nm: are we ready?", ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "https://doi.org/10.1145/2744769.2747940", "dac", 2015]], "Ru-Gun Liu": [0, ["EUV and e-beam manufacturability: challenges and solutions", ["Yao-Wen Chang", "Ru-Gun Liu", "Shao-Yun Fang"], "https://doi.org/10.1145/2744769.2747925", "dac", 2015]], "Shao-Yun Fang": [0, ["EUV and e-beam manufacturability: challenges and solutions", ["Yao-Wen Chang", "Ru-Gun Liu", "Shao-Yun Fang"], "https://doi.org/10.1145/2744769.2747925", "dac", 2015]], "Zigang Xiao": [0, ["Layout optimization and template pattern verification for directed self-assembly (DSA)", ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "https://doi.org/10.1145/2744769.2747934", "dac", 2015]], "Daifeng Guo": [0, ["Layout optimization and template pattern verification for directed self-assembly (DSA)", ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "https://doi.org/10.1145/2744769.2747934", "dac", 2015]], "Martin D. F. Wong": [0, ["Layout optimization and template pattern verification for directed self-assembly (DSA)", ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "https://doi.org/10.1145/2744769.2747934", "dac", 2015]], "He Yi": [0.00012953882105648518, ["Layout optimization and template pattern verification for directed self-assembly (DSA)", ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "https://doi.org/10.1145/2744769.2747934", "dac", 2015]], "Maryann C. Tung": [0, ["Layout optimization and template pattern verification for directed self-assembly (DSA)", ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "https://doi.org/10.1145/2744769.2747934", "dac", 2015]], "H.-S. Philip Wong": [0, ["Layout optimization and template pattern verification for directed self-assembly (DSA)", ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "https://doi.org/10.1145/2744769.2747934", "dac", 2015]], "Jakob Engblom": [0, ["Virtual to the (near) end: using virtual platforms for continuous integration", ["Jakob Engblom"], "https://doi.org/10.1145/2744769.2747948", "dac", 2015]], "Anuj Pathania": [0, ["Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs", ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"], "http://doi.acm.org/10.1145/2744769.2744894", "dac", 2015]], "Alexandru Eugen Irimiea": [0, ["Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs", ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"], "http://doi.acm.org/10.1145/2744769.2744894", "dac", 2015]], "Alok Prakash": [0, ["Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs", ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"], "http://doi.acm.org/10.1145/2744769.2744894", "dac", 2015]], "Tulika Mitra": [0, ["Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs", ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"], "http://doi.acm.org/10.1145/2744769.2744894", "dac", 2015]], "Emilio G. Cota": [0, ["An Analysis of Accelerator Coupling in Heterogeneous Architectures", ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "http://doi.acm.org/10.1145/2744769.2744794", "dac", 2015]], "Paolo Mantovani": [0, ["An Analysis of Accelerator Coupling in Heterogeneous Architectures", ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "http://doi.acm.org/10.1145/2744769.2744794", "dac", 2015]], "Giuseppe Di Guglielmo": [0, ["An Analysis of Accelerator Coupling in Heterogeneous Architectures", ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "http://doi.acm.org/10.1145/2744769.2744794", "dac", 2015]], "Weiwei Jiang": [0, ["A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's", ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"], "http://doi.acm.org/10.1145/2744769.2744777", "dac", 2015]], "Kshitij Bhardwaj": [0, ["A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's", ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"], "http://doi.acm.org/10.1145/2744769.2744777", "dac", 2015]], "Geoffray Lacourba": [0, ["A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's", ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"], "http://doi.acm.org/10.1145/2744769.2744777", "dac", 2015]], "Steven M. Nowick": [0, ["A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's", ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"], "http://doi.acm.org/10.1145/2744769.2744777", "dac", 2015]]}