0.0E+00 1.0E-09 2.0E-09 3.0E-09 4.0E-09 5.0E-09 6.0E-09 7.0E-09
N o d e N 3
3.5
2.5
1.5
0.5
-0.5
3.5
2.5
1.5
0.5
-0.5
0.0E+00 1.0E-09 2.0E-09 3.0E-09 4.0E-09 5.0E-09 6.0E-09 7.0E-09
N o d e N 4
0.0E+00 1.0E-09 2.0E-09 3.0E-09 4.0E-09 5.0E-09 6.0E-09 7.0E-09
Figure 18. Behavior of  the proposed latch with injection at (a) node 1 (b) node 3 (c) without injection 
      (b) 
          (c) 
TMR-Latch
Proposed Latch
8
7
6
5
4
3
2
1
0
)
t
t
a
W
o
r
c
m
i
(
r
e
w
o
P
l
a
t
o
T
1.2
1
0.8
0.6
0.4
0.2
0
-
R
M
T
y
b
d
e
z
i
l
a
m
r
o
N
l
(
y
a
e
D
n
o
i
t
a
g
a
p
o
r
P
)
h
c
t
a
L
250nm
180nm
130nm
90nm
65nm
Technology Size
250nm 180nm 130nm
Technology Size
90nm
65nm
l
)
e
u
o
J
o
t
n
a
f
(
t
c
u
d
o
r
P
y
a
e
D
r
e
w
o
P
l
2.5
2
1.5
1
0.5
0
TMR-Latch
Propoesed Latch
250nm
130nm
180nm
Technology Size
90nm
65nm
Figure 19. Total power dissipation           Figure 20. Normalized propagation delay           Figure 21. Power delay product 
Authorized licensed use limited to: Tsinghua University. Downloaded on March 20,2021 at 12:50:45 UTC from IEEE Xplore.  Restrictions apply. 
37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07)0-7695-2855-4/07 $20.00  © 2007[16]  M.P.  Baze,  S.P.  Buchner,  D.  McMorrow,  "A  Digital  CMOS 
Design  Technique  for  SEU  Hardening",  IEEE  Trans.  On  Nuclear  Sc. 
Vol. 47, n. 6, Dec. 2000, pp. 2603-2608. 
[17]  A.  Ejlali,  B.M.  Al-Hashimi,  M.T.  Schmitz,  P.  Rosinger,  S.G. 
Miremadi,  "Combined  time  and  information  redundancy  for  SEU-
tolerance  in  energy-efficient  real-time  systems",  IEEE  Trans.  on  Very 
Large Scale Integration Systems,  Vol. 14, April 2006, Issue: 4, pp. 323- 
335. 
[18]  W.  Zhao,  Y.  Cao,  "New  generation  of  Predictive  Technology 
Model for sub-45nm design exploration," ISQED, San Jose, CA, March 
2006, pp. 585-590.  
[19]  L. Rockett, "An SEU Hardened CMOS Data Latch Design ", IEEE 
Trans. On Nuclear Sc. Vol. NS-35, n. 6, Dec. 1988, pp. 1682-1687. 
[20]   A.  Maheshwari,  W.  Burleson,  R.  Tessier,  "Trading  off  transient 
fault tolerance and power consumption in deep submicron (DSM) VLSI 
circuits,"  IEEE  Trans.  Very  Large  Scale  Integration  (VLSI)  Systems, 
vol. 12, no. 3, 2004, pp. 299-311. 
[21]  F. Kastensmidt, L. Sterpone, M. Sonza Reorda, L. Carro, "On the 
Optimal Design of Triple Modular Redundancy Logic for SRAM-Based 
FPGAs,"  DATE2005:  IEEE  Design,  Automation  and  Test  in  Europe, 
2005, pp. 1290-1295. 
[22]  M.  Favalli,  C.  Metra,  "TMR  voting  in  the  presence  of  crosstalk 
faults at the voter inputs", IEEE Transactions on Reliability, Sept. 2004, 
Volume: 53, Issue: 3, pages: 342 - 348, ISSN: 0018-9529. 
[23]  L. Sterpone, M. Violante, "Analysis of the robustness of the TMR 
architecture  in  SRAM-based  FPGAs,"  IEEE  Transactions  on  Nuclear 
Science, 2005, Vol. 52, No. 5, October 2005, pp. 1545 – 1549. 
[24]  V.  Stachetti,  J.  Gaisler,  G.  Goller  and  C.L.  Gargasson,  “32-BIT 
Processing Unit For embedded Space Flight Applications”, IEEE Trans. 
on Nuclear Science, Vol. 43, No. 3, June 1996, p.p. 873-878. 
[25]  J.  Gaisler,  “A  Portable  and  Fault-Tolerant  Microprocessor  Based 
on  the  SPARC  V8  Architecture”,  Proc.  of  the  IEEE/IFIP  International 
Conference  on  Dependable  Systems  and  Networks  (DSN’02),  June 
2002, p.p. 409 - 415. 
[26]  S.M.  Kng,  Y.  Leblebici,  "CMOS  Digital  Integrated  Circuits 
Analysis & Design", MacGraw-Hill, ISBN: 0-07-038046-3, 1996. 
[27]  Y.  Zhao,  S.  Dey,  “Separate  Dual-Transisto  Registers  –A  Circuit 
Solution for On-Line Testing of Transient Error in UDSM-IC”, in Proc. 
of 9th IEEE Int. On-Line Testing Symp. (IOLTS’03), pp. 7-11, 2003. 
[28]  M. Omana, D. Rossi, C. Metra, “Novel Transient Fault Hardened 
Static Latch”, in Proc. of IEEE Int. Test Conference (ITC’03), pp. 886-
892, 2003. 
[29]  S.  Mitra,  N.  Seifert,  M.  Zhang,  Q.  Shi,  and  K.S.  Kim,  "Robust 
system design with built-in soft-error resilience," Computer, vol. 38, no. 
2, pp. 43-52, 2005. 
[30]  M.  Pedram,  J.  Rabaey,  "Power  Aware  Design  Methodologies", 
Norwell, MA: Klouwer, 2002. 
6. References 
[1]  G.C.  Messenger,  “Collection  of  Charge  on  Junction  Nodes  from 
Ion Tracks”, IEEE Trans. Nuclear Science, 1982, pp. 2024-2031. 
[2]  N. Cohen, T.S. Sriram, N. Leland, D. Moyer, S. Butler, R. Flatley, 
“Soft  error  considerations 
for  deep-submicron  CMOS  circuit 
applications”, International Electron Devices Meeting, Washington, DC, 
1999, pp. 315–318. 
[3]  R.W.  Keyes,  “Fundamental  limits  of  silicon  technology”,  Proc.  
IEEE, vol. 89, no. 3, Mar. 2001, pp. 227–339. 
[4]  S.  Mitra,  T.  Karnik,  N.  Seifert,  M.  Zhang,  "Logic  soft  errors  in 
sub-65nm 
technologies  design  and  CAD  challenges  ",  Design 
Automation Conference (DAC),  Anaheim, CA, June 2005,  pp. 2 – 4. 
[5]  S.W. Fu, A.M. Mohsen, T.C. May, “Alpha-particle-induced charge 
collection  measurements  and  the  effectiveness  of  a  novel  p-well 
protection  barrier  on  VLSI  memories,”  IEEE  Trans.  Electron  Devices, 
vol. ED-32, no. 1, Jan. 1985. pp. 49–54. 
[6]  M.  Takai,  T.  Kishimoto,  Y.  Ohno,  H.  Sayama,  K.  Sonoda,  S. 
Satoh,  T.  Nishimura,  H.  Miyoshi,  A.  Kinomura,  Y.  Horino,  K.  Fujii, 
“Soft  error  susceptibility  and  immune  structures  in  dynamic  random 
access  memories  (DRAM’s)  investigated  by  nuclear  microprobes,” 
IEEE Trans. Nucl. Sci., vol. 43, no. 2, Feb. 1996, pp. 696–704. 
[7]  A. Mahmood, E.J. McCluskey, “Concurrent Error Detection Using 
Watchdog  Processors  –  A  Survey”,  IEEE  Trans.  on  Computers,  Feb. 
1988, pp. 160 -174. 
[8]  A.J.  Drake,  A.  KleinOsowski,  A.K.  Martin,  "A  Self-  Correcting 
Soft  Error  Tolerant  Flop-Flop",  12th  NASA  Symposium  on  VLSI 
Design, Coeur d’Alene, Idaho, USA, Oct. 4-5, 2005. 
[9]  R.  Naseer,  J.  Draper,  "The  DF-DICE  Storage  Element  for 
Immunity  to  Soft  Errors",  Proceedings  of  the  48th  IEEE  International 
Midwest Symposium on Circuits and Systems, August 2005. 
[10]  D.R.  Blum,  M.J.  Myjak,  J.G.  Delgado-Frias,  “Enhanced  Fault-
Tolerant  Data  Latches  for  Deep  Submicron  CMOS,”  The  2005 
International  Conference  on  Computer  Design  (ICCD),  pp.  28-34,  Las 
Vegas, June 2005. 
[11]  K.J. Hass, J.W. Gambles, B. Walker, M. Zampaglione, “Mitigating 
single  event  upsets  from  combinational  logic,”  7th  NASA  Symposium 
on VLSI design, 1998. 
[12]  C.L. Chen, M.Y. Hsiao, “Error correcting codes for semiconductor 
memory applications: A state-of-the-art review,” IBM J. Res. Develop., 
vol. 28, no. 2, pp. 124–134, Mar. 1984. 
[13]  P. Hazucha, C. Svensson: "Impact of CMOS technology scaling on 
the  atmospheric  neutron  soft  error  rate",  IEEE  Trans.  On  Nuclear  Sc. 
Vol. 47, n. 6, Dec. 2000, pp. 2586-2594. 
[14]  Q.  Zhou,  K.  Mohanram,  "Gate  sizing  to  radiation  harden 
combinational logic", IEEE Transactions on Computer-aided Design of 
Integrated  Circuits  and  Systems  (TCAD),  vol.25,  Jan.  2006,  pp.  155-
166. 
[15]  T.  Calin,  N.  Nicolaidis,  R.  Velazo,  "Upset  Hardened  Memory 
Design for Submicron CMOS Technology", IEEE Trans. On Nuclear Sc. 
Vol. 43, n. 6, Dec. 1996, pp. 2874-2878. 
Authorized licensed use limited to: Tsinghua University. Downloaded on March 20,2021 at 12:50:45 UTC from IEEE Xplore.  Restrictions apply. 
37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07)0-7695-2855-4/07 $20.00  © 2007