<?xml version="1.0" encoding="UTF-8"?>
<ip><presets version="12.1">
  <preset
     name="n6001"
     kind="mem_ss"
     version="All"
     description=""
     board="default"
     preset_category="">
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_1|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WTCL" value="18" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DLL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_3|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRFC_DLR_NS" value="190.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|msa_0|MBL_TRAFFIC_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|msa_3|CHIP_SELECT_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_DRIVER_MARGINING"
       value="false" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_SIM_VERBOSE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|hps_emif|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WTCL" value="12" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|hps_emif|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter name="mem_ss|emif_2|EMIF_14_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_1|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_TG2_TEST_DURATION" value="SHORT" />
   <parameter
       name="mem_ss|emif_2|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|msa_1|ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|hps_emif|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_DBI" value="true" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="MEM_CH_16_CONNS" value="0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_IC_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_USER_MODE" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCSH_PS" value="170" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|TRAIT_IOBANK_REVISION" value="IO96A_REVB0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_0|EMIF_2_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter name="mem_ss|emif_3|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|EMIF_8_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_0|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_6_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|EMIF_15_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_2|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_READ_DBI" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter
       name="mem_ss|emif_3|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_3|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|NUM_IPS" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRFC_NS" value="550.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|msa_2|SYSINFO_BOARD_TRAIT" value="" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_2|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC"
       value="0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_2|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter name="MEM_CH_4_CONNS" value="0,0,0,0,1" />
   <parameter name="mem_ss|emif_1|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|msa_2|BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_3|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter
       name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_2|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRFC_NS" value="550.0" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|msa_3|SCHEDULER_NUM_READ" value="512" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|msa_1|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|EMIF_0_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_2|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_3|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter
       name="mem_ss|emif_3|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|msa_0|SYSINFO_BOARD" value="default" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|SYS_INFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES"
       value="true" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|msa_2|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_WTCL" value="12" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|hps_emif|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_L_CYC" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_2|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|msa_1|MBL_TRAFFIC_EN" value="false" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DM_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DM_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDH_PS" value="55" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|msa_1|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_S_CYC" value="7" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TIH_PS" value="65" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_BSI" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter
       name="mem_ss|emif_2|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|msa_2|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter
       name="mem_ss|emif_3|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TCSH_PS" value="170" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|INTERNAL_TESTING_MODE" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_ASR_ENUM"
       value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_3|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_USE_TG_AVL_2" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_2CH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_3|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter name="mem_ss|hps_emif|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TQSH_CYC" value="0.38" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter
       name="mem_ss|emif_3|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|TRAIT_IOBANK_REVISION" value="IO96A_REVB0" />
   <parameter
       name="mem_ss|emif_2|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|msa_1|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter name="mem_ss|emif_0|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_ADDR_ORDER_ENUM"
       value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_3|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TIS_PS" value="62" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRRD_S_CYC" value="7" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TIH_PS" value="87" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter name="mem_ss|emif_2|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter name="mem_ss|hps_emif|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DQ_WIDTH" value="40" />
   <parameter name="mem_ss|msa_2|MBL_TRAFFIC_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_2|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_IC_EN" value="true" />
   <parameter name="mem_ss|msa_3|ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_3|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter name="MEM_CH_17_CONNS" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5"
       value="0.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_2|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6"
       value="0.0" />
   <parameter name="mem_ss|emif_3|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8"
       value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DM_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_SIM_VERBOSE" value="true" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter
       name="mem_ss|emif_2|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter
       name="mem_ss|emif_3|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_BL" value="4" />
   <parameter name="MEM_CH_15_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|msa_3|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="MEM_INTFS_TYPE" value="DDR4,DDR4,DDR4,DDR4,DDR4" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_ST" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DQ_WIDTH" value="32" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|msa_3|MBL_TRAFFIC_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_SIM" value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_2|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RTT_NOM_ENUM"
       value="DDRT_RTT_NOM_RZQ_4" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|emif_2|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|msa_2|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|hps_emif|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CAL_MODE" value="0" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="MEM_CH_3_CONNS" value="0,0,0,1,0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_2|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_cal_bot|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_RLD3_ADDR_ORDER_ENUM"
       value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="MEM_CH_5_CONNS" value="0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|msa_0|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB0" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|msa_2|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter name="mem_ss|emif_3|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter name="mem_ss|hps_emif|EMIF_14_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|msa_1|RESP_WR_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|msa_3|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|msa_3|SYSINFO_BOARD" value="default" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|msa_0|CHIP_SELECT_WIDTH" value="2" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TFAW_NS" value="30.0" />
   <parameter name="mem_ss|emif_2|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|msa_0|NUM_BANK_FIFOS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TASH_PS" value="170" />
   <parameter
       name="mem_ss|emif_2|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|EMIF_5_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_2|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|emif_2|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCL" value="15" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_3|EMIF_2_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_2|ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|hps_emif|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|SYS_INFO_UNIQUE_ID" value="emif_1_emif_1" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_3|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter
       name="mem_ss|emif_2|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|msa_0|ROW_ADDR_WIDTH" value="17" />
   <parameter
       name="mem_ss|emif_3|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter
       name="mem_ss|emif_3|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter name="ENABLE_MEM_CSR_INTF" value="DISABLED" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_UPI_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|msa_2|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_BL" value="4" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_cal_bot|DIAG_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_BL" value="4" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRCD_NS" value="13.32" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|hps_emif|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_0|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="mem_ss|msa_0|RESP_WR_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CLAMSHELL_EN" value="true" />
   <parameter name="mem_ss|msa_0|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter name="mem_ss|emif_2|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_0|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_BWS_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|msa_3|BANK_GROUP_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TDS_PS" value="-30" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TDH_PS" value="5" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TFAW_NS" value="30.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIS_PS" value="62" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter
       name="mem_ss|emif_3|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_2|EMIF_12_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_2|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter
       name="mem_ss|emif_2|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_2|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIH_PS" value="87" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|msa_3|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_2|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_BWS_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRCD_NS" value="13.32" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DRV_STR_ENUM"
       value="DDRT_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_FORMAT_ENUM"
       value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_2|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter name="mem_ss|msa_3|SCHEDULER_NUM_WRITE" value="512" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_4_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_0|EMIF_4_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TASH_PS" value="170" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DM_EN" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TCL" value="15" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|msa_2|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter
       name="mem_ss|emif_2|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="MEM_CH_2_CONNS" value="0,0,1,0,0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_3|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="ENABLE_MEM_PMON" value="DISABLED" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter name="MEM_CH_1_CONNS" value="0,1,0,0,0" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="MEM_CH_6_CONNS" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|emif_3|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="USE_NOC_FOR_CSR_INTF" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_3|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS"
       value="true" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_15_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_2|SYS_INFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="MEM_CH_14_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCL" value="19" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRRD_L_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|msa_1|SYSINFO_BOARD_TRAIT" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|emif_3|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|msa_1|SYSINFO_BOARD" value="default" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_READ_DBI" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDH_PS" value="55" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|EMIF_4_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_cal_bot|AUTO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|emif_0|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_0|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_3|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_ASR_ENUM"
       value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter
       name="mem_ss|emif_1|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="MEM_CH_19_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_CDC" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|EMIF_12_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_3|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_2|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRP_NS" value="13.32" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="MEM_CH_18_CONNS" value="0" />
   <parameter name="mem_ss|msa_0|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_CAL_MODE" value="0" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WTCL" value="12" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter
       name="mem_ss|emif_2|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_3|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|emif_2|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_2|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_2|ASYNC_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|msa_1|BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|IS_ED_SLAVE" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|msa_0|SYSINFO_BOARD_TRAIT" value="" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRRD_L_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|msa_0|SCHEDULER_NUM_WRITE" value="512" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_3|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_FM_LANE2" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_cal_top|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|msa_1|BANK_GROUP_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|emif_cal_top|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_CLAMSHELL_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter
       name="mem_ss|emif_3|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_1|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_2|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_0|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_3|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter name="mem_ss|emif_1|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DRV_STR_ENUM"
       value="DDR4_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRCD_NS" value="13.32" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_FM_LANE2" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter
       name="mem_ss|emif_2|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TFAW_NS" value="30.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|msa_3|SYSINFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRRD_L_CYC" value="8" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_2|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|msa_2|SYSINFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDH_PS" value="55" />
   <parameter name="MEM_CH_10_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|emif_1|EMIF_4_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_cal_bot|AUTO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|EMIF_15_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_cal_top|DIAG_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_3|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_TG2_TEST_DURATION" value="SHORT" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_3|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter name="mem_ss|msa_2|SCHEDULER_NUM_WRITE" value="512" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter
       name="mem_ss|msa_3|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_UPI_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_L_CYC" value="8" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_2|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TCL" value="19" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_2|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_3|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|EMIF_12_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|emif_2|TRAIT_IOBANK_REVISION" value="IO96A_REVB0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|EMIF_15_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|emif_2|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_3|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter
       name="mem_ss|emif_2|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_3|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_WTCL" value="12" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter name="mem_ss|emif_cal_bot|AUTO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_BWS_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WTCL" value="12" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter
       name="mem_ss|emif_3|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_1|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRP_NS" value="13.32" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter name="mem_ss|emif_2|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|msa_1|ECC_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_2|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter
       name="mem_ss|emif_2|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_UPI_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|hps_emif|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_3|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_ADDR_ORDER_ENUM"
       value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|emif_2|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|msa_3|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_0|EMIF_12_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_2|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7"
       value="0.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5"
       value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1"
       value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_0|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_2|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRP_NS" value="13.32" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_0|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_2|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter name="MEM_CH_9_CONNS" value="0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter name="mem_ss|emif_0|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="MEM_CH_11_CONNS" value="0" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_ADDR_ORDER_ENUM"
       value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_ENHANCED_TESTING"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_USE_TG_AVL_2" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|hps_emif|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_2|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_2|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_3|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|msa_1|SCHEDULER_NUM_WRITE" value="512" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_2|COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRRD_S_CYC" value="7" />
   <parameter name="mem_ss|emif_0|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|msa_1|SCHEDULER_NUM_READ" value="512" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCSH_PS" value="170" />
   <parameter
       name="mem_ss|emif_3|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_2|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|emif_3|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCL" value="15" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="mem_ss|emif_2|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter name="mem_ss|emif_3|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|msa_2|RESP_WR_DATA_WIDTH" value="512" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|EMIF_2_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRFC_NS" value="550.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|msa_1|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_2|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|msa_2|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE"
       value="56.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDH_PS" value="55" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_BWS_EN" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_3|EMIF_12_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_3|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_DQ_WIDTH" value="32" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_ECC_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|IS_ED_SLAVE" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|msa_2|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_2|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_cal_top|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_WTCL" value="10" />
   <parameter name="mem_ss|hps_emif|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_2|EMIF_4_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TCL" value="19" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_0_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="COLLAPSE_HBM_CHANNELS" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_3|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_3|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIH_PS" value="87" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|msa_2|ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|EMIF_15_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_2|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_BL" value="4" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|msa_2|BANK_GROUP_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter
       name="mem_ss|emif_2|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_UPI_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIS_PS" value="62" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|hps_emif|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|hps_emif|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter name="mem_ss|hps_emif|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|emif_cal_top|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|hps_emif|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD2_SPEEDBIN_ENUM"
       value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_2|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter
       name="mem_ss|emif_3|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|emif_0|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|msa_3|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQSH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_3|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_3|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_UPI_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_THA_NS" value="0.18" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC"
       value="4" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6"
       value="ps" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8"
       value="ps" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0"
       value="ps" />
   <parameter
       name="mem_ss|emif_3|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|msa_3|ECC_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_3|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|hps_emif|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_0|COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|msa_0|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_2|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|msa_0|ECC_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TFAW_NS" value="30.0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_READ_DBI" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_3|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|msa_0|CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|msa_1|ASYNC_EN" value="false" />
   <parameter name="mem_ss|emif_2|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|emif_0|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SIM_VERBOSE" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter
       name="mem_ss|emif_2|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter
       name="mem_ss|emif_3|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|msa_3|NUM_BANK_FIFOS" value="0" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_S_CYC" value="7" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DM_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR2_SPEEDBIN_ENUM"
       value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SIM_VERBOSE" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|msa_3|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="false" />
   <parameter name="mem_ss|emif_3|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_3|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRCD_NS" value="13.32" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_3|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TINIT_US" value="500" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter
       name="mem_ss|emif_2|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_3|SYS_INFO_UNIQUE_ID" value="emif_3_emif_3" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_SIM_VERBOSE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|TRAIT_SUPPORTS_VID" value="1" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|msa_2|SYSINFO_BOARD" value="default" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|EMIF_2_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_2|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_3|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM"
       value="240" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRP_NS" value="13.32" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|msa_1|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|msa_0|ASYNC_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|msa_1|COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|msa_3|COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|SYS_INFO_UNIQUE_ID" value="emif_2_emif_2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_TG2_TEST_DURATION" value="SHORT" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="RUN_COMPOSE" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|hps_emif|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_1|EMIF_2_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|EMIF_0_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_3|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_cal_top|DIAG_SIM_VERBOSE" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|emif_1|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_FM_LANE2" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_3|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_3|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|msa_2|CHIP_SELECT_WIDTH" value="2" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_3|SYSINFO_BOARD_TRAIT" value="" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE" value="AGFB014R24A2E2V" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_CLAMSHELL_EN" value="true" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_2|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DM_EN" value="true" />
   <parameter name="mem_ss|msa_0|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_3|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_DM_EN" value="true" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_DM_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_2|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_2|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter
       name="mem_ss|emif_3|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|hps_emif|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_DLL_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_2|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|emif_1|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRFC_NS" value="550.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter name="ENABLE_NOC" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRRD_S_CYC" value="7" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|msa_0|SCHEDULER_NUM_READ" value="512" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_3|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_UNIQUE_ID" value="hps_emif_hps_emif" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_DRV_STR_ENUM"
       value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_2|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_0|SYS_INFO_UNIQUE_ID" value="emif_0_emif_0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE"
       value="56.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_2|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|msa_3|RESP_WR_DATA_WIDTH" value="512" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_THA_NS" value="0.18" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRFC_DLR_NS" value="120.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_ADDR_ORDER_ENUM"
       value="DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
   <parameter
       name="mem_ss|emif_3|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_3|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|msa_3|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter
       name="mem_ss|emif_3|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDH_PS" value="55" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIS_PS" value="62" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_3|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIH_PS" value="87" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|msa_1|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter name="mem_ss|emif_2|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_0|EMIF_0_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|msa_3|ASYNC_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM"
       value="240" />
   <parameter name="MEM_CH_13_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|EMIF_0_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_3|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="MEM_CH_7_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRP_NS" value="13.32" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter
       name="mem_ss|emif_2|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_3|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_3|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|msa_1|NUM_BANK_FIFOS" value="0" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|msa_2|NUM_BANK_FIFOS" value="0" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_WTCL" value="10" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_FM_LANE2" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TCL" value="15" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter
       name="mem_ss|hps_emif|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter
       name="mem_ss|emif_3|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_2|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TASH_PS" value="170" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_3|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|msa_3|BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_3|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_2|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|EMIF_10_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCSH_PS" value="170" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRFC_DLR_NS" value="190.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CLAMSHELL_EN" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|msa_2|SCHEDULER_NUM_READ" value="512" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES"
       value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RTT_NOM_ENUM"
       value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_1|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|EMIF_14_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_3|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_BL" value="4" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_2|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_EXTRA_CONFIGS" value="" />
   <parameter
       name="mem_ss|emif_3|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_3|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_3|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_DBI" value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_1|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_ECC_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_3_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_2|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TCL" value="15" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TFAW_NS" value="30.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter
       name="mem_ss|emif_3|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter name="mem_ss|hps_emif|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_3|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="MEM_INTFS_LOCATION" value="BOT,BOT,TOP,TOP,TOP" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_3|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRCD_NS" value="13.32" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_14_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|EMIF_14_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_3|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|msa_2|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter
       name="mem_ss|emif_2|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_3|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_2|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS"
       value="0.05" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_2|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|emif_2|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|msa_0|BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRFC_DLR_NS" value="190.0" />
   <parameter
       name="mem_ss|emif_3|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|emif_2|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter
       name="mem_ss|emif_2|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_WTCL" value="10" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_3|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_3|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_2|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_3|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_3|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|emif_2|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_2|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_2|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_3|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="MEM_CH_12_CONNS" value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_3|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|emif_3|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter name="mem_ss|emif_0|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_3|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_3|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|msa_1|CHIP_SELECT_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|msa_3|CHIP_ID_WIDTH" value="0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|msa_1|CHIP_ID_WIDTH" value="0" />
   <parameter
       name="mem_ss|emif_2|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_3|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_2|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="APP_INTFS_TYPE" value="STORAGE,STORAGE,STORAGE,STORAGE,HPS" />
   <parameter name="mem_ss|msa_2|CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|emif_3|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TIH_PS" value="87" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_BSI" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_3|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_3|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|emif_cal_bot|DIAG_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_1|TRAIT_IOBANK_REVISION" value="IO96A_REVB0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|emif_3|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TIS_PS" value="62" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_ENABLE_USER_MODE" value="true" />
   <parameter
       name="mem_ss|emif_2|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="MEM_CH_0_CONNS" value="1,0,0,0,0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_2|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_3|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_2|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_BANK_GROUP_WIDTH" value="1" />
   <parameter
       name="mem_ss|hps_emif|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_3|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_BL" value="2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_1|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|msa_3|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter
       name="mem_ss|emif_3|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_2|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_2|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="MEM_CH_8_CONNS" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter name="mem_ss|emif_3|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter name="mem_ss|emif_2|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC"
       value="0" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_0|DIAG_EXTRA_CONFIGS" value="" />
   <parameter
       name="mem_ss|emif_2|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_3|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|hps_emif|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_0|BANK_GROUP_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter name="mem_ss|emif_0|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_2|DIAG_EXT_DOCS" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_2|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCL" value="19" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_3|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_3|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TRFC_DLR_NS" value="190.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_2|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TASH_PS" value="170" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_WTCL" value="10" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter
       name="mem_ss|emif_cal_top|DIAG_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_2|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|emif_3|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_2|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7"
       value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_2|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_WTCL" value="10" />
   <parameter name="mem_ss|emif_2|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_2|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|msa_2|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB0" />
   <parameter name="mem_ss|emif_2|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|emif_3|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter
       name="mem_ss|emif_3|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_2|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_IC_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_SIM_VERBOSE" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRFC_NS" value="350.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_3|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CLAMSHELL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_2|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|emif_2|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TCL" value="19" />
   <parameter name="mem_ss|hps_emif|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter name="mem_ss|emif_3|EMIF_3_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_2|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|emif_2|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8"
       value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5"
       value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_2|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_2|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_3|TRAIT_IOBANK_REVISION" value="IO96A_REVB0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|msa_3|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_2|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_3|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_3|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_3|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_3|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_3|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TASH_PS" value="170" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_2|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter
       name="mem_ss|emif_3|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|emif_3|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_2|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_2|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_IC_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_BWS_EN" value="true" />
   <parameter name="mem_ss|emif_2|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_3|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|hps_emif|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_3|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DM_EN" value="true" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_2|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_2|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_2|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|emif_2|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_IC_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter
       name="mem_ss|emif_2|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|emif_2|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_3|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|emif_3|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter
       name="mem_ss|emif_3|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|emif_3|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_2|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|hps_emif|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter
       name="mem_ss|emif_3|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_2|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_2|MEM_QDR4_TCSH_PS" value="170" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_3|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|emif_3|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_3|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|emif_3|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter name="mem_ss|emif_2|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|emif_3|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_3|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter name="mem_ss|emif_2|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_2|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_1|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_2|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_2|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_2|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_2|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_3|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter name="mem_ss|emif_cal_top|DIAG_EXTRA_CONFIGS" value="" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_2|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_3|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_2|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|emif_2|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_3|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter
       name="mem_ss|emif_3|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_2|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_2|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_3|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_2|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_3|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter
       name="mem_ss|emif_2|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
  </preset>
  <preset
     name="fseries-dk"
     kind="mem_ss"
     version="All"
     description=""
     board="Intel Agilex 7 2_F-Tile FPGA F-Series Development Kit"
     preset_category="">
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|hps_emif|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_1|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter name="mem_ss|emif_0|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DLL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRFC_DLR_NS" value="120.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|msa_0|MBL_TRAFFIC_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="MEM_CH_9_CONNS" value="0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_DRIVER_MARGINING"
       value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="MEM_CH_11_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_SIM_VERBOSE" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|hps_emif|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WTCL" value="12" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|hps_emif|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_FM_LANE2" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_ADDR_ORDER_ENUM"
       value="LPDDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_ENHANCED_TESTING"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_USE_TG_AVL_2" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|hps_emif|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_1|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_TG2_TEST_DURATION" value="SHORT" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|msa_1|ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|hps_emif|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_DBI" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter name="MEM_CH_16_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|msa_1|SCHEDULER_NUM_WRITE" value="512" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_USER_MODE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCSH_PS" value="170" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|hps_emif|TRAIT_IOBANK_REVISION" value="IO96A_REVB2" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|msa_1|SCHEDULER_NUM_READ" value="512" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCSH_PS" value="170" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCL" value="15" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_0|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_0|EMIF_2_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE" value="AGFB027R24C2E2VR2" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ROW_ADDR_WIDTH" value="17" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_0|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_6_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|EMIF_2_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|EMIF_15_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRFC_NS" value="350.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|DIAG_HMC_HRC" value="auto" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TINIT_US" value="500" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|hps_emif|NUM_IPS" value="1" />
   <parameter name="mem_ss|msa_1|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRFC_NS" value="350.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE"
       value="56.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TINIT_US" value="500" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDH_PS" value="55" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC"
       value="0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter name="MEM_CH_4_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_cal_top|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter
       name="mem_ss|msa_1|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|emif_0|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|EMIF_0_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="COLLAPSE_HBM_CHANNELS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIH_PS" value="87" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_SYNTH" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_BL" value="4" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|msa_0|SYSINFO_BOARD" value="default" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES"
       value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter name="mem_ss|hps_emif|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_SIM" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|msa_1|MBL_TRAFFIC_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIS_PS" value="62" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|hps_emif|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DM_EN" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter name="mem_ss|hps_emif|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DM_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_cal_top|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_USE_TG_AVL_2" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_1|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD2_SPEEDBIN_ENUM"
       value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|msa_1|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_S_CYC" value="4" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_BSI" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|INTERNAL_TESTING_MODE" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_ASR_ENUM"
       value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_USE_TG_AVL_2" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_UPI_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CAL_MODE" value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC"
       value="4" />
   <parameter name="mem_ss|hps_emif|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5"
       value="ps" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6"
       value="ps" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8"
       value="ps" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1"
       value="ps" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0"
       value="ps" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|TRAIT_IOBANK_REVISION" value="IO96A_REVB2" />
   <parameter name="mem_ss|emif_1|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|msa_1|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_0|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_ADDR_ORDER_ENUM"
       value="DDR3_CTRL_ADDR_ORDER_CS_R_B_C" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_BSI" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|hps_emif|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter name="mem_ss|hps_emif|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|msa_0|COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|msa_0|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DQ_WIDTH" value="40" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|msa_0|ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_IC_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_0|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|msa_0|CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|msa_1|ASYNC_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="MEM_CH_17_CONNS" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,MAIN_FM8_REVA" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5"
       value="0.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_0|TRAIT_SUPPORTS_VID" value="1" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7"
       value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8"
       value="0.0" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|hps_emif|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_BL" value="4" />
   <parameter name="MEM_CH_15_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_1|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="MEM_INTFS_TYPE" value="DDR4,DDR4,DDR4" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_1|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_ST" />
   <parameter name="mem_ss|emif_0|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DQ_WIDTH" value="64" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DM_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR2_SPEEDBIN_ENUM"
       value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SIM_VERBOSE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRCD_NS" value="13.32" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RTT_NOM_ENUM"
       value="DDRT_RTT_NOM_RZQ_4" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TINIT_US" value="500" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|hps_emif|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_SIM_VERBOSE" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|hps_emif|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CAL_MODE" value="0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="MEM_CH_3_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_cal_bot|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter
       name="mem_ss|hps_emif|CTRL_RLD3_ADDR_ORDER_ENUM"
       value="RLD3_CTRL_ADDR_ORDER_CS_R_B_C" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="MEM_CH_5_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|msa_0|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB2" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter name="mem_ss|hps_emif|EMIF_14_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter name="mem_ss|hps_emif|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|msa_1|RESP_WR_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM"
       value="240" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRP_NS" value="13.32" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_CDC" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|msa_1|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|msa_0|ASYNC_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|msa_1|COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TISH_PS" value="150" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|msa_0|CHIP_SELECT_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|msa_0|NUM_BANK_FIFOS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|hps_emif|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_TG2_TEST_DURATION" value="SHORT" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="RUN_COMPOSE" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|hps_emif|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|emif_1|EMIF_2_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_0_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIS_PS" value="60" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE" value="AGFB027R24C2E2VR2" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_cal_top|DIAG_SIM_VERBOSE" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCL" value="15" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIS_PS" value="60" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE" value="AGFB027R24C2E2VR2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|SYS_INFO_UNIQUE_ID" value="emif_1_emif_1" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_CDC" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DM_EN" value="true" />
   <parameter name="mem_ss|msa_0|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter name="mem_ss|emif_0|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA"
       value="false" />
   <parameter name="mem_ss|msa_0|ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="ENABLE_MEM_CSR_INTF" value="DISABLED" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_BL" value="4" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|emif_cal_bot|DIAG_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRCD_NS" value="14.16" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|hps_emif|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_0|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="mem_ss|msa_0|RESP_WR_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_CLAMSHELL_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|msa_0|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_BWS_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter name="mem_ss|emif_1|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_EXPORT_VJI" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="ENABLE_NOC" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIS_PS" value="62" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQSH_CYC" value="0.4" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_BSI" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIH_PS" value="87" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|msa_0|SCHEDULER_NUM_READ" value="512" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_UNIQUE_ID" value="hps_emif_hps_emif" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_DRV_STR_ENUM"
       value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_0|SYS_INFO_UNIQUE_ID" value="emif_0_emif_0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE"
       value="56.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRCD_NS" value="14.16" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DRV_STR_ENUM"
       value="DDRT_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_FORMAT_ENUM"
       value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRFC_DLR_NS" value="190.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_ADDR_ORDER_ENUM"
       value="DDRT_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE" value="AGFB027R24C2E2VR2" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIS_PS" value="62" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|hps_emif|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter
       name="mem_ss|hps_emif|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TIH_PS" value="87" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DM_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|EMIF_4_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter
       name="mem_ss|msa_1|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_0|EMIF_4_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TASH_PS" value="170" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_CDC" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TCL" value="15" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_0|EMIF_0_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_ECC_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM"
       value="240" />
   <parameter name="MEM_CH_13_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_HDL_FORMAT"
       value="HDL_FORMAT_VERILOG" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|emif_0|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_0|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="MEM_CH_2_CONNS" value="0,0,1" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="ENABLE_MEM_PMON" value="DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="MEM_CH_7_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRP_NS" value="14.16" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="MEM_CH_1_CONNS" value="0,1,0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|msa_1|NUM_BANK_FIFOS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="MEM_CH_6_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_BSI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="USE_NOC_FOR_CSR_INTF" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|EMIF_15_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_ENABLE_USER_MODE" value="true" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|hps_emif|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter name="MEM_CH_14_CONNS" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCL" value="20" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_0|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCSH_PS" value="170" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRFC_DLR_NS" value="120.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|msa_1|SYSINFO_BOARD_TRAIT" value="" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CLAMSHELL_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|msa_1|SYSINFO_BOARD" value="default" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_READ_DBI" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDH_PS" value="55" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES"
       value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter name="mem_ss|emif_cal_bot|AUTO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RTT_NOM_ENUM"
       value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_0|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_1|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_0|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_ASR_ENUM"
       value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="MEM_CH_19_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_CDC" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_12_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_TG_CFG_AVALON_SLAVE"
       value="TG_CFG_AMM_EXPORT_MODE_JTAG" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXTRA_CONFIGS" value="" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_DBI" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_ECC_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="MEM_CH_18_CONNS" value="0" />
   <parameter name="mem_ss|msa_0|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|hps_emif|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WTCL" value="12" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter name="mem_ss|hps_emif|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="MEM_INTFS_LOCATION" value="BOT,BOT,TOP" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|msa_1|BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_1|EMIF_14_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|EMIF_14_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_VDIVW_TOTAL" value="130" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|msa_0|SYSINFO_BOARD_TRAIT" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|hps_emif|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|msa_0|SCHEDULER_NUM_WRITE" value="512" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS"
       value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter
       name="mem_ss|hps_emif|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_FM_LANE3" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|msa_0|BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_cal_top|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_WTCL" value="10" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_CDC" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_CDC" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|msa_1|BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|emif_cal_top|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_1|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_0|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="MEM_CH_12_CONNS" value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|EMIF_7_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_0|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|msa_1|CHIP_SELECT_WIDTH" value="1" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter name="mem_ss|emif_1|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter
       name="mem_ss|hps_emif|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_1|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DRV_STR_ENUM"
       value="DDR4_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_EFFICIENCY_MONITOR"
       value="EFFMON_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|msa_1|CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter
       name="mem_ss|hps_emif|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="APP_INTFS_TYPE" value="STORAGE,STORAGE,HPS" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_FM_LANE3" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR2_TARGET_DEV_KIT"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CAL_MODE" value="0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_BSI" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DQ_WIDTH" value="64" />
   <parameter
       name="mem_ss|emif_cal_bot|DIAG_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|TRAIT_IOBANK_REVISION" value="IO96A_REVB2" />
   <parameter name="mem_ss|emif_0|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDH_PS" value="55" />
   <parameter
       name="mem_ss|hps_emif|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="MEM_CH_10_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_ENABLE_USER_MODE" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_4_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="MEM_CH_0_CONNS" value="1,0,0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_cal_bot|AUTO_DEVICE" value="AGFB027R24C2E2VR2" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|hps_emif|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_BL" value="2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_cal_top|DIAG_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_TG2_TEST_DURATION" value="SHORT" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="MEM_CH_8_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|hps_emif|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC"
       value="0" />
   <parameter name="mem_ss|emif_0|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD2_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_UPI_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|msa_0|BANK_GROUP_WIDTH" value="2" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|emif_0|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_0|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCL" value="20" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TCL" value="19" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TASH_PS" value="170" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_WTCL" value="10" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter
       name="mem_ss|emif_cal_top|DIAG_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7"
       value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_cal_bot|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|EMIF_12_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_DEVICE" value="AGFB027R24C2E2VR2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|hps_emif|EMIF_15_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_WTCL" value="10" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter
       name="mem_ss|hps_emif|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_TG2_TEST_DURATION" value="SHORT" />
   <parameter name="mem_ss|emif_0|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_SIM_VERBOSE" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TRFC_NS" value="550.0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CLAMSHELL_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|hps_emif|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter name="mem_ss|emif_cal_bot|AUTO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE" value="AGFB027R24C2E2VR2" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|hps_emif|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8"
       value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5"
       value="0.0" />
   <parameter name="mem_ss|emif_0|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter name="mem_ss|hps_emif|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_BWS_EN" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WTCL" value="12" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_REF_CLK_FREQ_MHZ" value="150.0" />
   <parameter name="mem_ss|emif_1|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRP_NS" value="14.16" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|hps_emif|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR4_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|msa_1|ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|hps_emif|DIAG_LPDDR3_USE_TG_AVL_2" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TASH_PS" value="170" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR2_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TINIT_US" value="500" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_UPI_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_IC_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_BWS_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_DDR3_GEN_BSI" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSQ_UI" value="0.17" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|hps_emif|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSCK_PS" value="175" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TWTR_S_CYC" value="3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|hps_emif|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|hps_emif|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_0|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_IC_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_TDIVW_TOTAL_UI" value="0.2" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_ADDR_ORDER_ENUM"
       value="DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|hps_emif|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|hps_emif|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|hps_emif|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|hps_emif|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|hps_emif|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|hps_emif|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|hps_emif|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter
       name="mem_ss|hps_emif|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter name="mem_ss|hps_emif|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|hps_emif|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|hps_emif|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR4_AUTO_PRECHARGE_EN" value="false" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|hps_emif|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|hps_emif|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|hps_emif|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter
       name="mem_ss|hps_emif|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter
       name="mem_ss|hps_emif|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|EMIF_12_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|hps_emif|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter
       name="mem_ss|hps_emif|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|hps_emif|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_cal_top|DIAG_EXTRA_CONFIGS" value="" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|hps_emif|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7"
       value="0.0" />
   <parameter name="mem_ss|hps_emif|EX_DESIGN_GUI_LPDDR3_GEN_SYNTH" value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4"
       value="0.0" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5"
       value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0"
       value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|hps_emif|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1"
       value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|hps_emif|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|msa_0|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|hps_emif|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|hps_emif|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter
       name="mem_ss|hps_emif|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|hps_emif|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter
       name="mem_ss|hps_emif|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter
       name="mem_ss|hps_emif|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|hps_emif|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|hps_emif|PHY_DDR4_USER_PING_PONG_EN" value="false" />
  </preset>
  <preset
     name="iseries-dk"
     kind="mem_ss"
     version="All"
     description=""
     board="default"
     preset_category="">
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_1|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXPORT_VJI" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="ENABLE_NOC" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TFAW_NS" value="30.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DLL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRFC_DLR_NS" value="190.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIS_PS" value="55" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|msa_0|MBL_TRAFFIC_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQSH_CYC" value="0.4" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DM_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter name="MEM_CH_9_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWTR_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIH_PS" value="80" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="MEM_CH_11_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|msa_0|SCHEDULER_NUM_READ" value="16" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIS_AC_MV" value="90" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_2X2" value="on,on" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIH_DC_MV" value="65" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_0|SYS_INFO_UNIQUE_ID" value="emif_0_emif_0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRCD_NS" value="13.5" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_0|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="EX_DESIGN_HDL_FORMAT" value="VERILOG" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKQK_MAX_PS" value="225" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|msa_1|ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_DBI" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter name="MEM_CH_16_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|msa_1|SCHEDULER_NUM_WRITE" value="16" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCSH_PS" value="170" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT1_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE" value="AGIB027R29A1E2VR3" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BT_ENUM" value="DDR4_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|msa_1|SCHEDULER_NUM_READ" value="16" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_DLR_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCSH_PS" value="170" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCL" value="15" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_VDIVW_TOTAL" value="120" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_0|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter
       name="mem_ss|msa_1|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,HSSI_RNR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_0|EMIF_4_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|EMIF_2_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TASH_PS" value="170" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2666" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKDK_MAX_NS" value="0.3" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_EX_DESIGN_ADD_TEST_EMIFS" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_NOM_ENUM"
       value="DDRT_DB_RTT_NOM_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|SYS_INFO_DEVICE" value="AGIB027R29A1E2VR3" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="EX_DESIGN_BOARD_PRESET" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|EMIF_0_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|EMIF_15_STORED_PARAM" value="" />
   <parameter name="MEM_CH_13_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PWR_MODE" value="DDRT_PWR_MODE_12W" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRFC_NS" value="550.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="33.333" />
   <parameter name="mem_ss|emif_0|DIAG_HMC_HRC" value="auto" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="DIAG_EXTRA_PARAMETERS" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQDOH_NS" value="-0.09" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|msa_1|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_PD_ENUM" value="DDR3_PD_OFF" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TSD_NS" value="0.23" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRFC_NS" value="550.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="MEM_CH_2_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|emif_0|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRAS_NS" value="42.5" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="EX_DESIGN_BOARD_PRODUCT_URL" value="" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CA_IBT_ENUM"
       value="DDR4_RCD_CA_IBT_100" />
   <parameter name="ENABLE_MEM_PMON" value="DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TINIT_US" value="500" />
   <parameter name="MEM_CH_7_CONNS" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRP_NS" value="13.5" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="MEM_CH_1_CONNS" value="0,1" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDH_PS" value="55" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|msa_1|NUM_BANK_FIFOS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDS_PS" value="53" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRFC_NS" value="210.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WTCL" value="18" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="MEM_CH_6_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_EXPORT_CLK_STP_IF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PER_DRAM_ADDR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter name="USE_NOC_FOR_CSR_INTF" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ASR_ENUM" value="DDR3_ASR_MANUAL" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RDATA_SLEW_RATE" value="3.5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCCD_L_CYC" value="7" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_INTERFACE_ID" value="0" />
   <parameter name="MEM_CH_4_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|EMIF_15_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_DATA_LATENCY_MODE_ENUM"
       value="RLD3_DL_RL16_WL17" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TMRD_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_SPEEDBIN_ENUM"
       value="DDRT_SPEEDBIN_2400" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter name="MEM_CH_14_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_READ_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSQ_PS" value="75" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCL" value="21" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_cal_top|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_DEFAULT_REF_CLK_FREQ" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_MIMIC_HPS_EMIF" value="true" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USE_TG_HBM" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRFC_DLR_NS" value="190.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|msa_1|SYSINFO_BOARD_TRAIT" value="" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRCD_NS" value="13.09" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_LOWER_LIMIT" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD2_CONFIG_ENUM"
       value="RLD2_CONFIG_TRC_8_TRL_8_TWL_9" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CLAMSHELL_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter
       name="mem_ss|msa_1|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB2" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter name="mem_ss|emif_0|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|msa_1|SYSINFO_BOARD" value="default" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDIVW_TOTAL_UI" value="0.22" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RTT_PARK"
       value="DDRT_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_1|EMIF_0_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_THA_NS" value="0.18" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WRITE_CRC" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_1_SA" value="1" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_REFRESH_INTERVAL_US" value="0.24" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="COLLAPSE_HBM_CHANNELS" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_155_DB_VREFDQ_RANGE" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_2CH_EN" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_MEM_CLK_FREQ_MHZ" value="800.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_AC_TO_K_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIH_PS" value="80" />
   <parameter name="mem_ss|emif_1|DIAG_RS232_UART_BAUDRATE" value="57600" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_0_SA" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSCK_PS" value="165" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_WRITE_PROTOCOL_ENUM"
       value="RLD3_WRITE_1BANK" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_0|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter name="EX_DESIGN_BOARD_NAME" value="" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSS_CYC" value="1.25" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT2_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWTR_S_CYC" value="3" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_SPEEDBIN_ENUM" value="RLD2_SPEEDBIN_18" />
   <parameter name="mem_ss|emif_1|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_BL" value="4" />
   <parameter name="mem_ss|msa_0|SYSINFO_BOARD" value="default" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TEMP_CONTROLLED_RFSH_ENA" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWTR_CYC" value="8" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_DQ_PER_DEVICE" value="9" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRTP_CYC" value="8" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_3_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDIVW_TOTAL_UI" value="0.22" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|emif_1|DIAG_EXT_DOCS" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_MAX_POWERDOWN" value="false" />
   <parameter name="EX_DESIGN_BOARD_DEVICE_PART" value="" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIH_PS" value="65" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_ENHANCED_TESTING" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_EARLY_READY" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIS_PS" value="85" />
   <parameter name="MEM_CH_19_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_DFT_SIGNALS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_L_CYC" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_ALERT_N_PLACEMENT_ENUM"
       value="DDRT_ALERT_N_PLACEMENT_AUTO" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXTRA_CONFIGS" value="" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_DBI" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRP_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|EMIF_11_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="MEM_CH_18_CONNS" value="0" />
   <parameter name="mem_ss|msa_0|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|msa_1|MBL_TRAFFIC_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIS_PS" value="55" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR2_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_3_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_DRV_STR"
       value="LPDDR3_DRV_STR_40D_40U" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSQ_PS" value="135" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter name="mem_ss|emif_1|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SELF_RFSH_ABORT" value="false" />
   <parameter name="EX_DESIGN_BOARD_DATA_FILE" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_ALLOW_72_DQ_WIDTH" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRRD_CYC" value="8" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WTCL" value="14" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DM_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TFAW_NS" value="30.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_SOFT_NIOS_MODE"
       value="SOFT_NIOS_MODE_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_TCL_ADDED" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_FAMILY" value="Agilex 7" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EFF_TEST" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_DEFAULT_MODE" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_MAX_POWERDOWN" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_SPEEDBIN_ENUM"
       value="QDR4_SPEEDBIN_2133" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_ADDR_INV_ENA" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DM_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD2_DRIVE_IMPEDENCE_ENUM"
       value="RLD2_DRIVE_IMPEDENCE_INTERNAL_50" />
   <parameter name="mem_ss|emif_cal_top|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|EMIF_2_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="MEM_INTFS_LOCATION" value="TOP,TOP" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_0|EMIF_4_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRTP_CYC" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|msa_1|BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|msa_1|SYSINFO_SUPPORTS_VID" value="1" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIS_PS" value="75" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT3_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ASR_ENUM" value="DDR4_ASR_MANUAL_NORMAL" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|msa_0|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_S_CYC" value="7" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIH_PS" value="100" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDSH_CYC" value="0.18" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_WRITE_DBI" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|IS_ED_SLAVE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDIVW_TOTAL_UI" value="0.2" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="EX_DESIGN_BOARD_DEVICE_FAMILY" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_14_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_EXPOSE_RD_TYPE" value="false" />
   <parameter name="mem_ss|emif_0|PLL_ADD_EXTRA_CLKS" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_TIMING_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_14_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_D_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|msa_0|SYSINFO_BOARD_TRAIT" value="" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CK_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_DQ_DRV_ENUM"
       value="DDRT_DB_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_SKEW_BETWEEN_DK_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ATCL_ENUM" value="DDR3_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1333.333" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|INTERNAL_TESTING_MODE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|EMIF_10_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_4X4" value="off,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|msa_0|SCHEDULER_NUM_WRITE" value="16" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_STATUS_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PARTIAL_WRITES" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_UPI_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|DIAG_HMC_HRC" value="auto" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DQ_WIDTH" value="72" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_SPEEDBIN_ENUM"
       value="DDR4_SPEEDBIN_2666" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_1X1" value="on" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_GNT_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_CS_IBT_ENUM"
       value="DDRT_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TCL" value="14" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TAS_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_WIDTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|EMIF_13_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_PU_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_IO_VOLTAGE" value="1.8" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSCK_PS" value="180" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TAH_NS" value="0.3" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TFAW_NS" value="50.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRP_NS" value="13.09" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TIH_DC_MV" value="65" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_THD_NS" value="0.18" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_AUTO" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|msa_0|BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|TRAIT_IOBANK_REVISION" value="IO96A_REVB2" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|EMIF_1_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWTR_L_CYC" value="9" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_IS_SKEW_WITHIN_Q_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_cal_top|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_WR_ENUM"
       value="DDRT_DB_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT1_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7" value="ps" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8" value="ps" />
   <parameter name="mem_ss|emif_0|EMIF_12_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_6_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0" value="ps" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6" value="ps" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3" value="ps" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4" value="ps" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|msa_1|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|DIAG_TG_AVL_2_NUM_CFG_INTERFACES" value="0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TMRD_CK_CYC" value="8" />
   <parameter name="mem_ss|emif_0|EMIF_10_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_ODT_MODE_ENUM" value="RLD3_ODT_40" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_FORMAT_ENUM" value="MEM_FORMAT_UDIMM" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSCK_PS" value="170" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|msa_1|BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_WR_ACK_POLICY" value="POSTED" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_LPDDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_cal_top|DIAG_EXPORT_VJI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKQ_MAX_NS" value="0.12" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_AREF_PROTOCOL_ENUM"
       value="RLD3_AREF_BAC" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWTR_CYC" value="6" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKDK_MIN_CYC" value="-0.27" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_DEF_RAW_TURNAROUND_DELAY_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_DB_RTT_PARK_ENUM"
       value="DDRT_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter
       name="mem_ss|emif_0|BOARD_LPDDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_MIMIC_HPS_EMIF" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCCD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_T_RC_MODE_ENUM" value="RLD3_TRC_9" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TREFI_US" value="3.9" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter
       name="mem_ss|emif_1|CTRL_RLD3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDSS_CYC" value="0.2" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT1_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TQKQ_MIN_NS" value="-0.12" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT0_4X2" value="off,off,on,on" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT1_2X2" value="off,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|msa_0|COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="EX_DESIGN_BOARD_VENDOR" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|msa_0|SYSINFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,HSSI_RNR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|emif_0|EMIF_7_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|EMIF_4_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|msa_0|ECC_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="MEM_CH_12_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_W_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_W_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_PERSISTENT_MODE" value="1" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDRT_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DQ_PER_DQS" value="4" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ASR_ENUM" value="DDRT_ASR_MANUAL_NORMAL" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ROW_ADDR_WIDTH" value="18" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_138_RCD_CK_DRV" value="5" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_135_RCD_REV" value="0" />
   <parameter name="mem_ss|emif_0|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDRT_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWLS_PS" value="175.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_WRITE_PREAMBLE" value="1" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|msa_1|CHIP_SELECT_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWLH_PS" value="175.0" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRCD_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_1|EMIF_15_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_0|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_RTT_WR_ENUM"
       value="DDR4_DB_RTT_WR_RZQ_3" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CKE_IBT_ENUM"
       value="DDR4_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_0|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|EMIF_0_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_ADDR_WIDTH" value="20" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT0_4X4" value="on,on,on,on" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|msa_0|CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_MEM_CLK_FREQ_MHZ" value="633.333" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_MAX_K_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_CS_IBT_ENUM"
       value="DDR4_RCD_CS_IBT_100" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_MEM_CLK_FREQ_MHZ" value="1333.333" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ERR_REPLAY_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|EMIF_3_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_MAJOR_MODE_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PMM_ADR_FLOW_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_BANK_ADDR_WIDTH" value="4" />
   <parameter name="mem_ss|msa_1|ASYNC_EN" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_JTAG_UART_HEX" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT2_4X4" value="on,off,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_WTCL_ADDED" value="6" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_MPR_READ_FORMAT"
       value="DDRT_MPR_READ_FORMAT_SERIAL" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCCD_L_CYC" value="7" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter name="MEM_CH_17_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|msa_1|CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_AC_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_BL_ENUM" value="DDR4_BL_BL8" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,HSSI_RNR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_0|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="APP_INTFS_TYPE" value="STORAGE,STORAGE" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_ALERT_N_PLACEMENT_ENUM"
       value="DDR4_ALERT_N_PLACEMENT_AUTO" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR4_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_QK_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_W_ODT2_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RDIMM_CONFIG" value="0000000000000000" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_4X4" value="on,off,on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT1_2X2" value="off,on" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_144_DB_VREFDQ" value="25" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_HIDE_LATENCY_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_6_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_4X4" value="off,off,on,off" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_1" value="0.0" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_CK_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|DIAG_ENABLE_HPS_EMIF_DEBUG" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_4X4" value="off,off,off,on" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_EXT_ERR_INJECT_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_134_RCD_DB_VENDOR_MSB" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_I2C_DIMM_2_SA" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_2X2" value="off,off" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIS_AC_MV" value="100" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DEFAULT_VREFOUT" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="MEM_CH_15_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|EMIF_7_CONN_TO_CALIP" value="CALIP_0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DB_DQ_DRV_ENUM"
       value="DDR4_DB_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_USER_VREFDQ_TRAINING_RANGE"
       value="DDR4_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_DLR_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_IS_SKEW_WITHIN_QK_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRFC_NS" value="260.0" />
   <parameter name="mem_ss|emif_1|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKH_CYC" value="0.45" />
   <parameter name="MEM_INTFS_TYPE" value="DDR4,DDR4" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TCKQK_MAX_NS" value="0.2" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DQ_WIDTH" value="64" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_AC_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWTR_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_SEQ_RESET_AUTO_RELEASE" value="avl" />
   <parameter name="mem_ss|emif_1|TRAIT_IOBANK_REVISION" value="IO96A_REVB2" />
   <parameter name="mem_ss|emif_0|DIAG_DB_RESET_AUTO_RELEASE" value="avl_release" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_1|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR4_AVL_ENABLE_POWER_OF_TWO_BUS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_144_DB_VREFDQ" value="37" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDH_PS" value="55" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_EX_DESIGN_SEPARATE_RESETS" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_8_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_DM_EN" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_5_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="MEM_CH_10_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_0|EMIF_5_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDS_PS" value="53" />
   <parameter name="mem_ss|emif_1|EMIF_4_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DQ_WIDTH" value="64" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLS_PS" value="0.0" />
   <parameter name="MEM_CH_0_CONNS" value="1,0" />
   <parameter
       name="mem_ss|emif_1|PHY_DDRT_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRRD_S_CYC" value="7" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_EXPORT_SEQ_AVALON_MASTER"
       value="false" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_RDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT1_2X2" value="off,off" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDRT_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_139_DB_REV" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ERR_INJECT_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TRRD_CYC" value="6" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RCD_ODT_IBT_ENUM"
       value="DDRT_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TQH_UI" value="0.74" />
   <parameter name="mem_ss|emif_0|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_BL" value="2" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_1|DIAG_USE_BOARD_DELAY_MODEL" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ODT_IN_POWERDOWN" value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_SYNTH_FOR_SIM" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_PAR_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_REF_CLK_FREQ_MHZ" value="33.333" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODT2_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_cal_top|DIAG_EXPORT_SEQ_AVALON_SLAVE"
       value="CAL_DEBUG_EXPORT_MODE_DISABLED" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_DLL_CORE_UPDN_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_1X1" value="on" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT2_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TIS_AC_MV" value="150" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|CTRL_LPDDR3_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_0|SYS_INFO_DEVICE_POWER_MODEL"
       value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_MEM_CLK_FREQ_MHZ" value="1200.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODT3_4X4" value="off,on,off,on" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDSS_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_POST_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_LPDDR3_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DRV_STR_ENUM" value="DDR3_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_145_DB_MDQ_DRV" value="21" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_PMM_WPQ_FLUSH_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_USER_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DEPTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_QDR4_DATA_ODT_MODE_ENUM"
       value="QDR4_ODT_25_PCT" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRAS_NS" value="32.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_REORDER_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_BL" value="4" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_QDR4_ADD_RAW_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_ADDR_WIDTH" value="21" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_R_ODT3_4X4" value="off,on,off,off" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_3"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_4"
       value="50.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDS_AC_MV" value="150" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDS_AC_MV" value="135" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_1"
       value="50.0" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_2"
       value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter
       name="mem_ss|emif_1|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_0"
       value="50.0" />
   <parameter name="MEM_CH_8_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_ADDED_LATENCY" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_GNT_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="1" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR3_RTT_NOM_ENUM"
       value="DDR3_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TQH_UI" value="0.76" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TFAW_DLR_CYC" value="16" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_1|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CAL_MODE" value="0" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_14_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DQ_WIDTH" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CAL_MODE" value="0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RDATA_SLEW_RATE" value="2.5" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="MEM_CH_3_CONNS" value="0" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TCKDK_MAX_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PORT_AFI_C_WIDTH" value="2" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_FINE_GRANULARITY_REFRESH"
       value="DDRT_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDH_PS" value="100" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CA_LEVEL_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_FINE_GRANULARITY_REFRESH"
       value="DDR4_FINE_REFRESH_FIXED_1X" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_LRDIMM_EXTENDED_CONFIG"
       value="000000000000000000" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDS_PS" value="75" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_AC_PARITY_LATENCY"
       value="DDR4_AC_PARITY_LATENCY_DISABLE" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRRD_L_CYC" value="8" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_TQH_CYC" value="0.4" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDH_PS" value="5" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_0|EMIF_13_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE"
       value="DDR4_TEMP_CONTROLLED_RFSH_NORMAL" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|msa_0|BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_DATA_INV_ENA" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TRFC_DLR_NS" value="90.0" />
   <parameter name="mem_ss|emif_0|EMIF_9_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_MIMIC_HPS_EMIF" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQD_NS" value="0.09" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BT_ENUM" value="DDRT_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_4X2" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_4X4" value="off,off,off,off" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR2_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="MEM_CH_5_CONNS" value="0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_0|CTRL_RLD2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TDS_PS" value="-30" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKDK_MAX_PS" value="150" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TQKQ_MAX_PS" value="75" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT0_1X1" value="off" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_USER_VREFDQ_TRAINING_RANGE"
       value="DDRT_VREFDQ_TRAINING_RANGE_1" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5" value="0.0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_RLD2_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCL" value="21" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|EMIF_12_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|PLL_EXTRA_CLK_DESIRED_PHASE_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_DIMM_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|msa_0|SYSINFO_DEVICE_IOBANK_REVISION"
       value="IO96A_REVB2" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TCKDK_MIN_PS" value="-150" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_DIMM_DENSITY" value="128" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_HOST_VIRAL_FLOW_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_140_DRAM_VREFDQ_R0" value="29" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RCLK_SLEW_RATE" value="7.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_CK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|msa_1|RESP_WR_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TASH_PS" value="170" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_IO_VOLTAGE" value="1.2" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_READ_DBI" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_WTCL" value="10" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_CFG_GEN_DBE" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_15_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|EMIF_14_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TQSH_CYC" value="0.4" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TREFI_US" value="7.8" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_ENABLE_DRIVER_MARGINING" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSQ_UI" value="0.16" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TIH_DC_MV" value="75" />
   <parameter
       name="mem_ss|emif_cal_top|DIAG_SIM_CAL_MODE_ENUM"
       value="SIM_CAL_MODE_SKIP" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_TEMPERATURE_GRADE"
       value="EXTENDED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_FORMAT_ENUM" value="MEM_FORMAT_DISCRETE" />
   <parameter name="mem_ss|emif_0|DIAG_RLD3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRFC_NS" value="160.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|msa_1|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|msa_0|ASYNC_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_135_RCD_REV" value="0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|msa_1|COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_CA_DESKEW_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLH_PS" value="0.0" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_PRI_EMIF_FILE"
       value="EMIF_PRI_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RTT_WR_ENUM" value="DDR3_RTT_WR_RZQ_4" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_DQ_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_TISH_PS" value="150" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ODT_IN_POWERDOWN" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_SOFT_NIOS_CLOCK_FREQUENCY" value="100" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR4_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_SPD_142_DRAM_VREFDQ_R2" value="29" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_141_DRAM_VREFDQ_R1" value="29" />
   <parameter name="mem_ss|emif_1|EMIF_12_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter
       name="mem_ss|emif_1|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLS_PS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RCD_ODT_IBT_ENUM"
       value="DDR4_RCD_ODT_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_GEARDOWN" value="DDR4_GEARDOWN_HR" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD2_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_ALERT_N_AC_LANE" value="0" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TRL_CYC" value="2.5" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT3_4X4" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TRRD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_1|DIAG_LPDDR3_SKIP_CA_DESKEW" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_WTCL" value="10" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BANK_ADDR_WIDTH" value="2" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|msa_0|CHIP_SELECT_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_PRE_REFRESH_UPPER_LIMIT" value="1" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|EMIF_13_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|EMIF_1_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TINIT_US" value="500" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_ALERT_N_PLACEMENT_ENUM"
       value="DDR3_ALERT_N_PLACEMENT_AC_LANES" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_ODT_LESS_BS_PARK_OHM" value="240" />
   <parameter name="mem_ss|msa_0|NUM_BANK_FIFOS" value="0" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|DIAG_VERBOSE_IOAUX" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_SPD_137_RCD_CA_DRV" value="85" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ATCL_ENUM" value="DDR4_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ENABLE_NON_DES" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_BANK_GROUP_WIDTH" value="2" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_ENABLE_DEFAULT_MODE" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_0|EMIF_2_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CFG_GEN_SBE" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_SKIP_AC_PARITY_CHECK" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_USER_VREFDQ_TRAINING_VALUE" value="56.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ALERT_N_DQS_GROUP" value="0" />
   <parameter name="mem_ss|emif_0|EMIF_0_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_GEARDOWN" value="DDRT_GEARDOWN_HR" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_I2C_DIMM_3_SA" value="3" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_BRD_SKEW_WITHIN_Q_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ZQ_INTERVAL_MS" value="3" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_USE_ADDR_PARITY" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_RTT_NOM_ENUM" value="DDRT_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_9_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="RUN_COMPOSE" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TWLS_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_SPEEDBIN_ENUM"
       value="LPDDR3_SPEEDBIN_1600" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_AC_TO_CK_SKEW_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_MEM_CLK_FREQ_MHZ" value="1066.667" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TQKH_HCYC" value="0.9" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_CLAMSHELL_EN" value="false" />
   <parameter name="mem_ss|emif_1|EMIF_2_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_DQODT" value="LPDDR3_DQODT_DISABLE" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS"
       value="0.02" />
   <parameter
       name="mem_ss|emif_0|MEM_QDR4_PD_OUTPUT_DRIVE_MODE_ENUM"
       value="QDR4_OUTPUT_DRIVE_25_PCT" />
   <parameter name="mem_ss|emif_1|SHORT_QSYS_INTERFACE_NAMES" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_FAST_SIM_OVERRIDE"
       value="FAST_SIM_OVERRIDE_DEFAULT" />
   <parameter name="mem_ss|emif_0|CTRL_QDR4_ADD_WAR_TURNAROUND_DELAY_CYC" value="0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_AC_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDQSCKDL" value="614" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_SKIP_CA_LEVEL" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_PRE_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_RLD3_SPEEDBIN_ENUM"
       value="RLD3_SPEEDBIN_093E" />
   <parameter
       name="mem_ss|emif_1|DIAG_RLD2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TMRW_CK_CYC" value="10" />
   <parameter
       name="mem_ss|emif_1|MEM_RLD3_OUTPUT_DRIVE_MODE_ENUM"
       value="RLD3_OUTPUT_DRIVE_40" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_CAL_ENABLE_MICRON_AP" value="false" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_RTT_WR_ENUM"
       value="DDRT_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE" value="AGIB027R29A1E2VR3" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_SPEEDGRADE" value="2" />
   <parameter name="mem_ss|emif_0|SYS_INFO_DEVICE" value="AGIB027R29A1E2VR3" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_BL" value="LPDDR3_BL_BL8" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_CK_MODE_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCQH_NS" value="0.71" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_NUM_OF_DIMMS" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_9_REF_CLK_SHARING" value="EXPORTED" />
   <parameter
       name="mem_ss|emif_0|DIAG_RLD3_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TFAW_NS" value="25.0" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD"
       value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_MAX_DQS_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TSA_NS" value="0.23" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_cal_top|DIAG_SIM_VERBOSE" value="true" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR4_RTT_WR_ENUM"
       value="DDR4_RTT_WR_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_SEPARATE_READ_WRITE_ITFS" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_PARITY_CMD_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCCD_L_CYC" value="6" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM" value="20" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_SRT_ENUM" value="DDR3_SRT_NORMAL" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_SPD_148_DRAM_DRV" value="0" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_INTERFACE_ID" value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_8" value="50.0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_CA_LEVEL" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_WTCL" value="14" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_5" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_4" value="50.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_TCKDK_MIN_NS" value="-0.3" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_7" value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDVWP_UI" value="0.72" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_ATCL_ENUM" value="DDRT_ATCL_DISABLED" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_6" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_1" value="50.0" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_0" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_3" value="50.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_2" value="50.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TCL" value="15" />
   <parameter name="mem_ss|emif_1|EMIF_1_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_0|PHY_DDRT_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|DIAG_RLD2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_COL_ADDR_WIDTH" value="10" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_CK_WIDTH" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT3_4X4" value="on,on,off,off" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIS_PS" value="60" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_USER_WRITE_PREAMBLE" value="1" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWTR_L_CYC" value="10" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_0|CTRL_QDR2_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|DIAG_BOARD_DELAY_CONFIG_STR" value="" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_TCCQO_NS" value="0.45" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TRP_NS" value="13.5" />
   <parameter name="mem_ss|emif_0|BOARD_QDR2_USER_K_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RDATA_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|DIAG_QDR2_INTERFACE_ID" value="0" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_QDR4_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDRT_EXPORT_SEQ_AVALON_HEAD_OF_CHAIN"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_USE_TG_HBM" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TIH_PS" value="95" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_143_DRAM_VREFDQ_R3" value="29" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_RCLK_SLEW_RATE" value="8.0" />
   <parameter name="mem_ss|emif_1|DIAG_QDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_REORDER_EN" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DM_EN" value="true" />
   <parameter
       name="mem_ss|emif_1|EX_DESIGN_GUI_RLD3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_1|DIAG_SIM_REGTEST_MODE" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SELF_RFSH_ABORT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_0|MEM_RLD3_TCKQK_MAX_PS" value="135" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_AC_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_RTT_PARK"
       value="DDR4_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_DEFAULT_REF_CLK_FREQ" value="true" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_cal_top|AUTO_DEVICE" value="AGIB027R29A1E2VR3" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_DQS_TO_CK_SKEW_NS" value="0.02" />
   <parameter name="mem_ss|msa_1|ECC_EN" value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_SPEEDBIN_ENUM"
       value="DDR3_SPEEDBIN_2133" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_BANK_ADDR_WIDTH" value="2" />
   <parameter
       name="mem_ss|emif_1|DIAG_LPDDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_RANKS_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_1|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TCCD_S_CYC" value="4" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CA_IBT_ENUM"
       value="DDRT_RCD_CA_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_HIDE_ADV_MR_SETTINGS" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_UPI_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_BL_ENUM" value="DDRT_BL_BL8" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|EMIF_6_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_SELF_REFRESH_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_RCD_CKE_IBT_ENUM"
       value="DDRT_RCD_CKE_IBT_100" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_SKIP_VREF_CAL" value="false" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_WR_TO_GNT_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_1|SYS_INFO_UNIQUE_ID" value="emif_1_emif_1" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BT_ENUM" value="DDR3_BT_SEQUENTIAL" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_SELF_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT1_4X4" value="off,off,on,on" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_AC_PIN" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_4X4" value="off,on,off,on" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_0|DIAG_QDR4_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_IC_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DM_EN" value="true" />
   <parameter name="mem_ss|msa_0|RESP_RD_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_LRDIMM_ODT_LESS_BS" value="false" />
   <parameter name="mem_ss|emif_0|CTRL_QDR2_AVL_MAX_BURST_COUNT" value="4" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_POWER_DOWN_EN" value="false" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_VDIVW_TOTAL" value="120" />
   <parameter name="mem_ss|emif_0|BOARD_DDR3_SKEW_BETWEEN_DQS_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_BWS_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_DATA_OUT_SLEW_RATE_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_R_ODT3_4X4" value="off,off,off,off" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_WDATA_ISI_NS" value="0.0" />
   <parameter
       name="mem_ss|emif_1|BOARD_DDRT_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSQ_UI" value="0.18" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_1|PHY_LPDDR3_CORE_CLKS_SHARING_ENUM"
       value="CORE_CLKS_SHARING_DISABLED" />
   <parameter name="mem_ss|emif_1|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD" value="false" />
   <parameter name="EX_DESIGN_GEN_SIM" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_0|BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS" value="0.02" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODTN_1X1" value="Rank,0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSCK_PS" value="170" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|msa_1|SYSINFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_DM_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_ADDR_WIDTH" value="19" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USE_DEFAULT_SLEW_RATES" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_DDRT_AC_PARITY_LATENCY"
       value="DDRT_AC_PARITY_LATENCY_DISABLE" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_CHIP_ID_WIDTH" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_AC_PERSISTENT_ERROR" value="false" />
   <parameter name="mem_ss|emif_0|BOARD_QDR4_DK_TO_CK_SKEW_NS" value="-0.02" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_DATA_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TINIT_US" value="500" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_BL_ENUM" value="DDR3_BL_BL8" />
   <parameter name="mem_ss|emif_0|DIAG_DDR3_USE_NEW_EFFMON_S10" value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_NOM_ENUM"
       value="DDR4_DB_RTT_NOM_ODT_DISABLED" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_WCLK_SLEW_RATE" value="4.0" />
   <parameter name="mem_ss|emif_1|EMIF_8_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_RATE_ENUM" value="RATE_HALF" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_R_ODTN_4X4"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|MEM_DDRT_R_ODTN_4X2"
       value="Rank 0,Rank 1,Rank 2,Rank 3" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_INTEL_DEFAULT_TERM" value="true" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR2_DISABLE_AFI_P2C_REGISTERS"
       value="false" />
   <parameter name="mem_ss|emif_0|DIAG_DDRT_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED"
       value="false" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_SPEEDBIN_ENUM" value="QDR2_SPEEDBIN_633" />
   <parameter name="mem_ss|emif_1|CTRL_DDR4_AUTO_PRECHARGE_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_BRD_SKEW_WITHIN_QK_NS" value="0.02" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_INTERNAL_JITTER_NS" value="0.08" />
   <parameter name="mem_ss|emif_0|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TWR_NS" value="15.0" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_PDODT" value="LPDDR3_PDODT_DISABLED" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|MEM_RLD2_ODT_MODE_ENUM" value="RLD2_ODT_ON" />
   <parameter name="mem_ss|emif_0|DIAG_ECLIPSE_DEBUG" value="false" />
   <parameter name="mem_ss|emif_1|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ADDR_INTERLEAVING" value="COARSE" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_AUTO_PRECHARGE_EN" value="false" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_ECC_AUTO_CORRECTION_EN" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USE_OLD_SMBUS_MULTICOL" value="false" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TFAW_NS" value="21.0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_IC_EN" value="true" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DLL_CORE_UPDN_EN" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|msa_0|ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_0|PHY_QDR2_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_RANKS_PER_DIMM" value="1" />
   <parameter
       name="mem_ss|emif_0|PHY_LPDDR3_HPS_ENABLE_EARLY_RELEASE"
       value="false" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_STARVE_LIMIT" value="10" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_POISON_DETECTION_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_SKIP_VREF_CAL" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_137_RCD_CA_DRV" value="101" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TIS_AC_MV" value="90" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DISCRETE_CS_WIDTH" value="1" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TEMP_SENSOR_READOUT" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_VDIVW_TOTAL" value="136" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED"
       value="false" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_DB_RTT_PARK_ENUM"
       value="DDR4_DB_RTT_PARK_ODT_DISABLED" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TREFI_US" value="7.8" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDRT_ABSTRACT_PHY" value="false" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TWLH_CYC" value="0.13" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_RTT_NOM_ENUM" value="DDR4_RTT_NOM_RZQ_4" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDSH_CYC" value="0.18" />
   <parameter name="mem_ss|emif_1|BOARD_DDR4_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_USER_CK_SLEW_RATE" value="4.0" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_LPDDR3_SEL_DESIGN"
       value="AVAIL_EX_DESIGNS_GEN_DESIGN" />
   <parameter name="mem_ss|emif_1|PHY_RLD2_MEM_CLK_FREQ_MHZ" value="533.333" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="ENABLE_MEM_CSR_INTF" value="DISABLED" />
   <parameter name="mem_ss|emif_1|CTRL_LPDDR3_USER_PRIORITY_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_INTERNAL_VREFDQ_MONITOR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_READ_PREAMBLE_TRAINING" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|PHY_QDR2_IO_VOLTAGE" value="1.5" />
   <parameter name="mem_ss|emif_1|BOARD_QDR4_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_4X2" value="on,on,off,off" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TMRR_CK_CYC" value="4" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_R_ODT1_4X4" value="off,off,off,on" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR3_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_CAL_FULL_CAL_ON_RESET" value="true" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDRT_GNT_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="1" />
   <parameter
       name="mem_ss|emif_0|PHY_RLD2_CORE_CLKS_SHARING_EXPOSE_SLAVE_OUT"
       value="false" />
   <parameter
       name="mem_ss|emif_1|DIAG_QDR2_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_PKG_BRD_SKEW_WITHIN_D_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TDSH_CYC" value="0.2" />
   <parameter
       name="mem_ss|emif_0|DIAG_QDR4_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_BANK_ADDR_WIDTH" value="3" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_USE_DEFAULT_ODT" value="true" />
   <parameter name="mem_ss|emif_1|MEM_RLD3_TQH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_1|SYS_INFO_DEVICE_DIE_REVISIONS"
       value="HSSI_GDR_REVB,HSSI_RNR_REVB,MAIN_FM8_REVA" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_STARTING_VREFIN" value="70.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSQ_PS" value="66" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_ROW_ADDR_WIDTH" value="15" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_WR_TO_WR_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_RCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_MAX_CK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_1|BOARD_LPDDR3_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES" value="1" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_BL" value="4" />
   <parameter name="mem_ss|emif_0|DIAG_ENABLE_JTAG_UART" value="false" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_ALERT_N_AC_LANE" value="0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DRV_STR_ENUM" value="DDRT_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_AC_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_NUM_OF_AXIS_ID" value="1" />
   <parameter
       name="mem_ss|emif_0|DIAG_DDR4_USER_SIM_MEMORY_PRELOAD_SEC_EMIF_FILE"
       value="EMIF_SEC_PRELOAD.txt" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_R_ODT3_4X4" value="off,on,off,off" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6" value="0.0" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_3" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODTN_1X1" value="Rank,0" />
   <parameter
       name="mem_ss|emif_0|CTRL_LPDDR3_AVL_PROTOCOL_ENUM"
       value="CTRL_AVL_PROTOCOL_MM" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_2" value="0.0" />
   <parameter name="mem_ss|emif_1|DIAG_RLD3_CA_LEVEL_EN" value="true" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_4" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_W_ODT0_2X2" value="on,off" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_1" value="0.0" />
   <parameter name="mem_ss|emif_0|PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_0" value="0.0" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TRCD_NS" value="13.5" />
   <parameter name="mem_ss|emif_0|EMIF_8_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_R_ODT0_1X1" value="off" />
   <parameter name="mem_ss|emif_0|PLL_USER_NUM_OF_EXTRA_CLKS" value="0" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_CKE_PER_DIMM" value="1" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|PHY_RLD3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR3_USER_PLL_REF_CLK_IO_STD_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|msa_0|RESP_WR_DATA_WIDTH" value="512" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_DLL_EN" value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_STARVE_LIMIT" value="10" />
   <parameter
       name="mem_ss|emif_0|MEM_DDR4_MPR_READ_FORMAT"
       value="DDR4_MPR_READ_FORMAT_SERIAL" />
   <parameter
       name="mem_ss|emif_1|DIAG_DDR3_USER_USE_SIM_MEMORY_VALIDATION_TG"
       value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|PHY_DDR3_HPS_ENABLE_EARLY_RELEASE" value="false" />
   <parameter
       name="mem_ss|emif_0|EX_DESIGN_GUI_DDR3_PREV_PRESET"
       value="TARGET_DEV_KIT_NONE" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_ROW_ADDR_WIDTH" value="16" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_BRD_SKEW_WITHIN_AC_NS" value="0.02" />
   <parameter name="mem_ss|emif_1|EMIF_11_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|msa_0|AUTO_PRECHARGE" value="SS_CONTROLLED" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TQSH_CYC" value="0.38" />
   <parameter
       name="mem_ss|emif_0|BOARD_QDR4_PKG_BRD_SKEW_WITHIN_AC_NS"
       value="0.02" />
   <parameter name="mem_ss|emif_0|BOARD_RLD3_MAX_DK_DELAY_NS" value="0.6" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_DQ_PER_PORT_PER_DEVICE" value="36" />
   <parameter name="mem_ss|emif_0|PHY_DDR3_USER_PING_PONG_EN" value="false" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|EMIF_1_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TRAS_NS" value="33.0" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_TDH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_AC_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_0|DIAG_USE_RS232_UART" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_IN_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_ECC_STATUS_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_PING_PONG_EN" value="false" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_DATA_OUT_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_DDR4_USER_CK_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_QDR2_BWS_EN" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TDS_NS" value="0.17" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_DATA_OUT_DEEMPHASIS_ENUM"
       value="unset" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_AC_PARITY_ERR" value="false" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRCD_NS" value="18.0" />
   <parameter name="mem_ss|emif_0|MEM_QDR4_MEM_TYPE_ENUM" value="MEM_XP" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_TDQSQ_UI" value="0.18" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_REF_CLK_FREQ_MHZ" value="-1.0" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_1|EMIF_5_STORED_PARAM" value="" />
   <parameter name="mem_ss|emif_1|PHY_LPDDR3_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_LRDIMM_VREFDQ_VALUE" value="" />
   <parameter name="mem_ss|emif_0|EMIF_12_STORED_PARAM" value="" />
   <parameter
       name="mem_ss|emif_1|MEM_DDR3_DISCRETE_MIRROR_ADDRESSING_EN"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_DEFAULT_PREAMBLE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_RLD2_TDH_NS" value="0.17" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|CTRL_LPDDR3_AUTO_POWER_DOWN_CYCS" value="32" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter name="mem_ss|emif_0|DIAG_LPDDR3_EX_DESIGN_ISSP_EN" value="true" />
   <parameter
       name="mem_ss|emif_0|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_DQ_PER_DQS" value="8" />
   <parameter name="mem_ss|emif_1|MEM_LPDDR3_TRP_NS" value="18.0" />
   <parameter name="mem_ss|emif_0|DIAG_ADD_READY_PIPELINE" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_DRV_STR_ENUM" value="DDR4_DRV_STR_RZQ_7" />
   <parameter name="mem_ss|emif_1|BOARD_QDR2_USER_WDATA_SLEW_RATE" value="2.0" />
   <parameter name="mem_ss|emif_1|CTRL_DDR3_USER_REFRESH_EN" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TIH_DC_MV" value="100" />
   <parameter name="mem_ss|emif_1|BOARD_DDRT_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_cal_top|DIAG_EXTRA_CONFIGS" value="" />
   <parameter name="mem_ss|emif_1|MEM_DDR4_W_ODTN_2X2" value="Rank 0,Rank 1" />
   <parameter
       name="mem_ss|emif_1|BOARD_QDR4_IS_SKEW_WITHIN_QK_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|CTRL_DDRT_ECC_EN" value="false" />
   <parameter
       name="mem_ss|emif_1|PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USE_DEFAULT_ISI_VALUES" value="true" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_READ_PREAMBLE" value="2" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_SPD_152_DRAM_RTT_PARK" value="39" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TDIVW_DJ_CYC" value="0.1" />
   <parameter name="mem_ss|emif_0|BOARD_LPDDR3_SKEW_BETWEEN_DIMMS_NS" value="0.05" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TQH_CYC" value="0.38" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_REF_CLK_JITTER_PS" value="10.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|BOARD_RLD3_USER_RDATA_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_0|CTRL_DDR4_POST_REFRESH_UPPER_LIMIT" value="2" />
   <parameter name="mem_ss|emif_0|PHY_QDR4_USER_AC_SLEW_RATE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_DEFAULT_IO" value="true" />
   <parameter name="mem_ss|emif_1|MEM_DDR3_TDQSS_CYC" value="0.27" />
   <parameter name="mem_ss|emif_0|BOARD_DDRT_USER_WCLK_ISI_NS" value="0.0" />
   <parameter name="mem_ss|emif_1|PHY_RLD3_USER_DATA_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWLH_PS" value="125.0" />
   <parameter
       name="mem_ss|emif_1|PHY_QDR4_USER_AUTO_STARTING_VREFIN_EN"
       value="true" />
   <parameter name="mem_ss|emif_1|MEM_QDR2_WIDTH_EXPANDED" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_TWTR_L_CYC" value="10" />
   <parameter
       name="mem_ss|emif_0|DIAG_LPDDR3_SEPARATE_READ_WRITE_ITFS"
       value="false" />
   <parameter name="mem_ss|emif_0|MEM_LPDDR3_R_ODT0_2X2" value="off,off" />
   <parameter
       name="mem_ss|emif_0|CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS"
       value="0" />
   <parameter
       name="mem_ss|emif_1|CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS"
       value="0" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_I2C_USE_SMC" value="false" />
   <parameter name="mem_ss|emif_0|MEM_DDRT_FORMAT_ENUM" value="MEM_FORMAT_LRDIMM" />
   <parameter name="mem_ss|emif_0|EMIF_10_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|PHY_QDR4_USER_CK_MODE_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|EMIF_11_CONN_TO_CALIP" value="CALIP_0" />
   <parameter name="mem_ss|emif_0|MEM_DDR4_MIRROR_ADDRESSING_EN" value="true" />
   <parameter name="mem_ss|msa_0|NUM_COPIES" value="1" />
   <parameter name="mem_ss|emif_1|BOARD_DDR3_USER_RCLK_SLEW_RATE" value="5.0" />
   <parameter name="mem_ss|emif_0|PHY_LPDDR3_USER_AC_DEEMPHASIS_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ADDR0" value="0" />
   <parameter name="mem_ss|emif_1|MEM_QDR4_SKIP_ODT_SWEEPING" value="true" />
   <parameter name="mem_ss|emif_1|DIAG_DDR4_CAL_ADDR1" value="8" />
   <parameter name="mem_ss|emif_0|DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS" value="true" />
   <parameter
       name="mem_ss|emif_0|MEM_LPDDR3_DATA_LATENCY"
       value="LPDDR3_DL_RL12_WL6" />
   <parameter name="mem_ss|emif_1|DIAG_RLD2_ENABLE_DEFAULT_MODE" value="false" />
   <parameter name="mem_ss|emif_1|TRAIT_SUPPORTS_VID" value="1" />
   <parameter name="mem_ss|emif_0|PHY_RLD2_USER_CK_DEEMPHASIS_ENUM" value="unset" />
   <parameter
       name="mem_ss|emif_1|BOARD_RLD3_IS_SKEW_WITHIN_AC_DESKEWED"
       value="true" />
   <parameter name="mem_ss|emif_0|DIAG_QDR2_EXPORT_SEQ_AVALON_MASTER" value="false" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_USER_RZQ_IO_STD_ENUM" value="unset" />
   <parameter name="mem_ss|emif_1|CTRL_DDRT_UPI_ID_WIDTH" value="8" />
   <parameter name="mem_ss|emif_0|MEM_DDR3_TWLS_PS" value="125.0" />
   <parameter name="mem_ss|emif_0|PHY_DDR4_RATE_ENUM" value="RATE_QUARTER" />
   <parameter name="mem_ss|emif_1|PHY_DDRT_DEFAULT_IO" value="true" />
   <parameter
       name="mem_ss|emif_0|PHY_QDR2_USER_PERIODIC_OCT_RECAL_ENUM"
       value="PERIODIC_OCT_RECAL_AUTO" />
   <parameter name="mem_ss|emif_1|EMIF_7_REF_CLK_SHARING" value="EXPORTED" />
   <parameter name="mem_ss|emif_1|MEM_DDRT_TCCD_L_CYC" value="6" />
   <pin
       name="mem0_pll_ref_clk.clk"
       exported_signal_name="mem0_pll_ref_clk"
       location=""
       io_standard=""
       exported_interface_name="mem0_pll_ref_clk" />
   <pin
       name="mem0_oct.oct_rzqin"
       exported_signal_name="mem0_oct_rzqin"
       location=""
       io_standard=""
       exported_interface_name="mem0_oct" />
   <pin
       name="mem0_ddr4.mem_ck"
       exported_signal_name="mem0_ddr4_ck"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_ck_n"
       exported_signal_name="mem0_ddr4_ck_n"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[0]"
       exported_signal_name="mem0_ddr4_a[0]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[1]"
       exported_signal_name="mem0_ddr4_a[1]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[2]"
       exported_signal_name="mem0_ddr4_a[2]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[3]"
       exported_signal_name="mem0_ddr4_a[3]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[4]"
       exported_signal_name="mem0_ddr4_a[4]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[5]"
       exported_signal_name="mem0_ddr4_a[5]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[6]"
       exported_signal_name="mem0_ddr4_a[6]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[7]"
       exported_signal_name="mem0_ddr4_a[7]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[8]"
       exported_signal_name="mem0_ddr4_a[8]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[9]"
       exported_signal_name="mem0_ddr4_a[9]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[10]"
       exported_signal_name="mem0_ddr4_a[10]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[11]"
       exported_signal_name="mem0_ddr4_a[11]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[12]"
       exported_signal_name="mem0_ddr4_a[12]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[13]"
       exported_signal_name="mem0_ddr4_a[13]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[14]"
       exported_signal_name="mem0_ddr4_a[14]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[15]"
       exported_signal_name="mem0_ddr4_a[15]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_a[16]"
       exported_signal_name="mem0_ddr4_a[16]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_act_n"
       exported_signal_name="mem0_ddr4_act_n"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_ba[0]"
       exported_signal_name="mem0_ddr4_ba[0]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_ba[1]"
       exported_signal_name="mem0_ddr4_ba[1]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_bg[0]"
       exported_signal_name="mem0_ddr4_bg[0]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_bg[1]"
       exported_signal_name="mem0_ddr4_bg[1]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_cke"
       exported_signal_name="mem0_ddr4_cke"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_cs_n"
       exported_signal_name="mem0_ddr4_cs_n"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_odt"
       exported_signal_name="mem0_ddr4_odt"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_reset_n"
       exported_signal_name="mem0_ddr4_reset_n"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_par"
       exported_signal_name="mem0_ddr4_par"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_alert_n"
       exported_signal_name="mem0_ddr4_alert_n"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[0]"
       exported_signal_name="mem0_ddr4_dqs[0]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[1]"
       exported_signal_name="mem0_ddr4_dqs[1]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[2]"
       exported_signal_name="mem0_ddr4_dqs[2]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[3]"
       exported_signal_name="mem0_ddr4_dqs[3]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[4]"
       exported_signal_name="mem0_ddr4_dqs[4]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[5]"
       exported_signal_name="mem0_ddr4_dqs[5]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[6]"
       exported_signal_name="mem0_ddr4_dqs[6]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs[7]"
       exported_signal_name="mem0_ddr4_dqs[7]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[0]"
       exported_signal_name="mem0_ddr4_dqs_n[0]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[1]"
       exported_signal_name="mem0_ddr4_dqs_n[1]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[2]"
       exported_signal_name="mem0_ddr4_dqs_n[2]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[3]"
       exported_signal_name="mem0_ddr4_dqs_n[3]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[4]"
       exported_signal_name="mem0_ddr4_dqs_n[4]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[5]"
       exported_signal_name="mem0_ddr4_dqs_n[5]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[6]"
       exported_signal_name="mem0_ddr4_dqs_n[6]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dqs_n[7]"
       exported_signal_name="mem0_ddr4_dqs_n[7]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[0]"
       exported_signal_name="mem0_ddr4_dq[0]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[1]"
       exported_signal_name="mem0_ddr4_dq[1]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[2]"
       exported_signal_name="mem0_ddr4_dq[2]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[3]"
       exported_signal_name="mem0_ddr4_dq[3]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[4]"
       exported_signal_name="mem0_ddr4_dq[4]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[5]"
       exported_signal_name="mem0_ddr4_dq[5]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[6]"
       exported_signal_name="mem0_ddr4_dq[6]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[7]"
       exported_signal_name="mem0_ddr4_dq[7]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[8]"
       exported_signal_name="mem0_ddr4_dq[8]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[9]"
       exported_signal_name="mem0_ddr4_dq[9]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[10]"
       exported_signal_name="mem0_ddr4_dq[10]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[11]"
       exported_signal_name="mem0_ddr4_dq[11]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[12]"
       exported_signal_name="mem0_ddr4_dq[12]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[13]"
       exported_signal_name="mem0_ddr4_dq[13]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[14]"
       exported_signal_name="mem0_ddr4_dq[14]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[15]"
       exported_signal_name="mem0_ddr4_dq[15]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[16]"
       exported_signal_name="mem0_ddr4_dq[16]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[17]"
       exported_signal_name="mem0_ddr4_dq[17]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[18]"
       exported_signal_name="mem0_ddr4_dq[18]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[19]"
       exported_signal_name="mem0_ddr4_dq[19]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[20]"
       exported_signal_name="mem0_ddr4_dq[20]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[21]"
       exported_signal_name="mem0_ddr4_dq[21]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[22]"
       exported_signal_name="mem0_ddr4_dq[22]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[23]"
       exported_signal_name="mem0_ddr4_dq[23]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[24]"
       exported_signal_name="mem0_ddr4_dq[24]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[25]"
       exported_signal_name="mem0_ddr4_dq[25]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[26]"
       exported_signal_name="mem0_ddr4_dq[26]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[27]"
       exported_signal_name="mem0_ddr4_dq[27]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[28]"
       exported_signal_name="mem0_ddr4_dq[28]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[29]"
       exported_signal_name="mem0_ddr4_dq[29]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[30]"
       exported_signal_name="mem0_ddr4_dq[30]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[31]"
       exported_signal_name="mem0_ddr4_dq[31]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[32]"
       exported_signal_name="mem0_ddr4_dq[32]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[33]"
       exported_signal_name="mem0_ddr4_dq[33]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[34]"
       exported_signal_name="mem0_ddr4_dq[34]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[35]"
       exported_signal_name="mem0_ddr4_dq[35]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[36]"
       exported_signal_name="mem0_ddr4_dq[36]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[37]"
       exported_signal_name="mem0_ddr4_dq[37]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[38]"
       exported_signal_name="mem0_ddr4_dq[38]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[39]"
       exported_signal_name="mem0_ddr4_dq[39]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[40]"
       exported_signal_name="mem0_ddr4_dq[40]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[41]"
       exported_signal_name="mem0_ddr4_dq[41]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[42]"
       exported_signal_name="mem0_ddr4_dq[42]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[43]"
       exported_signal_name="mem0_ddr4_dq[43]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[44]"
       exported_signal_name="mem0_ddr4_dq[44]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[45]"
       exported_signal_name="mem0_ddr4_dq[45]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[46]"
       exported_signal_name="mem0_ddr4_dq[46]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[47]"
       exported_signal_name="mem0_ddr4_dq[47]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[48]"
       exported_signal_name="mem0_ddr4_dq[48]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[49]"
       exported_signal_name="mem0_ddr4_dq[49]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[50]"
       exported_signal_name="mem0_ddr4_dq[50]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[51]"
       exported_signal_name="mem0_ddr4_dq[51]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[52]"
       exported_signal_name="mem0_ddr4_dq[52]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[53]"
       exported_signal_name="mem0_ddr4_dq[53]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[54]"
       exported_signal_name="mem0_ddr4_dq[54]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[55]"
       exported_signal_name="mem0_ddr4_dq[55]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[56]"
       exported_signal_name="mem0_ddr4_dq[56]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[57]"
       exported_signal_name="mem0_ddr4_dq[57]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[58]"
       exported_signal_name="mem0_ddr4_dq[58]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[59]"
       exported_signal_name="mem0_ddr4_dq[59]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[60]"
       exported_signal_name="mem0_ddr4_dq[60]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[61]"
       exported_signal_name="mem0_ddr4_dq[61]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[62]"
       exported_signal_name="mem0_ddr4_dq[62]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dq[63]"
       exported_signal_name="mem0_ddr4_dq[63]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[0]"
       exported_signal_name="mem0_ddr4_dbi_n[0]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[1]"
       exported_signal_name="mem0_ddr4_dbi_n[1]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[2]"
       exported_signal_name="mem0_ddr4_dbi_n[2]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[3]"
       exported_signal_name="mem0_ddr4_dbi_n[3]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[4]"
       exported_signal_name="mem0_ddr4_dbi_n[4]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[5]"
       exported_signal_name="mem0_ddr4_dbi_n[5]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[6]"
       exported_signal_name="mem0_ddr4_dbi_n[6]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_ddr4.mem_dbi_n[7]"
       exported_signal_name="mem0_ddr4_dbi_n[7]"
       location=""
       io_standard=""
       exported_interface_name="mem0_ddr4" />
   <pin
       name="mem0_usr_clk.clk"
       exported_signal_name="mem0_ss_app_usr_clk"
       location=""
       io_standard=""
       exported_interface_name="mem0_usr_clk" />
   <pin
       name="mem0_usr_reset_n.reset_n"
       exported_signal_name="mem0_ss_app_usr_reset_n"
       location=""
       io_standard=""
       exported_interface_name="mem0_usr_reset_n" />
   <pin
       name="mem1_pll_ref_clk.clk"
       exported_signal_name="mem1_pll_ref_clk"
       location=""
       io_standard=""
       exported_interface_name="mem1_pll_ref_clk" />
   <pin
       name="mem1_oct.oct_rzqin"
       exported_signal_name="mem1_oct_rzqin"
       location=""
       io_standard=""
       exported_interface_name="mem1_oct" />
   <pin
       name="mem1_ddr4.mem_ck"
       exported_signal_name="mem1_ddr4_ck"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_ck_n"
       exported_signal_name="mem1_ddr4_ck_n"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[0]"
       exported_signal_name="mem1_ddr4_a[0]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[1]"
       exported_signal_name="mem1_ddr4_a[1]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[2]"
       exported_signal_name="mem1_ddr4_a[2]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[3]"
       exported_signal_name="mem1_ddr4_a[3]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[4]"
       exported_signal_name="mem1_ddr4_a[4]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[5]"
       exported_signal_name="mem1_ddr4_a[5]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[6]"
       exported_signal_name="mem1_ddr4_a[6]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[7]"
       exported_signal_name="mem1_ddr4_a[7]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[8]"
       exported_signal_name="mem1_ddr4_a[8]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[9]"
       exported_signal_name="mem1_ddr4_a[9]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[10]"
       exported_signal_name="mem1_ddr4_a[10]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[11]"
       exported_signal_name="mem1_ddr4_a[11]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[12]"
       exported_signal_name="mem1_ddr4_a[12]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[13]"
       exported_signal_name="mem1_ddr4_a[13]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[14]"
       exported_signal_name="mem1_ddr4_a[14]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[15]"
       exported_signal_name="mem1_ddr4_a[15]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_a[16]"
       exported_signal_name="mem1_ddr4_a[16]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_act_n"
       exported_signal_name="mem1_ddr4_act_n"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_ba[0]"
       exported_signal_name="mem1_ddr4_ba[0]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_ba[1]"
       exported_signal_name="mem1_ddr4_ba[1]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_bg[0]"
       exported_signal_name="mem1_ddr4_bg[0]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_bg[1]"
       exported_signal_name="mem1_ddr4_bg[1]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_cke"
       exported_signal_name="mem1_ddr4_cke"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_cs_n"
       exported_signal_name="mem1_ddr4_cs_n"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_odt"
       exported_signal_name="mem1_ddr4_odt"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_reset_n"
       exported_signal_name="mem1_ddr4_reset_n"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_par"
       exported_signal_name="mem1_ddr4_par"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_alert_n"
       exported_signal_name="mem1_ddr4_alert_n"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[0]"
       exported_signal_name="mem1_ddr4_dqs[0]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[1]"
       exported_signal_name="mem1_ddr4_dqs[1]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[2]"
       exported_signal_name="mem1_ddr4_dqs[2]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[3]"
       exported_signal_name="mem1_ddr4_dqs[3]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[4]"
       exported_signal_name="mem1_ddr4_dqs[4]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[5]"
       exported_signal_name="mem1_ddr4_dqs[5]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[6]"
       exported_signal_name="mem1_ddr4_dqs[6]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs[7]"
       exported_signal_name="mem1_ddr4_dqs[7]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[0]"
       exported_signal_name="mem1_ddr4_dqs_n[0]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[1]"
       exported_signal_name="mem1_ddr4_dqs_n[1]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[2]"
       exported_signal_name="mem1_ddr4_dqs_n[2]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[3]"
       exported_signal_name="mem1_ddr4_dqs_n[3]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[4]"
       exported_signal_name="mem1_ddr4_dqs_n[4]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[5]"
       exported_signal_name="mem1_ddr4_dqs_n[5]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[6]"
       exported_signal_name="mem1_ddr4_dqs_n[6]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dqs_n[7]"
       exported_signal_name="mem1_ddr4_dqs_n[7]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[0]"
       exported_signal_name="mem1_ddr4_dq[0]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[1]"
       exported_signal_name="mem1_ddr4_dq[1]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[2]"
       exported_signal_name="mem1_ddr4_dq[2]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[3]"
       exported_signal_name="mem1_ddr4_dq[3]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[4]"
       exported_signal_name="mem1_ddr4_dq[4]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[5]"
       exported_signal_name="mem1_ddr4_dq[5]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[6]"
       exported_signal_name="mem1_ddr4_dq[6]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[7]"
       exported_signal_name="mem1_ddr4_dq[7]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[8]"
       exported_signal_name="mem1_ddr4_dq[8]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[9]"
       exported_signal_name="mem1_ddr4_dq[9]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[10]"
       exported_signal_name="mem1_ddr4_dq[10]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[11]"
       exported_signal_name="mem1_ddr4_dq[11]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[12]"
       exported_signal_name="mem1_ddr4_dq[12]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[13]"
       exported_signal_name="mem1_ddr4_dq[13]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[14]"
       exported_signal_name="mem1_ddr4_dq[14]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[15]"
       exported_signal_name="mem1_ddr4_dq[15]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[16]"
       exported_signal_name="mem1_ddr4_dq[16]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[17]"
       exported_signal_name="mem1_ddr4_dq[17]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[18]"
       exported_signal_name="mem1_ddr4_dq[18]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[19]"
       exported_signal_name="mem1_ddr4_dq[19]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[20]"
       exported_signal_name="mem1_ddr4_dq[20]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[21]"
       exported_signal_name="mem1_ddr4_dq[21]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[22]"
       exported_signal_name="mem1_ddr4_dq[22]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[23]"
       exported_signal_name="mem1_ddr4_dq[23]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[24]"
       exported_signal_name="mem1_ddr4_dq[24]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[25]"
       exported_signal_name="mem1_ddr4_dq[25]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[26]"
       exported_signal_name="mem1_ddr4_dq[26]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[27]"
       exported_signal_name="mem1_ddr4_dq[27]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[28]"
       exported_signal_name="mem1_ddr4_dq[28]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[29]"
       exported_signal_name="mem1_ddr4_dq[29]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[30]"
       exported_signal_name="mem1_ddr4_dq[30]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[31]"
       exported_signal_name="mem1_ddr4_dq[31]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[32]"
       exported_signal_name="mem1_ddr4_dq[32]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[33]"
       exported_signal_name="mem1_ddr4_dq[33]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[34]"
       exported_signal_name="mem1_ddr4_dq[34]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[35]"
       exported_signal_name="mem1_ddr4_dq[35]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[36]"
       exported_signal_name="mem1_ddr4_dq[36]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[37]"
       exported_signal_name="mem1_ddr4_dq[37]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[38]"
       exported_signal_name="mem1_ddr4_dq[38]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[39]"
       exported_signal_name="mem1_ddr4_dq[39]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[40]"
       exported_signal_name="mem1_ddr4_dq[40]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[41]"
       exported_signal_name="mem1_ddr4_dq[41]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[42]"
       exported_signal_name="mem1_ddr4_dq[42]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[43]"
       exported_signal_name="mem1_ddr4_dq[43]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[44]"
       exported_signal_name="mem1_ddr4_dq[44]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[45]"
       exported_signal_name="mem1_ddr4_dq[45]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[46]"
       exported_signal_name="mem1_ddr4_dq[46]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[47]"
       exported_signal_name="mem1_ddr4_dq[47]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[48]"
       exported_signal_name="mem1_ddr4_dq[48]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[49]"
       exported_signal_name="mem1_ddr4_dq[49]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[50]"
       exported_signal_name="mem1_ddr4_dq[50]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[51]"
       exported_signal_name="mem1_ddr4_dq[51]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[52]"
       exported_signal_name="mem1_ddr4_dq[52]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[53]"
       exported_signal_name="mem1_ddr4_dq[53]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[54]"
       exported_signal_name="mem1_ddr4_dq[54]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[55]"
       exported_signal_name="mem1_ddr4_dq[55]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[56]"
       exported_signal_name="mem1_ddr4_dq[56]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[57]"
       exported_signal_name="mem1_ddr4_dq[57]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[58]"
       exported_signal_name="mem1_ddr4_dq[58]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[59]"
       exported_signal_name="mem1_ddr4_dq[59]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[60]"
       exported_signal_name="mem1_ddr4_dq[60]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[61]"
       exported_signal_name="mem1_ddr4_dq[61]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[62]"
       exported_signal_name="mem1_ddr4_dq[62]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dq[63]"
       exported_signal_name="mem1_ddr4_dq[63]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[0]"
       exported_signal_name="mem1_ddr4_dbi_n[0]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[1]"
       exported_signal_name="mem1_ddr4_dbi_n[1]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[2]"
       exported_signal_name="mem1_ddr4_dbi_n[2]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[3]"
       exported_signal_name="mem1_ddr4_dbi_n[3]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[4]"
       exported_signal_name="mem1_ddr4_dbi_n[4]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[5]"
       exported_signal_name="mem1_ddr4_dbi_n[5]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[6]"
       exported_signal_name="mem1_ddr4_dbi_n[6]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_ddr4.mem_dbi_n[7]"
       exported_signal_name="mem1_ddr4_dbi_n[7]"
       location=""
       io_standard=""
       exported_interface_name="mem1_ddr4" />
   <pin
       name="mem1_usr_clk.clk"
       exported_signal_name="mem1_ss_app_usr_clk"
       location=""
       io_standard=""
       exported_interface_name="mem1_usr_clk" />
   <pin
       name="mem1_usr_reset_n.reset_n"
       exported_signal_name="mem1_ss_app_usr_reset_n"
       location=""
       io_standard=""
       exported_interface_name="mem1_usr_reset_n" />
   <pin
       name="subsystem_reset.app_ss_rst_req"
       exported_signal_name="app_ss_rst_req"
       location=""
       io_standard=""
       exported_interface_name="subsystem_reset" />
   <pin
       name="subsystem_reset.ss_app_rst_rdy"
       exported_signal_name="ss_app_rst_rdy"
       location=""
       io_standard=""
       exported_interface_name="subsystem_reset" />
   <pin
       name="subsystem_reset.app_ss_cold_rst_n"
       exported_signal_name="app_ss_cold_rst_n"
       location=""
       io_standard=""
       exported_interface_name="subsystem_reset" />
   <pin
       name="subsystem_reset.ss_app_cold_rst_ack_n"
       exported_signal_name="ss_app_cold_rst_ack_n"
       location=""
       io_standard=""
       exported_interface_name="subsystem_reset" />
   <pin
       name="i0_axi_mm.awready"
       exported_signal_name="i0_ss_app_mm_awready"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awvalid"
       exported_signal_name="i0_app_ss_mm_awvalid"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[0]"
       exported_signal_name="i0_app_ss_mm_awid[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[1]"
       exported_signal_name="i0_app_ss_mm_awid[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[2]"
       exported_signal_name="i0_app_ss_mm_awid[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[3]"
       exported_signal_name="i0_app_ss_mm_awid[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[4]"
       exported_signal_name="i0_app_ss_mm_awid[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[5]"
       exported_signal_name="i0_app_ss_mm_awid[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[6]"
       exported_signal_name="i0_app_ss_mm_awid[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[7]"
       exported_signal_name="i0_app_ss_mm_awid[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awid[8]"
       exported_signal_name="i0_app_ss_mm_awid[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[0]"
       exported_signal_name="i0_app_ss_mm_awaddr[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[1]"
       exported_signal_name="i0_app_ss_mm_awaddr[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[2]"
       exported_signal_name="i0_app_ss_mm_awaddr[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[3]"
       exported_signal_name="i0_app_ss_mm_awaddr[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[4]"
       exported_signal_name="i0_app_ss_mm_awaddr[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[5]"
       exported_signal_name="i0_app_ss_mm_awaddr[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[6]"
       exported_signal_name="i0_app_ss_mm_awaddr[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[7]"
       exported_signal_name="i0_app_ss_mm_awaddr[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[8]"
       exported_signal_name="i0_app_ss_mm_awaddr[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[9]"
       exported_signal_name="i0_app_ss_mm_awaddr[9]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[10]"
       exported_signal_name="i0_app_ss_mm_awaddr[10]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[11]"
       exported_signal_name="i0_app_ss_mm_awaddr[11]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[12]"
       exported_signal_name="i0_app_ss_mm_awaddr[12]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[13]"
       exported_signal_name="i0_app_ss_mm_awaddr[13]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[14]"
       exported_signal_name="i0_app_ss_mm_awaddr[14]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[15]"
       exported_signal_name="i0_app_ss_mm_awaddr[15]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[16]"
       exported_signal_name="i0_app_ss_mm_awaddr[16]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[17]"
       exported_signal_name="i0_app_ss_mm_awaddr[17]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[18]"
       exported_signal_name="i0_app_ss_mm_awaddr[18]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[19]"
       exported_signal_name="i0_app_ss_mm_awaddr[19]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[20]"
       exported_signal_name="i0_app_ss_mm_awaddr[20]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[21]"
       exported_signal_name="i0_app_ss_mm_awaddr[21]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[22]"
       exported_signal_name="i0_app_ss_mm_awaddr[22]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[23]"
       exported_signal_name="i0_app_ss_mm_awaddr[23]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[24]"
       exported_signal_name="i0_app_ss_mm_awaddr[24]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[25]"
       exported_signal_name="i0_app_ss_mm_awaddr[25]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[26]"
       exported_signal_name="i0_app_ss_mm_awaddr[26]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[27]"
       exported_signal_name="i0_app_ss_mm_awaddr[27]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[28]"
       exported_signal_name="i0_app_ss_mm_awaddr[28]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[29]"
       exported_signal_name="i0_app_ss_mm_awaddr[29]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[30]"
       exported_signal_name="i0_app_ss_mm_awaddr[30]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[31]"
       exported_signal_name="i0_app_ss_mm_awaddr[31]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awaddr[32]"
       exported_signal_name="i0_app_ss_mm_awaddr[32]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[0]"
       exported_signal_name="i0_app_ss_mm_awlen[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[1]"
       exported_signal_name="i0_app_ss_mm_awlen[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[2]"
       exported_signal_name="i0_app_ss_mm_awlen[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[3]"
       exported_signal_name="i0_app_ss_mm_awlen[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[4]"
       exported_signal_name="i0_app_ss_mm_awlen[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[5]"
       exported_signal_name="i0_app_ss_mm_awlen[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[6]"
       exported_signal_name="i0_app_ss_mm_awlen[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlen[7]"
       exported_signal_name="i0_app_ss_mm_awlen[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awsize[0]"
       exported_signal_name="i0_app_ss_mm_awsize[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awsize[1]"
       exported_signal_name="i0_app_ss_mm_awsize[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awsize[2]"
       exported_signal_name="i0_app_ss_mm_awsize[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awburst[0]"
       exported_signal_name="i0_app_ss_mm_awburst[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awburst[1]"
       exported_signal_name="i0_app_ss_mm_awburst[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awlock"
       exported_signal_name="i0_app_ss_mm_awlock"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awcache[0]"
       exported_signal_name="i0_app_ss_mm_awcache[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awcache[1]"
       exported_signal_name="i0_app_ss_mm_awcache[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awcache[2]"
       exported_signal_name="i0_app_ss_mm_awcache[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awcache[3]"
       exported_signal_name="i0_app_ss_mm_awcache[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awprot[0]"
       exported_signal_name="i0_app_ss_mm_awprot[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awprot[1]"
       exported_signal_name="i0_app_ss_mm_awprot[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awprot[2]"
       exported_signal_name="i0_app_ss_mm_awprot[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awqos[0]"
       exported_signal_name="i0_app_ss_mm_awqos[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awqos[1]"
       exported_signal_name="i0_app_ss_mm_awqos[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awqos[2]"
       exported_signal_name="i0_app_ss_mm_awqos[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awqos[3]"
       exported_signal_name="i0_app_ss_mm_awqos[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[0]"
       exported_signal_name="i0_app_ss_mm_awuser[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[1]"
       exported_signal_name="i0_app_ss_mm_awuser[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[2]"
       exported_signal_name="i0_app_ss_mm_awuser[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[3]"
       exported_signal_name="i0_app_ss_mm_awuser[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[4]"
       exported_signal_name="i0_app_ss_mm_awuser[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[5]"
       exported_signal_name="i0_app_ss_mm_awuser[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[6]"
       exported_signal_name="i0_app_ss_mm_awuser[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[7]"
       exported_signal_name="i0_app_ss_mm_awuser[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[8]"
       exported_signal_name="i0_app_ss_mm_awuser[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[9]"
       exported_signal_name="i0_app_ss_mm_awuser[9]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[10]"
       exported_signal_name="i0_app_ss_mm_awuser[10]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[11]"
       exported_signal_name="i0_app_ss_mm_awuser[11]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[12]"
       exported_signal_name="i0_app_ss_mm_awuser[12]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.awuser[13]"
       exported_signal_name="i0_app_ss_mm_awuser[13]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arready"
       exported_signal_name="i0_ss_app_mm_arready"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arvalid"
       exported_signal_name="i0_app_ss_mm_arvalid"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[0]"
       exported_signal_name="i0_app_ss_mm_arid[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[1]"
       exported_signal_name="i0_app_ss_mm_arid[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[2]"
       exported_signal_name="i0_app_ss_mm_arid[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[3]"
       exported_signal_name="i0_app_ss_mm_arid[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[4]"
       exported_signal_name="i0_app_ss_mm_arid[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[5]"
       exported_signal_name="i0_app_ss_mm_arid[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[6]"
       exported_signal_name="i0_app_ss_mm_arid[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[7]"
       exported_signal_name="i0_app_ss_mm_arid[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arid[8]"
       exported_signal_name="i0_app_ss_mm_arid[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[0]"
       exported_signal_name="i0_app_ss_mm_araddr[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[1]"
       exported_signal_name="i0_app_ss_mm_araddr[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[2]"
       exported_signal_name="i0_app_ss_mm_araddr[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[3]"
       exported_signal_name="i0_app_ss_mm_araddr[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[4]"
       exported_signal_name="i0_app_ss_mm_araddr[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[5]"
       exported_signal_name="i0_app_ss_mm_araddr[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[6]"
       exported_signal_name="i0_app_ss_mm_araddr[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[7]"
       exported_signal_name="i0_app_ss_mm_araddr[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[8]"
       exported_signal_name="i0_app_ss_mm_araddr[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[9]"
       exported_signal_name="i0_app_ss_mm_araddr[9]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[10]"
       exported_signal_name="i0_app_ss_mm_araddr[10]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[11]"
       exported_signal_name="i0_app_ss_mm_araddr[11]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[12]"
       exported_signal_name="i0_app_ss_mm_araddr[12]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[13]"
       exported_signal_name="i0_app_ss_mm_araddr[13]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[14]"
       exported_signal_name="i0_app_ss_mm_araddr[14]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[15]"
       exported_signal_name="i0_app_ss_mm_araddr[15]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[16]"
       exported_signal_name="i0_app_ss_mm_araddr[16]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[17]"
       exported_signal_name="i0_app_ss_mm_araddr[17]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[18]"
       exported_signal_name="i0_app_ss_mm_araddr[18]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[19]"
       exported_signal_name="i0_app_ss_mm_araddr[19]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[20]"
       exported_signal_name="i0_app_ss_mm_araddr[20]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[21]"
       exported_signal_name="i0_app_ss_mm_araddr[21]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[22]"
       exported_signal_name="i0_app_ss_mm_araddr[22]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[23]"
       exported_signal_name="i0_app_ss_mm_araddr[23]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[24]"
       exported_signal_name="i0_app_ss_mm_araddr[24]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[25]"
       exported_signal_name="i0_app_ss_mm_araddr[25]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[26]"
       exported_signal_name="i0_app_ss_mm_araddr[26]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[27]"
       exported_signal_name="i0_app_ss_mm_araddr[27]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[28]"
       exported_signal_name="i0_app_ss_mm_araddr[28]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[29]"
       exported_signal_name="i0_app_ss_mm_araddr[29]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[30]"
       exported_signal_name="i0_app_ss_mm_araddr[30]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[31]"
       exported_signal_name="i0_app_ss_mm_araddr[31]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.araddr[32]"
       exported_signal_name="i0_app_ss_mm_araddr[32]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[0]"
       exported_signal_name="i0_app_ss_mm_arlen[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[1]"
       exported_signal_name="i0_app_ss_mm_arlen[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[2]"
       exported_signal_name="i0_app_ss_mm_arlen[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[3]"
       exported_signal_name="i0_app_ss_mm_arlen[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[4]"
       exported_signal_name="i0_app_ss_mm_arlen[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[5]"
       exported_signal_name="i0_app_ss_mm_arlen[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[6]"
       exported_signal_name="i0_app_ss_mm_arlen[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlen[7]"
       exported_signal_name="i0_app_ss_mm_arlen[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arsize[0]"
       exported_signal_name="i0_app_ss_mm_arsize[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arsize[1]"
       exported_signal_name="i0_app_ss_mm_arsize[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arsize[2]"
       exported_signal_name="i0_app_ss_mm_arsize[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arburst[0]"
       exported_signal_name="i0_app_ss_mm_arburst[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arburst[1]"
       exported_signal_name="i0_app_ss_mm_arburst[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arlock"
       exported_signal_name="i0_app_ss_mm_arlock"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arcache[0]"
       exported_signal_name="i0_app_ss_mm_arcache[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arcache[1]"
       exported_signal_name="i0_app_ss_mm_arcache[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arcache[2]"
       exported_signal_name="i0_app_ss_mm_arcache[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arcache[3]"
       exported_signal_name="i0_app_ss_mm_arcache[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arprot[0]"
       exported_signal_name="i0_app_ss_mm_arprot[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arprot[1]"
       exported_signal_name="i0_app_ss_mm_arprot[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arprot[2]"
       exported_signal_name="i0_app_ss_mm_arprot[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arqos[0]"
       exported_signal_name="i0_app_ss_mm_arqos[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arqos[1]"
       exported_signal_name="i0_app_ss_mm_arqos[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arqos[2]"
       exported_signal_name="i0_app_ss_mm_arqos[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.arqos[3]"
       exported_signal_name="i0_app_ss_mm_arqos[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[0]"
       exported_signal_name="i0_app_ss_mm_aruser[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[1]"
       exported_signal_name="i0_app_ss_mm_aruser[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[2]"
       exported_signal_name="i0_app_ss_mm_aruser[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[3]"
       exported_signal_name="i0_app_ss_mm_aruser[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[4]"
       exported_signal_name="i0_app_ss_mm_aruser[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[5]"
       exported_signal_name="i0_app_ss_mm_aruser[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[6]"
       exported_signal_name="i0_app_ss_mm_aruser[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[7]"
       exported_signal_name="i0_app_ss_mm_aruser[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[8]"
       exported_signal_name="i0_app_ss_mm_aruser[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[9]"
       exported_signal_name="i0_app_ss_mm_aruser[9]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[10]"
       exported_signal_name="i0_app_ss_mm_aruser[10]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[11]"
       exported_signal_name="i0_app_ss_mm_aruser[11]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[12]"
       exported_signal_name="i0_app_ss_mm_aruser[12]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.aruser[13]"
       exported_signal_name="i0_app_ss_mm_aruser[13]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wready"
       exported_signal_name="i0_ss_app_mm_wready"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wvalid"
       exported_signal_name="i0_app_ss_mm_wvalid"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[0]"
       exported_signal_name="i0_app_ss_mm_wdata[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[1]"
       exported_signal_name="i0_app_ss_mm_wdata[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[2]"
       exported_signal_name="i0_app_ss_mm_wdata[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[3]"
       exported_signal_name="i0_app_ss_mm_wdata[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[4]"
       exported_signal_name="i0_app_ss_mm_wdata[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[5]"
       exported_signal_name="i0_app_ss_mm_wdata[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[6]"
       exported_signal_name="i0_app_ss_mm_wdata[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[7]"
       exported_signal_name="i0_app_ss_mm_wdata[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[8]"
       exported_signal_name="i0_app_ss_mm_wdata[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[9]"
       exported_signal_name="i0_app_ss_mm_wdata[9]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[10]"
       exported_signal_name="i0_app_ss_mm_wdata[10]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[11]"
       exported_signal_name="i0_app_ss_mm_wdata[11]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[12]"
       exported_signal_name="i0_app_ss_mm_wdata[12]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[13]"
       exported_signal_name="i0_app_ss_mm_wdata[13]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[14]"
       exported_signal_name="i0_app_ss_mm_wdata[14]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[15]"
       exported_signal_name="i0_app_ss_mm_wdata[15]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[16]"
       exported_signal_name="i0_app_ss_mm_wdata[16]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[17]"
       exported_signal_name="i0_app_ss_mm_wdata[17]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[18]"
       exported_signal_name="i0_app_ss_mm_wdata[18]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[19]"
       exported_signal_name="i0_app_ss_mm_wdata[19]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[20]"
       exported_signal_name="i0_app_ss_mm_wdata[20]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[21]"
       exported_signal_name="i0_app_ss_mm_wdata[21]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[22]"
       exported_signal_name="i0_app_ss_mm_wdata[22]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[23]"
       exported_signal_name="i0_app_ss_mm_wdata[23]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[24]"
       exported_signal_name="i0_app_ss_mm_wdata[24]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[25]"
       exported_signal_name="i0_app_ss_mm_wdata[25]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[26]"
       exported_signal_name="i0_app_ss_mm_wdata[26]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[27]"
       exported_signal_name="i0_app_ss_mm_wdata[27]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[28]"
       exported_signal_name="i0_app_ss_mm_wdata[28]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[29]"
       exported_signal_name="i0_app_ss_mm_wdata[29]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[30]"
       exported_signal_name="i0_app_ss_mm_wdata[30]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[31]"
       exported_signal_name="i0_app_ss_mm_wdata[31]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[32]"
       exported_signal_name="i0_app_ss_mm_wdata[32]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[33]"
       exported_signal_name="i0_app_ss_mm_wdata[33]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[34]"
       exported_signal_name="i0_app_ss_mm_wdata[34]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[35]"
       exported_signal_name="i0_app_ss_mm_wdata[35]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[36]"
       exported_signal_name="i0_app_ss_mm_wdata[36]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[37]"
       exported_signal_name="i0_app_ss_mm_wdata[37]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[38]"
       exported_signal_name="i0_app_ss_mm_wdata[38]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[39]"
       exported_signal_name="i0_app_ss_mm_wdata[39]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[40]"
       exported_signal_name="i0_app_ss_mm_wdata[40]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[41]"
       exported_signal_name="i0_app_ss_mm_wdata[41]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[42]"
       exported_signal_name="i0_app_ss_mm_wdata[42]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[43]"
       exported_signal_name="i0_app_ss_mm_wdata[43]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[44]"
       exported_signal_name="i0_app_ss_mm_wdata[44]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[45]"
       exported_signal_name="i0_app_ss_mm_wdata[45]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[46]"
       exported_signal_name="i0_app_ss_mm_wdata[46]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[47]"
       exported_signal_name="i0_app_ss_mm_wdata[47]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[48]"
       exported_signal_name="i0_app_ss_mm_wdata[48]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[49]"
       exported_signal_name="i0_app_ss_mm_wdata[49]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[50]"
       exported_signal_name="i0_app_ss_mm_wdata[50]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[51]"
       exported_signal_name="i0_app_ss_mm_wdata[51]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[52]"
       exported_signal_name="i0_app_ss_mm_wdata[52]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[53]"
       exported_signal_name="i0_app_ss_mm_wdata[53]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[54]"
       exported_signal_name="i0_app_ss_mm_wdata[54]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[55]"
       exported_signal_name="i0_app_ss_mm_wdata[55]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[56]"
       exported_signal_name="i0_app_ss_mm_wdata[56]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[57]"
       exported_signal_name="i0_app_ss_mm_wdata[57]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[58]"
       exported_signal_name="i0_app_ss_mm_wdata[58]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[59]"
       exported_signal_name="i0_app_ss_mm_wdata[59]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[60]"
       exported_signal_name="i0_app_ss_mm_wdata[60]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[61]"
       exported_signal_name="i0_app_ss_mm_wdata[61]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[62]"
       exported_signal_name="i0_app_ss_mm_wdata[62]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[63]"
       exported_signal_name="i0_app_ss_mm_wdata[63]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[64]"
       exported_signal_name="i0_app_ss_mm_wdata[64]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[65]"
       exported_signal_name="i0_app_ss_mm_wdata[65]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[66]"
       exported_signal_name="i0_app_ss_mm_wdata[66]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[67]"
       exported_signal_name="i0_app_ss_mm_wdata[67]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[68]"
       exported_signal_name="i0_app_ss_mm_wdata[68]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[69]"
       exported_signal_name="i0_app_ss_mm_wdata[69]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[70]"
       exported_signal_name="i0_app_ss_mm_wdata[70]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[71]"
       exported_signal_name="i0_app_ss_mm_wdata[71]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[72]"
       exported_signal_name="i0_app_ss_mm_wdata[72]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[73]"
       exported_signal_name="i0_app_ss_mm_wdata[73]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[74]"
       exported_signal_name="i0_app_ss_mm_wdata[74]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[75]"
       exported_signal_name="i0_app_ss_mm_wdata[75]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[76]"
       exported_signal_name="i0_app_ss_mm_wdata[76]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[77]"
       exported_signal_name="i0_app_ss_mm_wdata[77]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[78]"
       exported_signal_name="i0_app_ss_mm_wdata[78]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[79]"
       exported_signal_name="i0_app_ss_mm_wdata[79]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[80]"
       exported_signal_name="i0_app_ss_mm_wdata[80]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[81]"
       exported_signal_name="i0_app_ss_mm_wdata[81]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[82]"
       exported_signal_name="i0_app_ss_mm_wdata[82]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[83]"
       exported_signal_name="i0_app_ss_mm_wdata[83]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[84]"
       exported_signal_name="i0_app_ss_mm_wdata[84]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[85]"
       exported_signal_name="i0_app_ss_mm_wdata[85]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[86]"
       exported_signal_name="i0_app_ss_mm_wdata[86]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[87]"
       exported_signal_name="i0_app_ss_mm_wdata[87]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[88]"
       exported_signal_name="i0_app_ss_mm_wdata[88]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[89]"
       exported_signal_name="i0_app_ss_mm_wdata[89]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[90]"
       exported_signal_name="i0_app_ss_mm_wdata[90]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[91]"
       exported_signal_name="i0_app_ss_mm_wdata[91]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[92]"
       exported_signal_name="i0_app_ss_mm_wdata[92]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[93]"
       exported_signal_name="i0_app_ss_mm_wdata[93]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[94]"
       exported_signal_name="i0_app_ss_mm_wdata[94]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[95]"
       exported_signal_name="i0_app_ss_mm_wdata[95]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[96]"
       exported_signal_name="i0_app_ss_mm_wdata[96]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[97]"
       exported_signal_name="i0_app_ss_mm_wdata[97]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[98]"
       exported_signal_name="i0_app_ss_mm_wdata[98]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[99]"
       exported_signal_name="i0_app_ss_mm_wdata[99]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[100]"
       exported_signal_name="i0_app_ss_mm_wdata[100]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[101]"
       exported_signal_name="i0_app_ss_mm_wdata[101]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[102]"
       exported_signal_name="i0_app_ss_mm_wdata[102]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[103]"
       exported_signal_name="i0_app_ss_mm_wdata[103]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[104]"
       exported_signal_name="i0_app_ss_mm_wdata[104]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[105]"
       exported_signal_name="i0_app_ss_mm_wdata[105]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[106]"
       exported_signal_name="i0_app_ss_mm_wdata[106]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[107]"
       exported_signal_name="i0_app_ss_mm_wdata[107]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[108]"
       exported_signal_name="i0_app_ss_mm_wdata[108]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[109]"
       exported_signal_name="i0_app_ss_mm_wdata[109]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[110]"
       exported_signal_name="i0_app_ss_mm_wdata[110]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[111]"
       exported_signal_name="i0_app_ss_mm_wdata[111]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[112]"
       exported_signal_name="i0_app_ss_mm_wdata[112]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[113]"
       exported_signal_name="i0_app_ss_mm_wdata[113]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[114]"
       exported_signal_name="i0_app_ss_mm_wdata[114]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[115]"
       exported_signal_name="i0_app_ss_mm_wdata[115]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[116]"
       exported_signal_name="i0_app_ss_mm_wdata[116]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[117]"
       exported_signal_name="i0_app_ss_mm_wdata[117]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[118]"
       exported_signal_name="i0_app_ss_mm_wdata[118]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[119]"
       exported_signal_name="i0_app_ss_mm_wdata[119]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[120]"
       exported_signal_name="i0_app_ss_mm_wdata[120]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[121]"
       exported_signal_name="i0_app_ss_mm_wdata[121]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[122]"
       exported_signal_name="i0_app_ss_mm_wdata[122]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[123]"
       exported_signal_name="i0_app_ss_mm_wdata[123]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[124]"
       exported_signal_name="i0_app_ss_mm_wdata[124]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[125]"
       exported_signal_name="i0_app_ss_mm_wdata[125]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[126]"
       exported_signal_name="i0_app_ss_mm_wdata[126]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[127]"
       exported_signal_name="i0_app_ss_mm_wdata[127]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[128]"
       exported_signal_name="i0_app_ss_mm_wdata[128]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[129]"
       exported_signal_name="i0_app_ss_mm_wdata[129]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[130]"
       exported_signal_name="i0_app_ss_mm_wdata[130]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[131]"
       exported_signal_name="i0_app_ss_mm_wdata[131]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[132]"
       exported_signal_name="i0_app_ss_mm_wdata[132]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[133]"
       exported_signal_name="i0_app_ss_mm_wdata[133]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[134]"
       exported_signal_name="i0_app_ss_mm_wdata[134]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[135]"
       exported_signal_name="i0_app_ss_mm_wdata[135]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[136]"
       exported_signal_name="i0_app_ss_mm_wdata[136]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[137]"
       exported_signal_name="i0_app_ss_mm_wdata[137]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[138]"
       exported_signal_name="i0_app_ss_mm_wdata[138]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[139]"
       exported_signal_name="i0_app_ss_mm_wdata[139]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[140]"
       exported_signal_name="i0_app_ss_mm_wdata[140]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[141]"
       exported_signal_name="i0_app_ss_mm_wdata[141]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[142]"
       exported_signal_name="i0_app_ss_mm_wdata[142]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[143]"
       exported_signal_name="i0_app_ss_mm_wdata[143]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[144]"
       exported_signal_name="i0_app_ss_mm_wdata[144]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[145]"
       exported_signal_name="i0_app_ss_mm_wdata[145]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[146]"
       exported_signal_name="i0_app_ss_mm_wdata[146]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[147]"
       exported_signal_name="i0_app_ss_mm_wdata[147]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[148]"
       exported_signal_name="i0_app_ss_mm_wdata[148]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[149]"
       exported_signal_name="i0_app_ss_mm_wdata[149]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[150]"
       exported_signal_name="i0_app_ss_mm_wdata[150]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[151]"
       exported_signal_name="i0_app_ss_mm_wdata[151]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[152]"
       exported_signal_name="i0_app_ss_mm_wdata[152]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[153]"
       exported_signal_name="i0_app_ss_mm_wdata[153]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[154]"
       exported_signal_name="i0_app_ss_mm_wdata[154]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[155]"
       exported_signal_name="i0_app_ss_mm_wdata[155]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[156]"
       exported_signal_name="i0_app_ss_mm_wdata[156]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[157]"
       exported_signal_name="i0_app_ss_mm_wdata[157]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[158]"
       exported_signal_name="i0_app_ss_mm_wdata[158]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[159]"
       exported_signal_name="i0_app_ss_mm_wdata[159]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[160]"
       exported_signal_name="i0_app_ss_mm_wdata[160]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[161]"
       exported_signal_name="i0_app_ss_mm_wdata[161]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[162]"
       exported_signal_name="i0_app_ss_mm_wdata[162]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[163]"
       exported_signal_name="i0_app_ss_mm_wdata[163]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[164]"
       exported_signal_name="i0_app_ss_mm_wdata[164]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[165]"
       exported_signal_name="i0_app_ss_mm_wdata[165]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[166]"
       exported_signal_name="i0_app_ss_mm_wdata[166]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[167]"
       exported_signal_name="i0_app_ss_mm_wdata[167]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[168]"
       exported_signal_name="i0_app_ss_mm_wdata[168]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[169]"
       exported_signal_name="i0_app_ss_mm_wdata[169]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[170]"
       exported_signal_name="i0_app_ss_mm_wdata[170]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[171]"
       exported_signal_name="i0_app_ss_mm_wdata[171]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[172]"
       exported_signal_name="i0_app_ss_mm_wdata[172]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[173]"
       exported_signal_name="i0_app_ss_mm_wdata[173]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[174]"
       exported_signal_name="i0_app_ss_mm_wdata[174]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[175]"
       exported_signal_name="i0_app_ss_mm_wdata[175]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[176]"
       exported_signal_name="i0_app_ss_mm_wdata[176]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[177]"
       exported_signal_name="i0_app_ss_mm_wdata[177]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[178]"
       exported_signal_name="i0_app_ss_mm_wdata[178]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[179]"
       exported_signal_name="i0_app_ss_mm_wdata[179]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[180]"
       exported_signal_name="i0_app_ss_mm_wdata[180]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[181]"
       exported_signal_name="i0_app_ss_mm_wdata[181]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[182]"
       exported_signal_name="i0_app_ss_mm_wdata[182]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[183]"
       exported_signal_name="i0_app_ss_mm_wdata[183]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[184]"
       exported_signal_name="i0_app_ss_mm_wdata[184]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[185]"
       exported_signal_name="i0_app_ss_mm_wdata[185]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[186]"
       exported_signal_name="i0_app_ss_mm_wdata[186]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[187]"
       exported_signal_name="i0_app_ss_mm_wdata[187]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[188]"
       exported_signal_name="i0_app_ss_mm_wdata[188]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[189]"
       exported_signal_name="i0_app_ss_mm_wdata[189]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[190]"
       exported_signal_name="i0_app_ss_mm_wdata[190]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[191]"
       exported_signal_name="i0_app_ss_mm_wdata[191]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[192]"
       exported_signal_name="i0_app_ss_mm_wdata[192]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[193]"
       exported_signal_name="i0_app_ss_mm_wdata[193]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[194]"
       exported_signal_name="i0_app_ss_mm_wdata[194]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[195]"
       exported_signal_name="i0_app_ss_mm_wdata[195]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[196]"
       exported_signal_name="i0_app_ss_mm_wdata[196]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[197]"
       exported_signal_name="i0_app_ss_mm_wdata[197]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[198]"
       exported_signal_name="i0_app_ss_mm_wdata[198]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[199]"
       exported_signal_name="i0_app_ss_mm_wdata[199]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[200]"
       exported_signal_name="i0_app_ss_mm_wdata[200]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[201]"
       exported_signal_name="i0_app_ss_mm_wdata[201]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[202]"
       exported_signal_name="i0_app_ss_mm_wdata[202]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[203]"
       exported_signal_name="i0_app_ss_mm_wdata[203]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[204]"
       exported_signal_name="i0_app_ss_mm_wdata[204]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[205]"
       exported_signal_name="i0_app_ss_mm_wdata[205]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[206]"
       exported_signal_name="i0_app_ss_mm_wdata[206]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[207]"
       exported_signal_name="i0_app_ss_mm_wdata[207]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[208]"
       exported_signal_name="i0_app_ss_mm_wdata[208]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[209]"
       exported_signal_name="i0_app_ss_mm_wdata[209]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[210]"
       exported_signal_name="i0_app_ss_mm_wdata[210]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[211]"
       exported_signal_name="i0_app_ss_mm_wdata[211]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[212]"
       exported_signal_name="i0_app_ss_mm_wdata[212]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[213]"
       exported_signal_name="i0_app_ss_mm_wdata[213]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[214]"
       exported_signal_name="i0_app_ss_mm_wdata[214]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[215]"
       exported_signal_name="i0_app_ss_mm_wdata[215]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[216]"
       exported_signal_name="i0_app_ss_mm_wdata[216]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[217]"
       exported_signal_name="i0_app_ss_mm_wdata[217]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[218]"
       exported_signal_name="i0_app_ss_mm_wdata[218]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[219]"
       exported_signal_name="i0_app_ss_mm_wdata[219]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[220]"
       exported_signal_name="i0_app_ss_mm_wdata[220]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[221]"
       exported_signal_name="i0_app_ss_mm_wdata[221]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[222]"
       exported_signal_name="i0_app_ss_mm_wdata[222]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[223]"
       exported_signal_name="i0_app_ss_mm_wdata[223]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[224]"
       exported_signal_name="i0_app_ss_mm_wdata[224]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[225]"
       exported_signal_name="i0_app_ss_mm_wdata[225]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[226]"
       exported_signal_name="i0_app_ss_mm_wdata[226]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[227]"
       exported_signal_name="i0_app_ss_mm_wdata[227]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[228]"
       exported_signal_name="i0_app_ss_mm_wdata[228]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[229]"
       exported_signal_name="i0_app_ss_mm_wdata[229]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[230]"
       exported_signal_name="i0_app_ss_mm_wdata[230]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[231]"
       exported_signal_name="i0_app_ss_mm_wdata[231]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[232]"
       exported_signal_name="i0_app_ss_mm_wdata[232]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[233]"
       exported_signal_name="i0_app_ss_mm_wdata[233]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[234]"
       exported_signal_name="i0_app_ss_mm_wdata[234]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[235]"
       exported_signal_name="i0_app_ss_mm_wdata[235]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[236]"
       exported_signal_name="i0_app_ss_mm_wdata[236]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[237]"
       exported_signal_name="i0_app_ss_mm_wdata[237]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[238]"
       exported_signal_name="i0_app_ss_mm_wdata[238]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[239]"
       exported_signal_name="i0_app_ss_mm_wdata[239]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[240]"
       exported_signal_name="i0_app_ss_mm_wdata[240]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[241]"
       exported_signal_name="i0_app_ss_mm_wdata[241]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[242]"
       exported_signal_name="i0_app_ss_mm_wdata[242]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[243]"
       exported_signal_name="i0_app_ss_mm_wdata[243]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[244]"
       exported_signal_name="i0_app_ss_mm_wdata[244]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[245]"
       exported_signal_name="i0_app_ss_mm_wdata[245]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[246]"
       exported_signal_name="i0_app_ss_mm_wdata[246]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[247]"
       exported_signal_name="i0_app_ss_mm_wdata[247]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[248]"
       exported_signal_name="i0_app_ss_mm_wdata[248]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[249]"
       exported_signal_name="i0_app_ss_mm_wdata[249]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[250]"
       exported_signal_name="i0_app_ss_mm_wdata[250]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[251]"
       exported_signal_name="i0_app_ss_mm_wdata[251]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[252]"
       exported_signal_name="i0_app_ss_mm_wdata[252]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[253]"
       exported_signal_name="i0_app_ss_mm_wdata[253]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[254]"
       exported_signal_name="i0_app_ss_mm_wdata[254]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[255]"
       exported_signal_name="i0_app_ss_mm_wdata[255]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[256]"
       exported_signal_name="i0_app_ss_mm_wdata[256]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[257]"
       exported_signal_name="i0_app_ss_mm_wdata[257]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[258]"
       exported_signal_name="i0_app_ss_mm_wdata[258]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[259]"
       exported_signal_name="i0_app_ss_mm_wdata[259]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[260]"
       exported_signal_name="i0_app_ss_mm_wdata[260]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[261]"
       exported_signal_name="i0_app_ss_mm_wdata[261]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[262]"
       exported_signal_name="i0_app_ss_mm_wdata[262]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[263]"
       exported_signal_name="i0_app_ss_mm_wdata[263]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[264]"
       exported_signal_name="i0_app_ss_mm_wdata[264]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[265]"
       exported_signal_name="i0_app_ss_mm_wdata[265]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[266]"
       exported_signal_name="i0_app_ss_mm_wdata[266]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[267]"
       exported_signal_name="i0_app_ss_mm_wdata[267]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[268]"
       exported_signal_name="i0_app_ss_mm_wdata[268]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[269]"
       exported_signal_name="i0_app_ss_mm_wdata[269]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[270]"
       exported_signal_name="i0_app_ss_mm_wdata[270]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[271]"
       exported_signal_name="i0_app_ss_mm_wdata[271]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[272]"
       exported_signal_name="i0_app_ss_mm_wdata[272]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[273]"
       exported_signal_name="i0_app_ss_mm_wdata[273]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[274]"
       exported_signal_name="i0_app_ss_mm_wdata[274]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[275]"
       exported_signal_name="i0_app_ss_mm_wdata[275]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[276]"
       exported_signal_name="i0_app_ss_mm_wdata[276]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[277]"
       exported_signal_name="i0_app_ss_mm_wdata[277]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[278]"
       exported_signal_name="i0_app_ss_mm_wdata[278]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[279]"
       exported_signal_name="i0_app_ss_mm_wdata[279]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[280]"
       exported_signal_name="i0_app_ss_mm_wdata[280]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[281]"
       exported_signal_name="i0_app_ss_mm_wdata[281]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[282]"
       exported_signal_name="i0_app_ss_mm_wdata[282]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[283]"
       exported_signal_name="i0_app_ss_mm_wdata[283]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[284]"
       exported_signal_name="i0_app_ss_mm_wdata[284]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[285]"
       exported_signal_name="i0_app_ss_mm_wdata[285]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[286]"
       exported_signal_name="i0_app_ss_mm_wdata[286]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[287]"
       exported_signal_name="i0_app_ss_mm_wdata[287]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[288]"
       exported_signal_name="i0_app_ss_mm_wdata[288]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[289]"
       exported_signal_name="i0_app_ss_mm_wdata[289]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[290]"
       exported_signal_name="i0_app_ss_mm_wdata[290]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[291]"
       exported_signal_name="i0_app_ss_mm_wdata[291]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[292]"
       exported_signal_name="i0_app_ss_mm_wdata[292]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[293]"
       exported_signal_name="i0_app_ss_mm_wdata[293]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[294]"
       exported_signal_name="i0_app_ss_mm_wdata[294]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[295]"
       exported_signal_name="i0_app_ss_mm_wdata[295]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[296]"
       exported_signal_name="i0_app_ss_mm_wdata[296]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[297]"
       exported_signal_name="i0_app_ss_mm_wdata[297]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[298]"
       exported_signal_name="i0_app_ss_mm_wdata[298]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[299]"
       exported_signal_name="i0_app_ss_mm_wdata[299]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[300]"
       exported_signal_name="i0_app_ss_mm_wdata[300]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[301]"
       exported_signal_name="i0_app_ss_mm_wdata[301]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[302]"
       exported_signal_name="i0_app_ss_mm_wdata[302]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[303]"
       exported_signal_name="i0_app_ss_mm_wdata[303]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[304]"
       exported_signal_name="i0_app_ss_mm_wdata[304]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[305]"
       exported_signal_name="i0_app_ss_mm_wdata[305]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[306]"
       exported_signal_name="i0_app_ss_mm_wdata[306]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[307]"
       exported_signal_name="i0_app_ss_mm_wdata[307]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[308]"
       exported_signal_name="i0_app_ss_mm_wdata[308]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[309]"
       exported_signal_name="i0_app_ss_mm_wdata[309]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[310]"
       exported_signal_name="i0_app_ss_mm_wdata[310]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[311]"
       exported_signal_name="i0_app_ss_mm_wdata[311]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[312]"
       exported_signal_name="i0_app_ss_mm_wdata[312]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[313]"
       exported_signal_name="i0_app_ss_mm_wdata[313]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[314]"
       exported_signal_name="i0_app_ss_mm_wdata[314]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[315]"
       exported_signal_name="i0_app_ss_mm_wdata[315]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[316]"
       exported_signal_name="i0_app_ss_mm_wdata[316]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[317]"
       exported_signal_name="i0_app_ss_mm_wdata[317]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[318]"
       exported_signal_name="i0_app_ss_mm_wdata[318]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[319]"
       exported_signal_name="i0_app_ss_mm_wdata[319]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[320]"
       exported_signal_name="i0_app_ss_mm_wdata[320]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[321]"
       exported_signal_name="i0_app_ss_mm_wdata[321]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[322]"
       exported_signal_name="i0_app_ss_mm_wdata[322]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[323]"
       exported_signal_name="i0_app_ss_mm_wdata[323]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[324]"
       exported_signal_name="i0_app_ss_mm_wdata[324]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[325]"
       exported_signal_name="i0_app_ss_mm_wdata[325]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[326]"
       exported_signal_name="i0_app_ss_mm_wdata[326]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[327]"
       exported_signal_name="i0_app_ss_mm_wdata[327]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[328]"
       exported_signal_name="i0_app_ss_mm_wdata[328]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[329]"
       exported_signal_name="i0_app_ss_mm_wdata[329]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[330]"
       exported_signal_name="i0_app_ss_mm_wdata[330]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[331]"
       exported_signal_name="i0_app_ss_mm_wdata[331]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[332]"
       exported_signal_name="i0_app_ss_mm_wdata[332]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[333]"
       exported_signal_name="i0_app_ss_mm_wdata[333]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[334]"
       exported_signal_name="i0_app_ss_mm_wdata[334]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[335]"
       exported_signal_name="i0_app_ss_mm_wdata[335]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[336]"
       exported_signal_name="i0_app_ss_mm_wdata[336]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[337]"
       exported_signal_name="i0_app_ss_mm_wdata[337]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[338]"
       exported_signal_name="i0_app_ss_mm_wdata[338]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[339]"
       exported_signal_name="i0_app_ss_mm_wdata[339]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[340]"
       exported_signal_name="i0_app_ss_mm_wdata[340]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[341]"
       exported_signal_name="i0_app_ss_mm_wdata[341]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[342]"
       exported_signal_name="i0_app_ss_mm_wdata[342]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[343]"
       exported_signal_name="i0_app_ss_mm_wdata[343]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[344]"
       exported_signal_name="i0_app_ss_mm_wdata[344]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[345]"
       exported_signal_name="i0_app_ss_mm_wdata[345]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[346]"
       exported_signal_name="i0_app_ss_mm_wdata[346]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[347]"
       exported_signal_name="i0_app_ss_mm_wdata[347]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[348]"
       exported_signal_name="i0_app_ss_mm_wdata[348]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[349]"
       exported_signal_name="i0_app_ss_mm_wdata[349]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[350]"
       exported_signal_name="i0_app_ss_mm_wdata[350]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[351]"
       exported_signal_name="i0_app_ss_mm_wdata[351]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[352]"
       exported_signal_name="i0_app_ss_mm_wdata[352]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[353]"
       exported_signal_name="i0_app_ss_mm_wdata[353]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[354]"
       exported_signal_name="i0_app_ss_mm_wdata[354]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[355]"
       exported_signal_name="i0_app_ss_mm_wdata[355]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[356]"
       exported_signal_name="i0_app_ss_mm_wdata[356]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[357]"
       exported_signal_name="i0_app_ss_mm_wdata[357]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[358]"
       exported_signal_name="i0_app_ss_mm_wdata[358]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[359]"
       exported_signal_name="i0_app_ss_mm_wdata[359]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[360]"
       exported_signal_name="i0_app_ss_mm_wdata[360]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[361]"
       exported_signal_name="i0_app_ss_mm_wdata[361]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[362]"
       exported_signal_name="i0_app_ss_mm_wdata[362]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[363]"
       exported_signal_name="i0_app_ss_mm_wdata[363]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[364]"
       exported_signal_name="i0_app_ss_mm_wdata[364]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[365]"
       exported_signal_name="i0_app_ss_mm_wdata[365]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[366]"
       exported_signal_name="i0_app_ss_mm_wdata[366]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[367]"
       exported_signal_name="i0_app_ss_mm_wdata[367]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[368]"
       exported_signal_name="i0_app_ss_mm_wdata[368]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[369]"
       exported_signal_name="i0_app_ss_mm_wdata[369]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[370]"
       exported_signal_name="i0_app_ss_mm_wdata[370]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[371]"
       exported_signal_name="i0_app_ss_mm_wdata[371]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[372]"
       exported_signal_name="i0_app_ss_mm_wdata[372]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[373]"
       exported_signal_name="i0_app_ss_mm_wdata[373]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[374]"
       exported_signal_name="i0_app_ss_mm_wdata[374]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[375]"
       exported_signal_name="i0_app_ss_mm_wdata[375]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[376]"
       exported_signal_name="i0_app_ss_mm_wdata[376]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[377]"
       exported_signal_name="i0_app_ss_mm_wdata[377]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[378]"
       exported_signal_name="i0_app_ss_mm_wdata[378]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[379]"
       exported_signal_name="i0_app_ss_mm_wdata[379]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[380]"
       exported_signal_name="i0_app_ss_mm_wdata[380]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[381]"
       exported_signal_name="i0_app_ss_mm_wdata[381]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[382]"
       exported_signal_name="i0_app_ss_mm_wdata[382]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[383]"
       exported_signal_name="i0_app_ss_mm_wdata[383]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[384]"
       exported_signal_name="i0_app_ss_mm_wdata[384]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[385]"
       exported_signal_name="i0_app_ss_mm_wdata[385]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[386]"
       exported_signal_name="i0_app_ss_mm_wdata[386]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[387]"
       exported_signal_name="i0_app_ss_mm_wdata[387]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[388]"
       exported_signal_name="i0_app_ss_mm_wdata[388]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[389]"
       exported_signal_name="i0_app_ss_mm_wdata[389]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[390]"
       exported_signal_name="i0_app_ss_mm_wdata[390]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[391]"
       exported_signal_name="i0_app_ss_mm_wdata[391]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[392]"
       exported_signal_name="i0_app_ss_mm_wdata[392]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[393]"
       exported_signal_name="i0_app_ss_mm_wdata[393]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[394]"
       exported_signal_name="i0_app_ss_mm_wdata[394]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[395]"
       exported_signal_name="i0_app_ss_mm_wdata[395]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[396]"
       exported_signal_name="i0_app_ss_mm_wdata[396]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[397]"
       exported_signal_name="i0_app_ss_mm_wdata[397]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[398]"
       exported_signal_name="i0_app_ss_mm_wdata[398]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[399]"
       exported_signal_name="i0_app_ss_mm_wdata[399]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[400]"
       exported_signal_name="i0_app_ss_mm_wdata[400]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[401]"
       exported_signal_name="i0_app_ss_mm_wdata[401]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[402]"
       exported_signal_name="i0_app_ss_mm_wdata[402]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[403]"
       exported_signal_name="i0_app_ss_mm_wdata[403]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[404]"
       exported_signal_name="i0_app_ss_mm_wdata[404]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[405]"
       exported_signal_name="i0_app_ss_mm_wdata[405]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[406]"
       exported_signal_name="i0_app_ss_mm_wdata[406]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[407]"
       exported_signal_name="i0_app_ss_mm_wdata[407]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[408]"
       exported_signal_name="i0_app_ss_mm_wdata[408]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[409]"
       exported_signal_name="i0_app_ss_mm_wdata[409]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[410]"
       exported_signal_name="i0_app_ss_mm_wdata[410]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[411]"
       exported_signal_name="i0_app_ss_mm_wdata[411]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[412]"
       exported_signal_name="i0_app_ss_mm_wdata[412]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[413]"
       exported_signal_name="i0_app_ss_mm_wdata[413]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[414]"
       exported_signal_name="i0_app_ss_mm_wdata[414]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[415]"
       exported_signal_name="i0_app_ss_mm_wdata[415]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[416]"
       exported_signal_name="i0_app_ss_mm_wdata[416]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[417]"
       exported_signal_name="i0_app_ss_mm_wdata[417]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[418]"
       exported_signal_name="i0_app_ss_mm_wdata[418]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[419]"
       exported_signal_name="i0_app_ss_mm_wdata[419]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[420]"
       exported_signal_name="i0_app_ss_mm_wdata[420]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[421]"
       exported_signal_name="i0_app_ss_mm_wdata[421]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[422]"
       exported_signal_name="i0_app_ss_mm_wdata[422]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[423]"
       exported_signal_name="i0_app_ss_mm_wdata[423]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[424]"
       exported_signal_name="i0_app_ss_mm_wdata[424]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[425]"
       exported_signal_name="i0_app_ss_mm_wdata[425]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[426]"
       exported_signal_name="i0_app_ss_mm_wdata[426]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[427]"
       exported_signal_name="i0_app_ss_mm_wdata[427]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[428]"
       exported_signal_name="i0_app_ss_mm_wdata[428]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[429]"
       exported_signal_name="i0_app_ss_mm_wdata[429]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[430]"
       exported_signal_name="i0_app_ss_mm_wdata[430]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[431]"
       exported_signal_name="i0_app_ss_mm_wdata[431]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[432]"
       exported_signal_name="i0_app_ss_mm_wdata[432]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[433]"
       exported_signal_name="i0_app_ss_mm_wdata[433]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[434]"
       exported_signal_name="i0_app_ss_mm_wdata[434]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[435]"
       exported_signal_name="i0_app_ss_mm_wdata[435]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[436]"
       exported_signal_name="i0_app_ss_mm_wdata[436]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[437]"
       exported_signal_name="i0_app_ss_mm_wdata[437]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[438]"
       exported_signal_name="i0_app_ss_mm_wdata[438]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[439]"
       exported_signal_name="i0_app_ss_mm_wdata[439]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[440]"
       exported_signal_name="i0_app_ss_mm_wdata[440]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[441]"
       exported_signal_name="i0_app_ss_mm_wdata[441]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[442]"
       exported_signal_name="i0_app_ss_mm_wdata[442]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[443]"
       exported_signal_name="i0_app_ss_mm_wdata[443]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[444]"
       exported_signal_name="i0_app_ss_mm_wdata[444]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[445]"
       exported_signal_name="i0_app_ss_mm_wdata[445]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[446]"
       exported_signal_name="i0_app_ss_mm_wdata[446]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[447]"
       exported_signal_name="i0_app_ss_mm_wdata[447]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[448]"
       exported_signal_name="i0_app_ss_mm_wdata[448]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[449]"
       exported_signal_name="i0_app_ss_mm_wdata[449]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[450]"
       exported_signal_name="i0_app_ss_mm_wdata[450]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[451]"
       exported_signal_name="i0_app_ss_mm_wdata[451]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[452]"
       exported_signal_name="i0_app_ss_mm_wdata[452]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[453]"
       exported_signal_name="i0_app_ss_mm_wdata[453]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[454]"
       exported_signal_name="i0_app_ss_mm_wdata[454]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[455]"
       exported_signal_name="i0_app_ss_mm_wdata[455]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[456]"
       exported_signal_name="i0_app_ss_mm_wdata[456]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[457]"
       exported_signal_name="i0_app_ss_mm_wdata[457]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[458]"
       exported_signal_name="i0_app_ss_mm_wdata[458]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[459]"
       exported_signal_name="i0_app_ss_mm_wdata[459]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[460]"
       exported_signal_name="i0_app_ss_mm_wdata[460]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[461]"
       exported_signal_name="i0_app_ss_mm_wdata[461]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[462]"
       exported_signal_name="i0_app_ss_mm_wdata[462]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[463]"
       exported_signal_name="i0_app_ss_mm_wdata[463]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[464]"
       exported_signal_name="i0_app_ss_mm_wdata[464]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[465]"
       exported_signal_name="i0_app_ss_mm_wdata[465]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[466]"
       exported_signal_name="i0_app_ss_mm_wdata[466]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[467]"
       exported_signal_name="i0_app_ss_mm_wdata[467]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[468]"
       exported_signal_name="i0_app_ss_mm_wdata[468]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[469]"
       exported_signal_name="i0_app_ss_mm_wdata[469]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[470]"
       exported_signal_name="i0_app_ss_mm_wdata[470]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[471]"
       exported_signal_name="i0_app_ss_mm_wdata[471]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[472]"
       exported_signal_name="i0_app_ss_mm_wdata[472]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[473]"
       exported_signal_name="i0_app_ss_mm_wdata[473]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[474]"
       exported_signal_name="i0_app_ss_mm_wdata[474]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[475]"
       exported_signal_name="i0_app_ss_mm_wdata[475]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[476]"
       exported_signal_name="i0_app_ss_mm_wdata[476]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[477]"
       exported_signal_name="i0_app_ss_mm_wdata[477]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[478]"
       exported_signal_name="i0_app_ss_mm_wdata[478]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[479]"
       exported_signal_name="i0_app_ss_mm_wdata[479]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[480]"
       exported_signal_name="i0_app_ss_mm_wdata[480]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[481]"
       exported_signal_name="i0_app_ss_mm_wdata[481]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[482]"
       exported_signal_name="i0_app_ss_mm_wdata[482]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[483]"
       exported_signal_name="i0_app_ss_mm_wdata[483]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[484]"
       exported_signal_name="i0_app_ss_mm_wdata[484]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[485]"
       exported_signal_name="i0_app_ss_mm_wdata[485]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[486]"
       exported_signal_name="i0_app_ss_mm_wdata[486]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[487]"
       exported_signal_name="i0_app_ss_mm_wdata[487]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[488]"
       exported_signal_name="i0_app_ss_mm_wdata[488]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[489]"
       exported_signal_name="i0_app_ss_mm_wdata[489]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[490]"
       exported_signal_name="i0_app_ss_mm_wdata[490]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[491]"
       exported_signal_name="i0_app_ss_mm_wdata[491]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[492]"
       exported_signal_name="i0_app_ss_mm_wdata[492]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[493]"
       exported_signal_name="i0_app_ss_mm_wdata[493]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[494]"
       exported_signal_name="i0_app_ss_mm_wdata[494]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[495]"
       exported_signal_name="i0_app_ss_mm_wdata[495]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[496]"
       exported_signal_name="i0_app_ss_mm_wdata[496]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[497]"
       exported_signal_name="i0_app_ss_mm_wdata[497]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[498]"
       exported_signal_name="i0_app_ss_mm_wdata[498]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[499]"
       exported_signal_name="i0_app_ss_mm_wdata[499]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[500]"
       exported_signal_name="i0_app_ss_mm_wdata[500]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[501]"
       exported_signal_name="i0_app_ss_mm_wdata[501]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[502]"
       exported_signal_name="i0_app_ss_mm_wdata[502]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[503]"
       exported_signal_name="i0_app_ss_mm_wdata[503]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[504]"
       exported_signal_name="i0_app_ss_mm_wdata[504]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[505]"
       exported_signal_name="i0_app_ss_mm_wdata[505]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[506]"
       exported_signal_name="i0_app_ss_mm_wdata[506]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[507]"
       exported_signal_name="i0_app_ss_mm_wdata[507]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[508]"
       exported_signal_name="i0_app_ss_mm_wdata[508]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[509]"
       exported_signal_name="i0_app_ss_mm_wdata[509]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[510]"
       exported_signal_name="i0_app_ss_mm_wdata[510]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wdata[511]"
       exported_signal_name="i0_app_ss_mm_wdata[511]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[0]"
       exported_signal_name="i0_app_ss_mm_wstrb[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[1]"
       exported_signal_name="i0_app_ss_mm_wstrb[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[2]"
       exported_signal_name="i0_app_ss_mm_wstrb[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[3]"
       exported_signal_name="i0_app_ss_mm_wstrb[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[4]"
       exported_signal_name="i0_app_ss_mm_wstrb[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[5]"
       exported_signal_name="i0_app_ss_mm_wstrb[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[6]"
       exported_signal_name="i0_app_ss_mm_wstrb[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[7]"
       exported_signal_name="i0_app_ss_mm_wstrb[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[8]"
       exported_signal_name="i0_app_ss_mm_wstrb[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[9]"
       exported_signal_name="i0_app_ss_mm_wstrb[9]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[10]"
       exported_signal_name="i0_app_ss_mm_wstrb[10]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[11]"
       exported_signal_name="i0_app_ss_mm_wstrb[11]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[12]"
       exported_signal_name="i0_app_ss_mm_wstrb[12]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[13]"
       exported_signal_name="i0_app_ss_mm_wstrb[13]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[14]"
       exported_signal_name="i0_app_ss_mm_wstrb[14]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[15]"
       exported_signal_name="i0_app_ss_mm_wstrb[15]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[16]"
       exported_signal_name="i0_app_ss_mm_wstrb[16]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[17]"
       exported_signal_name="i0_app_ss_mm_wstrb[17]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[18]"
       exported_signal_name="i0_app_ss_mm_wstrb[18]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[19]"
       exported_signal_name="i0_app_ss_mm_wstrb[19]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[20]"
       exported_signal_name="i0_app_ss_mm_wstrb[20]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[21]"
       exported_signal_name="i0_app_ss_mm_wstrb[21]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[22]"
       exported_signal_name="i0_app_ss_mm_wstrb[22]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[23]"
       exported_signal_name="i0_app_ss_mm_wstrb[23]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[24]"
       exported_signal_name="i0_app_ss_mm_wstrb[24]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[25]"
       exported_signal_name="i0_app_ss_mm_wstrb[25]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[26]"
       exported_signal_name="i0_app_ss_mm_wstrb[26]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[27]"
       exported_signal_name="i0_app_ss_mm_wstrb[27]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[28]"
       exported_signal_name="i0_app_ss_mm_wstrb[28]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[29]"
       exported_signal_name="i0_app_ss_mm_wstrb[29]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[30]"
       exported_signal_name="i0_app_ss_mm_wstrb[30]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[31]"
       exported_signal_name="i0_app_ss_mm_wstrb[31]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[32]"
       exported_signal_name="i0_app_ss_mm_wstrb[32]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[33]"
       exported_signal_name="i0_app_ss_mm_wstrb[33]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[34]"
       exported_signal_name="i0_app_ss_mm_wstrb[34]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[35]"
       exported_signal_name="i0_app_ss_mm_wstrb[35]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[36]"
       exported_signal_name="i0_app_ss_mm_wstrb[36]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[37]"
       exported_signal_name="i0_app_ss_mm_wstrb[37]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[38]"
       exported_signal_name="i0_app_ss_mm_wstrb[38]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[39]"
       exported_signal_name="i0_app_ss_mm_wstrb[39]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[40]"
       exported_signal_name="i0_app_ss_mm_wstrb[40]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[41]"
       exported_signal_name="i0_app_ss_mm_wstrb[41]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[42]"
       exported_signal_name="i0_app_ss_mm_wstrb[42]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[43]"
       exported_signal_name="i0_app_ss_mm_wstrb[43]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[44]"
       exported_signal_name="i0_app_ss_mm_wstrb[44]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[45]"
       exported_signal_name="i0_app_ss_mm_wstrb[45]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[46]"
       exported_signal_name="i0_app_ss_mm_wstrb[46]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[47]"
       exported_signal_name="i0_app_ss_mm_wstrb[47]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[48]"
       exported_signal_name="i0_app_ss_mm_wstrb[48]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[49]"
       exported_signal_name="i0_app_ss_mm_wstrb[49]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[50]"
       exported_signal_name="i0_app_ss_mm_wstrb[50]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[51]"
       exported_signal_name="i0_app_ss_mm_wstrb[51]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[52]"
       exported_signal_name="i0_app_ss_mm_wstrb[52]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[53]"
       exported_signal_name="i0_app_ss_mm_wstrb[53]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[54]"
       exported_signal_name="i0_app_ss_mm_wstrb[54]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[55]"
       exported_signal_name="i0_app_ss_mm_wstrb[55]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[56]"
       exported_signal_name="i0_app_ss_mm_wstrb[56]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[57]"
       exported_signal_name="i0_app_ss_mm_wstrb[57]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[58]"
       exported_signal_name="i0_app_ss_mm_wstrb[58]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[59]"
       exported_signal_name="i0_app_ss_mm_wstrb[59]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[60]"
       exported_signal_name="i0_app_ss_mm_wstrb[60]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[61]"
       exported_signal_name="i0_app_ss_mm_wstrb[61]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[62]"
       exported_signal_name="i0_app_ss_mm_wstrb[62]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wstrb[63]"
       exported_signal_name="i0_app_ss_mm_wstrb[63]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.wlast"
       exported_signal_name="i0_app_ss_mm_wlast"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bready"
       exported_signal_name="i0_app_ss_mm_bready"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bvalid"
       exported_signal_name="i0_ss_app_mm_bvalid"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[0]"
       exported_signal_name="i0_ss_app_mm_bid[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[1]"
       exported_signal_name="i0_ss_app_mm_bid[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[2]"
       exported_signal_name="i0_ss_app_mm_bid[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[3]"
       exported_signal_name="i0_ss_app_mm_bid[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[4]"
       exported_signal_name="i0_ss_app_mm_bid[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[5]"
       exported_signal_name="i0_ss_app_mm_bid[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[6]"
       exported_signal_name="i0_ss_app_mm_bid[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[7]"
       exported_signal_name="i0_ss_app_mm_bid[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bid[8]"
       exported_signal_name="i0_ss_app_mm_bid[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bresp[0]"
       exported_signal_name="i0_ss_app_mm_bresp[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.bresp[1]"
       exported_signal_name="i0_ss_app_mm_bresp[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.buser"
       exported_signal_name="i0_ss_app_mm_buser"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rready"
       exported_signal_name="i0_app_ss_mm_rready"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rvalid"
       exported_signal_name="i0_ss_app_mm_rvalid"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[0]"
       exported_signal_name="i0_ss_app_mm_rid[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[1]"
       exported_signal_name="i0_ss_app_mm_rid[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[2]"
       exported_signal_name="i0_ss_app_mm_rid[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[3]"
       exported_signal_name="i0_ss_app_mm_rid[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[4]"
       exported_signal_name="i0_ss_app_mm_rid[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[5]"
       exported_signal_name="i0_ss_app_mm_rid[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[6]"
       exported_signal_name="i0_ss_app_mm_rid[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[7]"
       exported_signal_name="i0_ss_app_mm_rid[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rid[8]"
       exported_signal_name="i0_ss_app_mm_rid[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rresp[0]"
       exported_signal_name="i0_ss_app_mm_rresp[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rresp[1]"
       exported_signal_name="i0_ss_app_mm_rresp[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[0]"
       exported_signal_name="i0_ss_app_mm_rdata[0]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[1]"
       exported_signal_name="i0_ss_app_mm_rdata[1]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[2]"
       exported_signal_name="i0_ss_app_mm_rdata[2]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[3]"
       exported_signal_name="i0_ss_app_mm_rdata[3]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[4]"
       exported_signal_name="i0_ss_app_mm_rdata[4]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[5]"
       exported_signal_name="i0_ss_app_mm_rdata[5]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[6]"
       exported_signal_name="i0_ss_app_mm_rdata[6]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[7]"
       exported_signal_name="i0_ss_app_mm_rdata[7]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[8]"
       exported_signal_name="i0_ss_app_mm_rdata[8]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[9]"
       exported_signal_name="i0_ss_app_mm_rdata[9]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[10]"
       exported_signal_name="i0_ss_app_mm_rdata[10]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[11]"
       exported_signal_name="i0_ss_app_mm_rdata[11]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[12]"
       exported_signal_name="i0_ss_app_mm_rdata[12]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[13]"
       exported_signal_name="i0_ss_app_mm_rdata[13]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[14]"
       exported_signal_name="i0_ss_app_mm_rdata[14]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[15]"
       exported_signal_name="i0_ss_app_mm_rdata[15]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[16]"
       exported_signal_name="i0_ss_app_mm_rdata[16]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[17]"
       exported_signal_name="i0_ss_app_mm_rdata[17]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[18]"
       exported_signal_name="i0_ss_app_mm_rdata[18]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[19]"
       exported_signal_name="i0_ss_app_mm_rdata[19]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[20]"
       exported_signal_name="i0_ss_app_mm_rdata[20]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[21]"
       exported_signal_name="i0_ss_app_mm_rdata[21]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[22]"
       exported_signal_name="i0_ss_app_mm_rdata[22]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[23]"
       exported_signal_name="i0_ss_app_mm_rdata[23]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[24]"
       exported_signal_name="i0_ss_app_mm_rdata[24]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[25]"
       exported_signal_name="i0_ss_app_mm_rdata[25]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[26]"
       exported_signal_name="i0_ss_app_mm_rdata[26]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[27]"
       exported_signal_name="i0_ss_app_mm_rdata[27]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[28]"
       exported_signal_name="i0_ss_app_mm_rdata[28]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[29]"
       exported_signal_name="i0_ss_app_mm_rdata[29]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[30]"
       exported_signal_name="i0_ss_app_mm_rdata[30]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[31]"
       exported_signal_name="i0_ss_app_mm_rdata[31]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[32]"
       exported_signal_name="i0_ss_app_mm_rdata[32]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[33]"
       exported_signal_name="i0_ss_app_mm_rdata[33]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[34]"
       exported_signal_name="i0_ss_app_mm_rdata[34]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[35]"
       exported_signal_name="i0_ss_app_mm_rdata[35]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[36]"
       exported_signal_name="i0_ss_app_mm_rdata[36]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[37]"
       exported_signal_name="i0_ss_app_mm_rdata[37]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[38]"
       exported_signal_name="i0_ss_app_mm_rdata[38]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[39]"
       exported_signal_name="i0_ss_app_mm_rdata[39]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[40]"
       exported_signal_name="i0_ss_app_mm_rdata[40]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[41]"
       exported_signal_name="i0_ss_app_mm_rdata[41]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[42]"
       exported_signal_name="i0_ss_app_mm_rdata[42]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[43]"
       exported_signal_name="i0_ss_app_mm_rdata[43]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[44]"
       exported_signal_name="i0_ss_app_mm_rdata[44]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[45]"
       exported_signal_name="i0_ss_app_mm_rdata[45]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[46]"
       exported_signal_name="i0_ss_app_mm_rdata[46]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[47]"
       exported_signal_name="i0_ss_app_mm_rdata[47]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[48]"
       exported_signal_name="i0_ss_app_mm_rdata[48]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[49]"
       exported_signal_name="i0_ss_app_mm_rdata[49]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[50]"
       exported_signal_name="i0_ss_app_mm_rdata[50]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[51]"
       exported_signal_name="i0_ss_app_mm_rdata[51]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[52]"
       exported_signal_name="i0_ss_app_mm_rdata[52]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[53]"
       exported_signal_name="i0_ss_app_mm_rdata[53]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[54]"
       exported_signal_name="i0_ss_app_mm_rdata[54]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[55]"
       exported_signal_name="i0_ss_app_mm_rdata[55]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[56]"
       exported_signal_name="i0_ss_app_mm_rdata[56]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[57]"
       exported_signal_name="i0_ss_app_mm_rdata[57]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[58]"
       exported_signal_name="i0_ss_app_mm_rdata[58]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[59]"
       exported_signal_name="i0_ss_app_mm_rdata[59]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[60]"
       exported_signal_name="i0_ss_app_mm_rdata[60]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[61]"
       exported_signal_name="i0_ss_app_mm_rdata[61]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[62]"
       exported_signal_name="i0_ss_app_mm_rdata[62]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[63]"
       exported_signal_name="i0_ss_app_mm_rdata[63]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[64]"
       exported_signal_name="i0_ss_app_mm_rdata[64]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[65]"
       exported_signal_name="i0_ss_app_mm_rdata[65]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[66]"
       exported_signal_name="i0_ss_app_mm_rdata[66]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[67]"
       exported_signal_name="i0_ss_app_mm_rdata[67]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[68]"
       exported_signal_name="i0_ss_app_mm_rdata[68]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[69]"
       exported_signal_name="i0_ss_app_mm_rdata[69]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[70]"
       exported_signal_name="i0_ss_app_mm_rdata[70]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[71]"
       exported_signal_name="i0_ss_app_mm_rdata[71]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[72]"
       exported_signal_name="i0_ss_app_mm_rdata[72]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[73]"
       exported_signal_name="i0_ss_app_mm_rdata[73]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[74]"
       exported_signal_name="i0_ss_app_mm_rdata[74]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[75]"
       exported_signal_name="i0_ss_app_mm_rdata[75]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[76]"
       exported_signal_name="i0_ss_app_mm_rdata[76]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[77]"
       exported_signal_name="i0_ss_app_mm_rdata[77]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[78]"
       exported_signal_name="i0_ss_app_mm_rdata[78]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[79]"
       exported_signal_name="i0_ss_app_mm_rdata[79]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[80]"
       exported_signal_name="i0_ss_app_mm_rdata[80]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[81]"
       exported_signal_name="i0_ss_app_mm_rdata[81]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[82]"
       exported_signal_name="i0_ss_app_mm_rdata[82]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[83]"
       exported_signal_name="i0_ss_app_mm_rdata[83]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[84]"
       exported_signal_name="i0_ss_app_mm_rdata[84]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[85]"
       exported_signal_name="i0_ss_app_mm_rdata[85]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[86]"
       exported_signal_name="i0_ss_app_mm_rdata[86]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[87]"
       exported_signal_name="i0_ss_app_mm_rdata[87]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[88]"
       exported_signal_name="i0_ss_app_mm_rdata[88]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[89]"
       exported_signal_name="i0_ss_app_mm_rdata[89]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[90]"
       exported_signal_name="i0_ss_app_mm_rdata[90]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[91]"
       exported_signal_name="i0_ss_app_mm_rdata[91]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[92]"
       exported_signal_name="i0_ss_app_mm_rdata[92]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[93]"
       exported_signal_name="i0_ss_app_mm_rdata[93]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[94]"
       exported_signal_name="i0_ss_app_mm_rdata[94]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[95]"
       exported_signal_name="i0_ss_app_mm_rdata[95]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[96]"
       exported_signal_name="i0_ss_app_mm_rdata[96]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[97]"
       exported_signal_name="i0_ss_app_mm_rdata[97]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[98]"
       exported_signal_name="i0_ss_app_mm_rdata[98]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[99]"
       exported_signal_name="i0_ss_app_mm_rdata[99]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[100]"
       exported_signal_name="i0_ss_app_mm_rdata[100]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[101]"
       exported_signal_name="i0_ss_app_mm_rdata[101]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[102]"
       exported_signal_name="i0_ss_app_mm_rdata[102]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[103]"
       exported_signal_name="i0_ss_app_mm_rdata[103]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[104]"
       exported_signal_name="i0_ss_app_mm_rdata[104]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[105]"
       exported_signal_name="i0_ss_app_mm_rdata[105]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[106]"
       exported_signal_name="i0_ss_app_mm_rdata[106]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[107]"
       exported_signal_name="i0_ss_app_mm_rdata[107]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[108]"
       exported_signal_name="i0_ss_app_mm_rdata[108]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[109]"
       exported_signal_name="i0_ss_app_mm_rdata[109]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[110]"
       exported_signal_name="i0_ss_app_mm_rdata[110]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[111]"
       exported_signal_name="i0_ss_app_mm_rdata[111]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[112]"
       exported_signal_name="i0_ss_app_mm_rdata[112]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[113]"
       exported_signal_name="i0_ss_app_mm_rdata[113]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[114]"
       exported_signal_name="i0_ss_app_mm_rdata[114]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[115]"
       exported_signal_name="i0_ss_app_mm_rdata[115]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[116]"
       exported_signal_name="i0_ss_app_mm_rdata[116]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[117]"
       exported_signal_name="i0_ss_app_mm_rdata[117]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[118]"
       exported_signal_name="i0_ss_app_mm_rdata[118]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[119]"
       exported_signal_name="i0_ss_app_mm_rdata[119]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[120]"
       exported_signal_name="i0_ss_app_mm_rdata[120]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[121]"
       exported_signal_name="i0_ss_app_mm_rdata[121]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[122]"
       exported_signal_name="i0_ss_app_mm_rdata[122]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[123]"
       exported_signal_name="i0_ss_app_mm_rdata[123]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[124]"
       exported_signal_name="i0_ss_app_mm_rdata[124]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[125]"
       exported_signal_name="i0_ss_app_mm_rdata[125]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[126]"
       exported_signal_name="i0_ss_app_mm_rdata[126]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[127]"
       exported_signal_name="i0_ss_app_mm_rdata[127]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[128]"
       exported_signal_name="i0_ss_app_mm_rdata[128]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[129]"
       exported_signal_name="i0_ss_app_mm_rdata[129]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[130]"
       exported_signal_name="i0_ss_app_mm_rdata[130]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[131]"
       exported_signal_name="i0_ss_app_mm_rdata[131]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[132]"
       exported_signal_name="i0_ss_app_mm_rdata[132]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[133]"
       exported_signal_name="i0_ss_app_mm_rdata[133]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[134]"
       exported_signal_name="i0_ss_app_mm_rdata[134]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[135]"
       exported_signal_name="i0_ss_app_mm_rdata[135]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[136]"
       exported_signal_name="i0_ss_app_mm_rdata[136]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[137]"
       exported_signal_name="i0_ss_app_mm_rdata[137]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[138]"
       exported_signal_name="i0_ss_app_mm_rdata[138]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[139]"
       exported_signal_name="i0_ss_app_mm_rdata[139]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[140]"
       exported_signal_name="i0_ss_app_mm_rdata[140]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[141]"
       exported_signal_name="i0_ss_app_mm_rdata[141]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[142]"
       exported_signal_name="i0_ss_app_mm_rdata[142]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[143]"
       exported_signal_name="i0_ss_app_mm_rdata[143]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[144]"
       exported_signal_name="i0_ss_app_mm_rdata[144]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[145]"
       exported_signal_name="i0_ss_app_mm_rdata[145]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[146]"
       exported_signal_name="i0_ss_app_mm_rdata[146]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[147]"
       exported_signal_name="i0_ss_app_mm_rdata[147]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[148]"
       exported_signal_name="i0_ss_app_mm_rdata[148]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[149]"
       exported_signal_name="i0_ss_app_mm_rdata[149]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[150]"
       exported_signal_name="i0_ss_app_mm_rdata[150]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[151]"
       exported_signal_name="i0_ss_app_mm_rdata[151]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[152]"
       exported_signal_name="i0_ss_app_mm_rdata[152]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[153]"
       exported_signal_name="i0_ss_app_mm_rdata[153]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[154]"
       exported_signal_name="i0_ss_app_mm_rdata[154]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[155]"
       exported_signal_name="i0_ss_app_mm_rdata[155]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[156]"
       exported_signal_name="i0_ss_app_mm_rdata[156]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[157]"
       exported_signal_name="i0_ss_app_mm_rdata[157]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[158]"
       exported_signal_name="i0_ss_app_mm_rdata[158]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[159]"
       exported_signal_name="i0_ss_app_mm_rdata[159]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[160]"
       exported_signal_name="i0_ss_app_mm_rdata[160]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[161]"
       exported_signal_name="i0_ss_app_mm_rdata[161]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[162]"
       exported_signal_name="i0_ss_app_mm_rdata[162]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[163]"
       exported_signal_name="i0_ss_app_mm_rdata[163]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[164]"
       exported_signal_name="i0_ss_app_mm_rdata[164]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[165]"
       exported_signal_name="i0_ss_app_mm_rdata[165]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[166]"
       exported_signal_name="i0_ss_app_mm_rdata[166]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[167]"
       exported_signal_name="i0_ss_app_mm_rdata[167]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[168]"
       exported_signal_name="i0_ss_app_mm_rdata[168]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[169]"
       exported_signal_name="i0_ss_app_mm_rdata[169]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[170]"
       exported_signal_name="i0_ss_app_mm_rdata[170]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[171]"
       exported_signal_name="i0_ss_app_mm_rdata[171]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[172]"
       exported_signal_name="i0_ss_app_mm_rdata[172]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[173]"
       exported_signal_name="i0_ss_app_mm_rdata[173]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[174]"
       exported_signal_name="i0_ss_app_mm_rdata[174]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[175]"
       exported_signal_name="i0_ss_app_mm_rdata[175]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[176]"
       exported_signal_name="i0_ss_app_mm_rdata[176]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[177]"
       exported_signal_name="i0_ss_app_mm_rdata[177]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[178]"
       exported_signal_name="i0_ss_app_mm_rdata[178]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[179]"
       exported_signal_name="i0_ss_app_mm_rdata[179]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[180]"
       exported_signal_name="i0_ss_app_mm_rdata[180]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[181]"
       exported_signal_name="i0_ss_app_mm_rdata[181]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[182]"
       exported_signal_name="i0_ss_app_mm_rdata[182]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[183]"
       exported_signal_name="i0_ss_app_mm_rdata[183]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[184]"
       exported_signal_name="i0_ss_app_mm_rdata[184]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[185]"
       exported_signal_name="i0_ss_app_mm_rdata[185]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[186]"
       exported_signal_name="i0_ss_app_mm_rdata[186]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[187]"
       exported_signal_name="i0_ss_app_mm_rdata[187]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[188]"
       exported_signal_name="i0_ss_app_mm_rdata[188]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[189]"
       exported_signal_name="i0_ss_app_mm_rdata[189]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[190]"
       exported_signal_name="i0_ss_app_mm_rdata[190]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[191]"
       exported_signal_name="i0_ss_app_mm_rdata[191]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[192]"
       exported_signal_name="i0_ss_app_mm_rdata[192]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[193]"
       exported_signal_name="i0_ss_app_mm_rdata[193]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[194]"
       exported_signal_name="i0_ss_app_mm_rdata[194]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[195]"
       exported_signal_name="i0_ss_app_mm_rdata[195]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[196]"
       exported_signal_name="i0_ss_app_mm_rdata[196]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[197]"
       exported_signal_name="i0_ss_app_mm_rdata[197]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[198]"
       exported_signal_name="i0_ss_app_mm_rdata[198]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[199]"
       exported_signal_name="i0_ss_app_mm_rdata[199]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[200]"
       exported_signal_name="i0_ss_app_mm_rdata[200]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[201]"
       exported_signal_name="i0_ss_app_mm_rdata[201]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[202]"
       exported_signal_name="i0_ss_app_mm_rdata[202]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[203]"
       exported_signal_name="i0_ss_app_mm_rdata[203]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[204]"
       exported_signal_name="i0_ss_app_mm_rdata[204]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[205]"
       exported_signal_name="i0_ss_app_mm_rdata[205]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[206]"
       exported_signal_name="i0_ss_app_mm_rdata[206]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[207]"
       exported_signal_name="i0_ss_app_mm_rdata[207]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[208]"
       exported_signal_name="i0_ss_app_mm_rdata[208]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[209]"
       exported_signal_name="i0_ss_app_mm_rdata[209]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[210]"
       exported_signal_name="i0_ss_app_mm_rdata[210]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[211]"
       exported_signal_name="i0_ss_app_mm_rdata[211]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[212]"
       exported_signal_name="i0_ss_app_mm_rdata[212]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[213]"
       exported_signal_name="i0_ss_app_mm_rdata[213]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[214]"
       exported_signal_name="i0_ss_app_mm_rdata[214]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[215]"
       exported_signal_name="i0_ss_app_mm_rdata[215]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[216]"
       exported_signal_name="i0_ss_app_mm_rdata[216]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[217]"
       exported_signal_name="i0_ss_app_mm_rdata[217]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[218]"
       exported_signal_name="i0_ss_app_mm_rdata[218]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[219]"
       exported_signal_name="i0_ss_app_mm_rdata[219]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[220]"
       exported_signal_name="i0_ss_app_mm_rdata[220]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[221]"
       exported_signal_name="i0_ss_app_mm_rdata[221]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[222]"
       exported_signal_name="i0_ss_app_mm_rdata[222]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[223]"
       exported_signal_name="i0_ss_app_mm_rdata[223]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[224]"
       exported_signal_name="i0_ss_app_mm_rdata[224]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[225]"
       exported_signal_name="i0_ss_app_mm_rdata[225]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[226]"
       exported_signal_name="i0_ss_app_mm_rdata[226]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[227]"
       exported_signal_name="i0_ss_app_mm_rdata[227]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[228]"
       exported_signal_name="i0_ss_app_mm_rdata[228]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[229]"
       exported_signal_name="i0_ss_app_mm_rdata[229]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[230]"
       exported_signal_name="i0_ss_app_mm_rdata[230]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[231]"
       exported_signal_name="i0_ss_app_mm_rdata[231]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[232]"
       exported_signal_name="i0_ss_app_mm_rdata[232]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[233]"
       exported_signal_name="i0_ss_app_mm_rdata[233]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[234]"
       exported_signal_name="i0_ss_app_mm_rdata[234]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[235]"
       exported_signal_name="i0_ss_app_mm_rdata[235]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[236]"
       exported_signal_name="i0_ss_app_mm_rdata[236]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[237]"
       exported_signal_name="i0_ss_app_mm_rdata[237]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[238]"
       exported_signal_name="i0_ss_app_mm_rdata[238]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[239]"
       exported_signal_name="i0_ss_app_mm_rdata[239]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[240]"
       exported_signal_name="i0_ss_app_mm_rdata[240]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[241]"
       exported_signal_name="i0_ss_app_mm_rdata[241]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[242]"
       exported_signal_name="i0_ss_app_mm_rdata[242]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[243]"
       exported_signal_name="i0_ss_app_mm_rdata[243]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[244]"
       exported_signal_name="i0_ss_app_mm_rdata[244]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[245]"
       exported_signal_name="i0_ss_app_mm_rdata[245]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[246]"
       exported_signal_name="i0_ss_app_mm_rdata[246]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[247]"
       exported_signal_name="i0_ss_app_mm_rdata[247]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[248]"
       exported_signal_name="i0_ss_app_mm_rdata[248]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[249]"
       exported_signal_name="i0_ss_app_mm_rdata[249]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[250]"
       exported_signal_name="i0_ss_app_mm_rdata[250]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[251]"
       exported_signal_name="i0_ss_app_mm_rdata[251]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[252]"
       exported_signal_name="i0_ss_app_mm_rdata[252]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[253]"
       exported_signal_name="i0_ss_app_mm_rdata[253]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[254]"
       exported_signal_name="i0_ss_app_mm_rdata[254]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[255]"
       exported_signal_name="i0_ss_app_mm_rdata[255]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[256]"
       exported_signal_name="i0_ss_app_mm_rdata[256]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[257]"
       exported_signal_name="i0_ss_app_mm_rdata[257]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[258]"
       exported_signal_name="i0_ss_app_mm_rdata[258]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[259]"
       exported_signal_name="i0_ss_app_mm_rdata[259]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[260]"
       exported_signal_name="i0_ss_app_mm_rdata[260]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[261]"
       exported_signal_name="i0_ss_app_mm_rdata[261]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[262]"
       exported_signal_name="i0_ss_app_mm_rdata[262]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[263]"
       exported_signal_name="i0_ss_app_mm_rdata[263]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[264]"
       exported_signal_name="i0_ss_app_mm_rdata[264]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[265]"
       exported_signal_name="i0_ss_app_mm_rdata[265]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[266]"
       exported_signal_name="i0_ss_app_mm_rdata[266]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[267]"
       exported_signal_name="i0_ss_app_mm_rdata[267]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[268]"
       exported_signal_name="i0_ss_app_mm_rdata[268]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[269]"
       exported_signal_name="i0_ss_app_mm_rdata[269]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[270]"
       exported_signal_name="i0_ss_app_mm_rdata[270]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[271]"
       exported_signal_name="i0_ss_app_mm_rdata[271]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[272]"
       exported_signal_name="i0_ss_app_mm_rdata[272]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[273]"
       exported_signal_name="i0_ss_app_mm_rdata[273]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[274]"
       exported_signal_name="i0_ss_app_mm_rdata[274]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[275]"
       exported_signal_name="i0_ss_app_mm_rdata[275]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[276]"
       exported_signal_name="i0_ss_app_mm_rdata[276]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[277]"
       exported_signal_name="i0_ss_app_mm_rdata[277]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[278]"
       exported_signal_name="i0_ss_app_mm_rdata[278]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[279]"
       exported_signal_name="i0_ss_app_mm_rdata[279]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[280]"
       exported_signal_name="i0_ss_app_mm_rdata[280]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[281]"
       exported_signal_name="i0_ss_app_mm_rdata[281]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[282]"
       exported_signal_name="i0_ss_app_mm_rdata[282]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[283]"
       exported_signal_name="i0_ss_app_mm_rdata[283]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[284]"
       exported_signal_name="i0_ss_app_mm_rdata[284]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[285]"
       exported_signal_name="i0_ss_app_mm_rdata[285]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[286]"
       exported_signal_name="i0_ss_app_mm_rdata[286]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[287]"
       exported_signal_name="i0_ss_app_mm_rdata[287]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[288]"
       exported_signal_name="i0_ss_app_mm_rdata[288]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[289]"
       exported_signal_name="i0_ss_app_mm_rdata[289]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[290]"
       exported_signal_name="i0_ss_app_mm_rdata[290]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[291]"
       exported_signal_name="i0_ss_app_mm_rdata[291]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[292]"
       exported_signal_name="i0_ss_app_mm_rdata[292]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[293]"
       exported_signal_name="i0_ss_app_mm_rdata[293]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[294]"
       exported_signal_name="i0_ss_app_mm_rdata[294]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[295]"
       exported_signal_name="i0_ss_app_mm_rdata[295]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[296]"
       exported_signal_name="i0_ss_app_mm_rdata[296]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[297]"
       exported_signal_name="i0_ss_app_mm_rdata[297]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[298]"
       exported_signal_name="i0_ss_app_mm_rdata[298]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[299]"
       exported_signal_name="i0_ss_app_mm_rdata[299]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[300]"
       exported_signal_name="i0_ss_app_mm_rdata[300]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[301]"
       exported_signal_name="i0_ss_app_mm_rdata[301]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[302]"
       exported_signal_name="i0_ss_app_mm_rdata[302]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[303]"
       exported_signal_name="i0_ss_app_mm_rdata[303]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[304]"
       exported_signal_name="i0_ss_app_mm_rdata[304]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[305]"
       exported_signal_name="i0_ss_app_mm_rdata[305]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[306]"
       exported_signal_name="i0_ss_app_mm_rdata[306]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[307]"
       exported_signal_name="i0_ss_app_mm_rdata[307]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[308]"
       exported_signal_name="i0_ss_app_mm_rdata[308]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[309]"
       exported_signal_name="i0_ss_app_mm_rdata[309]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[310]"
       exported_signal_name="i0_ss_app_mm_rdata[310]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[311]"
       exported_signal_name="i0_ss_app_mm_rdata[311]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[312]"
       exported_signal_name="i0_ss_app_mm_rdata[312]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[313]"
       exported_signal_name="i0_ss_app_mm_rdata[313]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[314]"
       exported_signal_name="i0_ss_app_mm_rdata[314]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[315]"
       exported_signal_name="i0_ss_app_mm_rdata[315]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[316]"
       exported_signal_name="i0_ss_app_mm_rdata[316]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[317]"
       exported_signal_name="i0_ss_app_mm_rdata[317]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[318]"
       exported_signal_name="i0_ss_app_mm_rdata[318]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[319]"
       exported_signal_name="i0_ss_app_mm_rdata[319]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[320]"
       exported_signal_name="i0_ss_app_mm_rdata[320]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[321]"
       exported_signal_name="i0_ss_app_mm_rdata[321]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[322]"
       exported_signal_name="i0_ss_app_mm_rdata[322]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[323]"
       exported_signal_name="i0_ss_app_mm_rdata[323]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[324]"
       exported_signal_name="i0_ss_app_mm_rdata[324]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[325]"
       exported_signal_name="i0_ss_app_mm_rdata[325]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[326]"
       exported_signal_name="i0_ss_app_mm_rdata[326]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[327]"
       exported_signal_name="i0_ss_app_mm_rdata[327]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[328]"
       exported_signal_name="i0_ss_app_mm_rdata[328]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[329]"
       exported_signal_name="i0_ss_app_mm_rdata[329]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[330]"
       exported_signal_name="i0_ss_app_mm_rdata[330]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[331]"
       exported_signal_name="i0_ss_app_mm_rdata[331]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[332]"
       exported_signal_name="i0_ss_app_mm_rdata[332]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[333]"
       exported_signal_name="i0_ss_app_mm_rdata[333]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[334]"
       exported_signal_name="i0_ss_app_mm_rdata[334]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[335]"
       exported_signal_name="i0_ss_app_mm_rdata[335]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[336]"
       exported_signal_name="i0_ss_app_mm_rdata[336]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[337]"
       exported_signal_name="i0_ss_app_mm_rdata[337]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[338]"
       exported_signal_name="i0_ss_app_mm_rdata[338]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[339]"
       exported_signal_name="i0_ss_app_mm_rdata[339]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[340]"
       exported_signal_name="i0_ss_app_mm_rdata[340]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[341]"
       exported_signal_name="i0_ss_app_mm_rdata[341]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[342]"
       exported_signal_name="i0_ss_app_mm_rdata[342]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[343]"
       exported_signal_name="i0_ss_app_mm_rdata[343]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[344]"
       exported_signal_name="i0_ss_app_mm_rdata[344]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[345]"
       exported_signal_name="i0_ss_app_mm_rdata[345]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[346]"
       exported_signal_name="i0_ss_app_mm_rdata[346]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[347]"
       exported_signal_name="i0_ss_app_mm_rdata[347]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[348]"
       exported_signal_name="i0_ss_app_mm_rdata[348]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[349]"
       exported_signal_name="i0_ss_app_mm_rdata[349]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[350]"
       exported_signal_name="i0_ss_app_mm_rdata[350]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[351]"
       exported_signal_name="i0_ss_app_mm_rdata[351]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[352]"
       exported_signal_name="i0_ss_app_mm_rdata[352]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[353]"
       exported_signal_name="i0_ss_app_mm_rdata[353]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[354]"
       exported_signal_name="i0_ss_app_mm_rdata[354]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[355]"
       exported_signal_name="i0_ss_app_mm_rdata[355]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[356]"
       exported_signal_name="i0_ss_app_mm_rdata[356]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[357]"
       exported_signal_name="i0_ss_app_mm_rdata[357]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[358]"
       exported_signal_name="i0_ss_app_mm_rdata[358]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[359]"
       exported_signal_name="i0_ss_app_mm_rdata[359]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[360]"
       exported_signal_name="i0_ss_app_mm_rdata[360]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[361]"
       exported_signal_name="i0_ss_app_mm_rdata[361]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[362]"
       exported_signal_name="i0_ss_app_mm_rdata[362]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[363]"
       exported_signal_name="i0_ss_app_mm_rdata[363]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[364]"
       exported_signal_name="i0_ss_app_mm_rdata[364]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[365]"
       exported_signal_name="i0_ss_app_mm_rdata[365]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[366]"
       exported_signal_name="i0_ss_app_mm_rdata[366]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[367]"
       exported_signal_name="i0_ss_app_mm_rdata[367]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[368]"
       exported_signal_name="i0_ss_app_mm_rdata[368]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[369]"
       exported_signal_name="i0_ss_app_mm_rdata[369]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[370]"
       exported_signal_name="i0_ss_app_mm_rdata[370]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[371]"
       exported_signal_name="i0_ss_app_mm_rdata[371]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[372]"
       exported_signal_name="i0_ss_app_mm_rdata[372]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[373]"
       exported_signal_name="i0_ss_app_mm_rdata[373]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[374]"
       exported_signal_name="i0_ss_app_mm_rdata[374]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[375]"
       exported_signal_name="i0_ss_app_mm_rdata[375]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[376]"
       exported_signal_name="i0_ss_app_mm_rdata[376]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[377]"
       exported_signal_name="i0_ss_app_mm_rdata[377]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[378]"
       exported_signal_name="i0_ss_app_mm_rdata[378]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[379]"
       exported_signal_name="i0_ss_app_mm_rdata[379]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[380]"
       exported_signal_name="i0_ss_app_mm_rdata[380]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[381]"
       exported_signal_name="i0_ss_app_mm_rdata[381]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[382]"
       exported_signal_name="i0_ss_app_mm_rdata[382]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[383]"
       exported_signal_name="i0_ss_app_mm_rdata[383]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[384]"
       exported_signal_name="i0_ss_app_mm_rdata[384]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[385]"
       exported_signal_name="i0_ss_app_mm_rdata[385]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[386]"
       exported_signal_name="i0_ss_app_mm_rdata[386]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[387]"
       exported_signal_name="i0_ss_app_mm_rdata[387]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[388]"
       exported_signal_name="i0_ss_app_mm_rdata[388]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[389]"
       exported_signal_name="i0_ss_app_mm_rdata[389]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[390]"
       exported_signal_name="i0_ss_app_mm_rdata[390]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[391]"
       exported_signal_name="i0_ss_app_mm_rdata[391]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[392]"
       exported_signal_name="i0_ss_app_mm_rdata[392]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[393]"
       exported_signal_name="i0_ss_app_mm_rdata[393]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[394]"
       exported_signal_name="i0_ss_app_mm_rdata[394]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[395]"
       exported_signal_name="i0_ss_app_mm_rdata[395]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[396]"
       exported_signal_name="i0_ss_app_mm_rdata[396]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[397]"
       exported_signal_name="i0_ss_app_mm_rdata[397]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[398]"
       exported_signal_name="i0_ss_app_mm_rdata[398]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[399]"
       exported_signal_name="i0_ss_app_mm_rdata[399]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[400]"
       exported_signal_name="i0_ss_app_mm_rdata[400]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[401]"
       exported_signal_name="i0_ss_app_mm_rdata[401]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[402]"
       exported_signal_name="i0_ss_app_mm_rdata[402]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[403]"
       exported_signal_name="i0_ss_app_mm_rdata[403]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[404]"
       exported_signal_name="i0_ss_app_mm_rdata[404]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[405]"
       exported_signal_name="i0_ss_app_mm_rdata[405]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[406]"
       exported_signal_name="i0_ss_app_mm_rdata[406]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[407]"
       exported_signal_name="i0_ss_app_mm_rdata[407]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[408]"
       exported_signal_name="i0_ss_app_mm_rdata[408]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[409]"
       exported_signal_name="i0_ss_app_mm_rdata[409]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[410]"
       exported_signal_name="i0_ss_app_mm_rdata[410]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[411]"
       exported_signal_name="i0_ss_app_mm_rdata[411]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[412]"
       exported_signal_name="i0_ss_app_mm_rdata[412]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[413]"
       exported_signal_name="i0_ss_app_mm_rdata[413]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[414]"
       exported_signal_name="i0_ss_app_mm_rdata[414]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[415]"
       exported_signal_name="i0_ss_app_mm_rdata[415]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[416]"
       exported_signal_name="i0_ss_app_mm_rdata[416]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[417]"
       exported_signal_name="i0_ss_app_mm_rdata[417]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[418]"
       exported_signal_name="i0_ss_app_mm_rdata[418]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[419]"
       exported_signal_name="i0_ss_app_mm_rdata[419]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[420]"
       exported_signal_name="i0_ss_app_mm_rdata[420]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[421]"
       exported_signal_name="i0_ss_app_mm_rdata[421]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[422]"
       exported_signal_name="i0_ss_app_mm_rdata[422]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[423]"
       exported_signal_name="i0_ss_app_mm_rdata[423]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[424]"
       exported_signal_name="i0_ss_app_mm_rdata[424]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[425]"
       exported_signal_name="i0_ss_app_mm_rdata[425]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[426]"
       exported_signal_name="i0_ss_app_mm_rdata[426]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[427]"
       exported_signal_name="i0_ss_app_mm_rdata[427]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[428]"
       exported_signal_name="i0_ss_app_mm_rdata[428]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[429]"
       exported_signal_name="i0_ss_app_mm_rdata[429]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[430]"
       exported_signal_name="i0_ss_app_mm_rdata[430]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[431]"
       exported_signal_name="i0_ss_app_mm_rdata[431]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[432]"
       exported_signal_name="i0_ss_app_mm_rdata[432]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[433]"
       exported_signal_name="i0_ss_app_mm_rdata[433]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[434]"
       exported_signal_name="i0_ss_app_mm_rdata[434]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[435]"
       exported_signal_name="i0_ss_app_mm_rdata[435]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[436]"
       exported_signal_name="i0_ss_app_mm_rdata[436]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[437]"
       exported_signal_name="i0_ss_app_mm_rdata[437]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[438]"
       exported_signal_name="i0_ss_app_mm_rdata[438]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[439]"
       exported_signal_name="i0_ss_app_mm_rdata[439]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[440]"
       exported_signal_name="i0_ss_app_mm_rdata[440]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[441]"
       exported_signal_name="i0_ss_app_mm_rdata[441]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[442]"
       exported_signal_name="i0_ss_app_mm_rdata[442]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[443]"
       exported_signal_name="i0_ss_app_mm_rdata[443]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[444]"
       exported_signal_name="i0_ss_app_mm_rdata[444]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[445]"
       exported_signal_name="i0_ss_app_mm_rdata[445]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[446]"
       exported_signal_name="i0_ss_app_mm_rdata[446]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[447]"
       exported_signal_name="i0_ss_app_mm_rdata[447]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[448]"
       exported_signal_name="i0_ss_app_mm_rdata[448]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[449]"
       exported_signal_name="i0_ss_app_mm_rdata[449]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[450]"
       exported_signal_name="i0_ss_app_mm_rdata[450]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[451]"
       exported_signal_name="i0_ss_app_mm_rdata[451]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[452]"
       exported_signal_name="i0_ss_app_mm_rdata[452]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[453]"
       exported_signal_name="i0_ss_app_mm_rdata[453]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[454]"
       exported_signal_name="i0_ss_app_mm_rdata[454]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[455]"
       exported_signal_name="i0_ss_app_mm_rdata[455]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[456]"
       exported_signal_name="i0_ss_app_mm_rdata[456]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[457]"
       exported_signal_name="i0_ss_app_mm_rdata[457]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[458]"
       exported_signal_name="i0_ss_app_mm_rdata[458]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[459]"
       exported_signal_name="i0_ss_app_mm_rdata[459]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[460]"
       exported_signal_name="i0_ss_app_mm_rdata[460]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[461]"
       exported_signal_name="i0_ss_app_mm_rdata[461]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[462]"
       exported_signal_name="i0_ss_app_mm_rdata[462]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[463]"
       exported_signal_name="i0_ss_app_mm_rdata[463]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[464]"
       exported_signal_name="i0_ss_app_mm_rdata[464]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[465]"
       exported_signal_name="i0_ss_app_mm_rdata[465]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[466]"
       exported_signal_name="i0_ss_app_mm_rdata[466]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[467]"
       exported_signal_name="i0_ss_app_mm_rdata[467]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[468]"
       exported_signal_name="i0_ss_app_mm_rdata[468]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[469]"
       exported_signal_name="i0_ss_app_mm_rdata[469]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[470]"
       exported_signal_name="i0_ss_app_mm_rdata[470]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[471]"
       exported_signal_name="i0_ss_app_mm_rdata[471]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[472]"
       exported_signal_name="i0_ss_app_mm_rdata[472]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[473]"
       exported_signal_name="i0_ss_app_mm_rdata[473]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[474]"
       exported_signal_name="i0_ss_app_mm_rdata[474]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[475]"
       exported_signal_name="i0_ss_app_mm_rdata[475]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[476]"
       exported_signal_name="i0_ss_app_mm_rdata[476]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[477]"
       exported_signal_name="i0_ss_app_mm_rdata[477]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[478]"
       exported_signal_name="i0_ss_app_mm_rdata[478]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[479]"
       exported_signal_name="i0_ss_app_mm_rdata[479]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[480]"
       exported_signal_name="i0_ss_app_mm_rdata[480]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[481]"
       exported_signal_name="i0_ss_app_mm_rdata[481]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[482]"
       exported_signal_name="i0_ss_app_mm_rdata[482]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[483]"
       exported_signal_name="i0_ss_app_mm_rdata[483]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[484]"
       exported_signal_name="i0_ss_app_mm_rdata[484]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[485]"
       exported_signal_name="i0_ss_app_mm_rdata[485]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[486]"
       exported_signal_name="i0_ss_app_mm_rdata[486]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[487]"
       exported_signal_name="i0_ss_app_mm_rdata[487]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[488]"
       exported_signal_name="i0_ss_app_mm_rdata[488]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[489]"
       exported_signal_name="i0_ss_app_mm_rdata[489]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[490]"
       exported_signal_name="i0_ss_app_mm_rdata[490]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[491]"
       exported_signal_name="i0_ss_app_mm_rdata[491]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[492]"
       exported_signal_name="i0_ss_app_mm_rdata[492]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[493]"
       exported_signal_name="i0_ss_app_mm_rdata[493]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[494]"
       exported_signal_name="i0_ss_app_mm_rdata[494]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[495]"
       exported_signal_name="i0_ss_app_mm_rdata[495]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[496]"
       exported_signal_name="i0_ss_app_mm_rdata[496]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[497]"
       exported_signal_name="i0_ss_app_mm_rdata[497]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[498]"
       exported_signal_name="i0_ss_app_mm_rdata[498]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[499]"
       exported_signal_name="i0_ss_app_mm_rdata[499]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[500]"
       exported_signal_name="i0_ss_app_mm_rdata[500]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[501]"
       exported_signal_name="i0_ss_app_mm_rdata[501]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[502]"
       exported_signal_name="i0_ss_app_mm_rdata[502]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[503]"
       exported_signal_name="i0_ss_app_mm_rdata[503]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[504]"
       exported_signal_name="i0_ss_app_mm_rdata[504]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[505]"
       exported_signal_name="i0_ss_app_mm_rdata[505]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[506]"
       exported_signal_name="i0_ss_app_mm_rdata[506]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[507]"
       exported_signal_name="i0_ss_app_mm_rdata[507]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[508]"
       exported_signal_name="i0_ss_app_mm_rdata[508]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[509]"
       exported_signal_name="i0_ss_app_mm_rdata[509]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[510]"
       exported_signal_name="i0_ss_app_mm_rdata[510]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rdata[511]"
       exported_signal_name="i0_ss_app_mm_rdata[511]"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="i0_axi_mm.rlast"
       exported_signal_name="i0_ss_app_mm_rlast"
       location=""
       io_standard=""
       exported_interface_name="i0_axi_mm" />
   <pin
       name="mem0_status.local_cal_success"
       exported_signal_name="mem0_local_cal_success"
       location=""
       io_standard=""
       exported_interface_name="mem0_status" />
   <pin
       name="mem0_status.local_cal_fail"
       exported_signal_name="mem0_local_cal_fail"
       location=""
       io_standard=""
       exported_interface_name="mem0_status" />
   <pin
       name="i1_axi_mm.awready"
       exported_signal_name="i1_ss_app_mm_awready"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awvalid"
       exported_signal_name="i1_app_ss_mm_awvalid"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[0]"
       exported_signal_name="i1_app_ss_mm_awid[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[1]"
       exported_signal_name="i1_app_ss_mm_awid[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[2]"
       exported_signal_name="i1_app_ss_mm_awid[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[3]"
       exported_signal_name="i1_app_ss_mm_awid[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[4]"
       exported_signal_name="i1_app_ss_mm_awid[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[5]"
       exported_signal_name="i1_app_ss_mm_awid[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[6]"
       exported_signal_name="i1_app_ss_mm_awid[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[7]"
       exported_signal_name="i1_app_ss_mm_awid[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awid[8]"
       exported_signal_name="i1_app_ss_mm_awid[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[0]"
       exported_signal_name="i1_app_ss_mm_awaddr[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[1]"
       exported_signal_name="i1_app_ss_mm_awaddr[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[2]"
       exported_signal_name="i1_app_ss_mm_awaddr[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[3]"
       exported_signal_name="i1_app_ss_mm_awaddr[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[4]"
       exported_signal_name="i1_app_ss_mm_awaddr[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[5]"
       exported_signal_name="i1_app_ss_mm_awaddr[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[6]"
       exported_signal_name="i1_app_ss_mm_awaddr[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[7]"
       exported_signal_name="i1_app_ss_mm_awaddr[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[8]"
       exported_signal_name="i1_app_ss_mm_awaddr[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[9]"
       exported_signal_name="i1_app_ss_mm_awaddr[9]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[10]"
       exported_signal_name="i1_app_ss_mm_awaddr[10]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[11]"
       exported_signal_name="i1_app_ss_mm_awaddr[11]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[12]"
       exported_signal_name="i1_app_ss_mm_awaddr[12]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[13]"
       exported_signal_name="i1_app_ss_mm_awaddr[13]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[14]"
       exported_signal_name="i1_app_ss_mm_awaddr[14]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[15]"
       exported_signal_name="i1_app_ss_mm_awaddr[15]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[16]"
       exported_signal_name="i1_app_ss_mm_awaddr[16]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[17]"
       exported_signal_name="i1_app_ss_mm_awaddr[17]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[18]"
       exported_signal_name="i1_app_ss_mm_awaddr[18]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[19]"
       exported_signal_name="i1_app_ss_mm_awaddr[19]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[20]"
       exported_signal_name="i1_app_ss_mm_awaddr[20]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[21]"
       exported_signal_name="i1_app_ss_mm_awaddr[21]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[22]"
       exported_signal_name="i1_app_ss_mm_awaddr[22]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[23]"
       exported_signal_name="i1_app_ss_mm_awaddr[23]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[24]"
       exported_signal_name="i1_app_ss_mm_awaddr[24]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[25]"
       exported_signal_name="i1_app_ss_mm_awaddr[25]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[26]"
       exported_signal_name="i1_app_ss_mm_awaddr[26]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[27]"
       exported_signal_name="i1_app_ss_mm_awaddr[27]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[28]"
       exported_signal_name="i1_app_ss_mm_awaddr[28]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[29]"
       exported_signal_name="i1_app_ss_mm_awaddr[29]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[30]"
       exported_signal_name="i1_app_ss_mm_awaddr[30]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[31]"
       exported_signal_name="i1_app_ss_mm_awaddr[31]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awaddr[32]"
       exported_signal_name="i1_app_ss_mm_awaddr[32]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[0]"
       exported_signal_name="i1_app_ss_mm_awlen[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[1]"
       exported_signal_name="i1_app_ss_mm_awlen[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[2]"
       exported_signal_name="i1_app_ss_mm_awlen[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[3]"
       exported_signal_name="i1_app_ss_mm_awlen[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[4]"
       exported_signal_name="i1_app_ss_mm_awlen[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[5]"
       exported_signal_name="i1_app_ss_mm_awlen[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[6]"
       exported_signal_name="i1_app_ss_mm_awlen[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlen[7]"
       exported_signal_name="i1_app_ss_mm_awlen[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awsize[0]"
       exported_signal_name="i1_app_ss_mm_awsize[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awsize[1]"
       exported_signal_name="i1_app_ss_mm_awsize[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awsize[2]"
       exported_signal_name="i1_app_ss_mm_awsize[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awburst[0]"
       exported_signal_name="i1_app_ss_mm_awburst[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awburst[1]"
       exported_signal_name="i1_app_ss_mm_awburst[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awlock"
       exported_signal_name="i1_app_ss_mm_awlock"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awcache[0]"
       exported_signal_name="i1_app_ss_mm_awcache[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awcache[1]"
       exported_signal_name="i1_app_ss_mm_awcache[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awcache[2]"
       exported_signal_name="i1_app_ss_mm_awcache[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awcache[3]"
       exported_signal_name="i1_app_ss_mm_awcache[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awprot[0]"
       exported_signal_name="i1_app_ss_mm_awprot[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awprot[1]"
       exported_signal_name="i1_app_ss_mm_awprot[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awprot[2]"
       exported_signal_name="i1_app_ss_mm_awprot[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awqos[0]"
       exported_signal_name="i1_app_ss_mm_awqos[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awqos[1]"
       exported_signal_name="i1_app_ss_mm_awqos[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awqos[2]"
       exported_signal_name="i1_app_ss_mm_awqos[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awqos[3]"
       exported_signal_name="i1_app_ss_mm_awqos[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[0]"
       exported_signal_name="i1_app_ss_mm_awuser[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[1]"
       exported_signal_name="i1_app_ss_mm_awuser[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[2]"
       exported_signal_name="i1_app_ss_mm_awuser[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[3]"
       exported_signal_name="i1_app_ss_mm_awuser[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[4]"
       exported_signal_name="i1_app_ss_mm_awuser[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[5]"
       exported_signal_name="i1_app_ss_mm_awuser[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[6]"
       exported_signal_name="i1_app_ss_mm_awuser[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[7]"
       exported_signal_name="i1_app_ss_mm_awuser[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[8]"
       exported_signal_name="i1_app_ss_mm_awuser[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[9]"
       exported_signal_name="i1_app_ss_mm_awuser[9]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[10]"
       exported_signal_name="i1_app_ss_mm_awuser[10]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[11]"
       exported_signal_name="i1_app_ss_mm_awuser[11]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[12]"
       exported_signal_name="i1_app_ss_mm_awuser[12]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.awuser[13]"
       exported_signal_name="i1_app_ss_mm_awuser[13]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arready"
       exported_signal_name="i1_ss_app_mm_arready"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arvalid"
       exported_signal_name="i1_app_ss_mm_arvalid"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[0]"
       exported_signal_name="i1_app_ss_mm_arid[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[1]"
       exported_signal_name="i1_app_ss_mm_arid[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[2]"
       exported_signal_name="i1_app_ss_mm_arid[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[3]"
       exported_signal_name="i1_app_ss_mm_arid[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[4]"
       exported_signal_name="i1_app_ss_mm_arid[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[5]"
       exported_signal_name="i1_app_ss_mm_arid[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[6]"
       exported_signal_name="i1_app_ss_mm_arid[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[7]"
       exported_signal_name="i1_app_ss_mm_arid[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arid[8]"
       exported_signal_name="i1_app_ss_mm_arid[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[0]"
       exported_signal_name="i1_app_ss_mm_araddr[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[1]"
       exported_signal_name="i1_app_ss_mm_araddr[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[2]"
       exported_signal_name="i1_app_ss_mm_araddr[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[3]"
       exported_signal_name="i1_app_ss_mm_araddr[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[4]"
       exported_signal_name="i1_app_ss_mm_araddr[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[5]"
       exported_signal_name="i1_app_ss_mm_araddr[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[6]"
       exported_signal_name="i1_app_ss_mm_araddr[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[7]"
       exported_signal_name="i1_app_ss_mm_araddr[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[8]"
       exported_signal_name="i1_app_ss_mm_araddr[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[9]"
       exported_signal_name="i1_app_ss_mm_araddr[9]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[10]"
       exported_signal_name="i1_app_ss_mm_araddr[10]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[11]"
       exported_signal_name="i1_app_ss_mm_araddr[11]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[12]"
       exported_signal_name="i1_app_ss_mm_araddr[12]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[13]"
       exported_signal_name="i1_app_ss_mm_araddr[13]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[14]"
       exported_signal_name="i1_app_ss_mm_araddr[14]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[15]"
       exported_signal_name="i1_app_ss_mm_araddr[15]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[16]"
       exported_signal_name="i1_app_ss_mm_araddr[16]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[17]"
       exported_signal_name="i1_app_ss_mm_araddr[17]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[18]"
       exported_signal_name="i1_app_ss_mm_araddr[18]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[19]"
       exported_signal_name="i1_app_ss_mm_araddr[19]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[20]"
       exported_signal_name="i1_app_ss_mm_araddr[20]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[21]"
       exported_signal_name="i1_app_ss_mm_araddr[21]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[22]"
       exported_signal_name="i1_app_ss_mm_araddr[22]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[23]"
       exported_signal_name="i1_app_ss_mm_araddr[23]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[24]"
       exported_signal_name="i1_app_ss_mm_araddr[24]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[25]"
       exported_signal_name="i1_app_ss_mm_araddr[25]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[26]"
       exported_signal_name="i1_app_ss_mm_araddr[26]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[27]"
       exported_signal_name="i1_app_ss_mm_araddr[27]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[28]"
       exported_signal_name="i1_app_ss_mm_araddr[28]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[29]"
       exported_signal_name="i1_app_ss_mm_araddr[29]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[30]"
       exported_signal_name="i1_app_ss_mm_araddr[30]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[31]"
       exported_signal_name="i1_app_ss_mm_araddr[31]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.araddr[32]"
       exported_signal_name="i1_app_ss_mm_araddr[32]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[0]"
       exported_signal_name="i1_app_ss_mm_arlen[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[1]"
       exported_signal_name="i1_app_ss_mm_arlen[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[2]"
       exported_signal_name="i1_app_ss_mm_arlen[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[3]"
       exported_signal_name="i1_app_ss_mm_arlen[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[4]"
       exported_signal_name="i1_app_ss_mm_arlen[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[5]"
       exported_signal_name="i1_app_ss_mm_arlen[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[6]"
       exported_signal_name="i1_app_ss_mm_arlen[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlen[7]"
       exported_signal_name="i1_app_ss_mm_arlen[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arsize[0]"
       exported_signal_name="i1_app_ss_mm_arsize[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arsize[1]"
       exported_signal_name="i1_app_ss_mm_arsize[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arsize[2]"
       exported_signal_name="i1_app_ss_mm_arsize[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arburst[0]"
       exported_signal_name="i1_app_ss_mm_arburst[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arburst[1]"
       exported_signal_name="i1_app_ss_mm_arburst[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arlock"
       exported_signal_name="i1_app_ss_mm_arlock"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arcache[0]"
       exported_signal_name="i1_app_ss_mm_arcache[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arcache[1]"
       exported_signal_name="i1_app_ss_mm_arcache[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arcache[2]"
       exported_signal_name="i1_app_ss_mm_arcache[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arcache[3]"
       exported_signal_name="i1_app_ss_mm_arcache[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arprot[0]"
       exported_signal_name="i1_app_ss_mm_arprot[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arprot[1]"
       exported_signal_name="i1_app_ss_mm_arprot[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arprot[2]"
       exported_signal_name="i1_app_ss_mm_arprot[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arqos[0]"
       exported_signal_name="i1_app_ss_mm_arqos[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arqos[1]"
       exported_signal_name="i1_app_ss_mm_arqos[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arqos[2]"
       exported_signal_name="i1_app_ss_mm_arqos[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.arqos[3]"
       exported_signal_name="i1_app_ss_mm_arqos[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[0]"
       exported_signal_name="i1_app_ss_mm_aruser[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[1]"
       exported_signal_name="i1_app_ss_mm_aruser[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[2]"
       exported_signal_name="i1_app_ss_mm_aruser[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[3]"
       exported_signal_name="i1_app_ss_mm_aruser[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[4]"
       exported_signal_name="i1_app_ss_mm_aruser[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[5]"
       exported_signal_name="i1_app_ss_mm_aruser[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[6]"
       exported_signal_name="i1_app_ss_mm_aruser[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[7]"
       exported_signal_name="i1_app_ss_mm_aruser[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[8]"
       exported_signal_name="i1_app_ss_mm_aruser[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[9]"
       exported_signal_name="i1_app_ss_mm_aruser[9]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[10]"
       exported_signal_name="i1_app_ss_mm_aruser[10]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[11]"
       exported_signal_name="i1_app_ss_mm_aruser[11]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[12]"
       exported_signal_name="i1_app_ss_mm_aruser[12]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.aruser[13]"
       exported_signal_name="i1_app_ss_mm_aruser[13]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wready"
       exported_signal_name="i1_ss_app_mm_wready"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wvalid"
       exported_signal_name="i1_app_ss_mm_wvalid"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[0]"
       exported_signal_name="i1_app_ss_mm_wdata[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[1]"
       exported_signal_name="i1_app_ss_mm_wdata[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[2]"
       exported_signal_name="i1_app_ss_mm_wdata[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[3]"
       exported_signal_name="i1_app_ss_mm_wdata[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[4]"
       exported_signal_name="i1_app_ss_mm_wdata[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[5]"
       exported_signal_name="i1_app_ss_mm_wdata[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[6]"
       exported_signal_name="i1_app_ss_mm_wdata[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[7]"
       exported_signal_name="i1_app_ss_mm_wdata[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[8]"
       exported_signal_name="i1_app_ss_mm_wdata[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[9]"
       exported_signal_name="i1_app_ss_mm_wdata[9]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[10]"
       exported_signal_name="i1_app_ss_mm_wdata[10]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[11]"
       exported_signal_name="i1_app_ss_mm_wdata[11]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[12]"
       exported_signal_name="i1_app_ss_mm_wdata[12]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[13]"
       exported_signal_name="i1_app_ss_mm_wdata[13]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[14]"
       exported_signal_name="i1_app_ss_mm_wdata[14]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[15]"
       exported_signal_name="i1_app_ss_mm_wdata[15]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[16]"
       exported_signal_name="i1_app_ss_mm_wdata[16]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[17]"
       exported_signal_name="i1_app_ss_mm_wdata[17]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[18]"
       exported_signal_name="i1_app_ss_mm_wdata[18]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[19]"
       exported_signal_name="i1_app_ss_mm_wdata[19]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[20]"
       exported_signal_name="i1_app_ss_mm_wdata[20]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[21]"
       exported_signal_name="i1_app_ss_mm_wdata[21]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[22]"
       exported_signal_name="i1_app_ss_mm_wdata[22]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[23]"
       exported_signal_name="i1_app_ss_mm_wdata[23]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[24]"
       exported_signal_name="i1_app_ss_mm_wdata[24]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[25]"
       exported_signal_name="i1_app_ss_mm_wdata[25]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[26]"
       exported_signal_name="i1_app_ss_mm_wdata[26]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[27]"
       exported_signal_name="i1_app_ss_mm_wdata[27]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[28]"
       exported_signal_name="i1_app_ss_mm_wdata[28]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[29]"
       exported_signal_name="i1_app_ss_mm_wdata[29]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[30]"
       exported_signal_name="i1_app_ss_mm_wdata[30]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[31]"
       exported_signal_name="i1_app_ss_mm_wdata[31]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[32]"
       exported_signal_name="i1_app_ss_mm_wdata[32]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[33]"
       exported_signal_name="i1_app_ss_mm_wdata[33]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[34]"
       exported_signal_name="i1_app_ss_mm_wdata[34]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[35]"
       exported_signal_name="i1_app_ss_mm_wdata[35]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[36]"
       exported_signal_name="i1_app_ss_mm_wdata[36]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[37]"
       exported_signal_name="i1_app_ss_mm_wdata[37]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[38]"
       exported_signal_name="i1_app_ss_mm_wdata[38]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[39]"
       exported_signal_name="i1_app_ss_mm_wdata[39]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[40]"
       exported_signal_name="i1_app_ss_mm_wdata[40]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[41]"
       exported_signal_name="i1_app_ss_mm_wdata[41]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[42]"
       exported_signal_name="i1_app_ss_mm_wdata[42]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[43]"
       exported_signal_name="i1_app_ss_mm_wdata[43]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[44]"
       exported_signal_name="i1_app_ss_mm_wdata[44]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[45]"
       exported_signal_name="i1_app_ss_mm_wdata[45]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[46]"
       exported_signal_name="i1_app_ss_mm_wdata[46]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[47]"
       exported_signal_name="i1_app_ss_mm_wdata[47]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[48]"
       exported_signal_name="i1_app_ss_mm_wdata[48]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[49]"
       exported_signal_name="i1_app_ss_mm_wdata[49]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[50]"
       exported_signal_name="i1_app_ss_mm_wdata[50]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[51]"
       exported_signal_name="i1_app_ss_mm_wdata[51]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[52]"
       exported_signal_name="i1_app_ss_mm_wdata[52]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[53]"
       exported_signal_name="i1_app_ss_mm_wdata[53]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[54]"
       exported_signal_name="i1_app_ss_mm_wdata[54]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[55]"
       exported_signal_name="i1_app_ss_mm_wdata[55]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[56]"
       exported_signal_name="i1_app_ss_mm_wdata[56]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[57]"
       exported_signal_name="i1_app_ss_mm_wdata[57]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[58]"
       exported_signal_name="i1_app_ss_mm_wdata[58]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[59]"
       exported_signal_name="i1_app_ss_mm_wdata[59]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[60]"
       exported_signal_name="i1_app_ss_mm_wdata[60]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[61]"
       exported_signal_name="i1_app_ss_mm_wdata[61]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[62]"
       exported_signal_name="i1_app_ss_mm_wdata[62]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[63]"
       exported_signal_name="i1_app_ss_mm_wdata[63]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[64]"
       exported_signal_name="i1_app_ss_mm_wdata[64]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[65]"
       exported_signal_name="i1_app_ss_mm_wdata[65]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[66]"
       exported_signal_name="i1_app_ss_mm_wdata[66]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[67]"
       exported_signal_name="i1_app_ss_mm_wdata[67]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[68]"
       exported_signal_name="i1_app_ss_mm_wdata[68]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[69]"
       exported_signal_name="i1_app_ss_mm_wdata[69]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[70]"
       exported_signal_name="i1_app_ss_mm_wdata[70]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[71]"
       exported_signal_name="i1_app_ss_mm_wdata[71]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[72]"
       exported_signal_name="i1_app_ss_mm_wdata[72]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[73]"
       exported_signal_name="i1_app_ss_mm_wdata[73]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[74]"
       exported_signal_name="i1_app_ss_mm_wdata[74]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[75]"
       exported_signal_name="i1_app_ss_mm_wdata[75]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[76]"
       exported_signal_name="i1_app_ss_mm_wdata[76]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[77]"
       exported_signal_name="i1_app_ss_mm_wdata[77]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[78]"
       exported_signal_name="i1_app_ss_mm_wdata[78]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[79]"
       exported_signal_name="i1_app_ss_mm_wdata[79]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[80]"
       exported_signal_name="i1_app_ss_mm_wdata[80]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[81]"
       exported_signal_name="i1_app_ss_mm_wdata[81]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[82]"
       exported_signal_name="i1_app_ss_mm_wdata[82]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[83]"
       exported_signal_name="i1_app_ss_mm_wdata[83]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[84]"
       exported_signal_name="i1_app_ss_mm_wdata[84]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[85]"
       exported_signal_name="i1_app_ss_mm_wdata[85]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[86]"
       exported_signal_name="i1_app_ss_mm_wdata[86]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[87]"
       exported_signal_name="i1_app_ss_mm_wdata[87]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[88]"
       exported_signal_name="i1_app_ss_mm_wdata[88]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[89]"
       exported_signal_name="i1_app_ss_mm_wdata[89]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[90]"
       exported_signal_name="i1_app_ss_mm_wdata[90]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[91]"
       exported_signal_name="i1_app_ss_mm_wdata[91]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[92]"
       exported_signal_name="i1_app_ss_mm_wdata[92]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[93]"
       exported_signal_name="i1_app_ss_mm_wdata[93]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[94]"
       exported_signal_name="i1_app_ss_mm_wdata[94]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[95]"
       exported_signal_name="i1_app_ss_mm_wdata[95]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[96]"
       exported_signal_name="i1_app_ss_mm_wdata[96]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[97]"
       exported_signal_name="i1_app_ss_mm_wdata[97]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[98]"
       exported_signal_name="i1_app_ss_mm_wdata[98]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[99]"
       exported_signal_name="i1_app_ss_mm_wdata[99]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[100]"
       exported_signal_name="i1_app_ss_mm_wdata[100]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[101]"
       exported_signal_name="i1_app_ss_mm_wdata[101]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[102]"
       exported_signal_name="i1_app_ss_mm_wdata[102]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[103]"
       exported_signal_name="i1_app_ss_mm_wdata[103]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[104]"
       exported_signal_name="i1_app_ss_mm_wdata[104]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[105]"
       exported_signal_name="i1_app_ss_mm_wdata[105]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[106]"
       exported_signal_name="i1_app_ss_mm_wdata[106]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[107]"
       exported_signal_name="i1_app_ss_mm_wdata[107]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[108]"
       exported_signal_name="i1_app_ss_mm_wdata[108]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[109]"
       exported_signal_name="i1_app_ss_mm_wdata[109]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[110]"
       exported_signal_name="i1_app_ss_mm_wdata[110]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[111]"
       exported_signal_name="i1_app_ss_mm_wdata[111]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[112]"
       exported_signal_name="i1_app_ss_mm_wdata[112]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[113]"
       exported_signal_name="i1_app_ss_mm_wdata[113]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[114]"
       exported_signal_name="i1_app_ss_mm_wdata[114]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[115]"
       exported_signal_name="i1_app_ss_mm_wdata[115]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[116]"
       exported_signal_name="i1_app_ss_mm_wdata[116]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[117]"
       exported_signal_name="i1_app_ss_mm_wdata[117]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[118]"
       exported_signal_name="i1_app_ss_mm_wdata[118]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[119]"
       exported_signal_name="i1_app_ss_mm_wdata[119]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[120]"
       exported_signal_name="i1_app_ss_mm_wdata[120]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[121]"
       exported_signal_name="i1_app_ss_mm_wdata[121]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[122]"
       exported_signal_name="i1_app_ss_mm_wdata[122]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[123]"
       exported_signal_name="i1_app_ss_mm_wdata[123]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[124]"
       exported_signal_name="i1_app_ss_mm_wdata[124]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[125]"
       exported_signal_name="i1_app_ss_mm_wdata[125]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[126]"
       exported_signal_name="i1_app_ss_mm_wdata[126]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[127]"
       exported_signal_name="i1_app_ss_mm_wdata[127]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[128]"
       exported_signal_name="i1_app_ss_mm_wdata[128]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[129]"
       exported_signal_name="i1_app_ss_mm_wdata[129]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[130]"
       exported_signal_name="i1_app_ss_mm_wdata[130]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[131]"
       exported_signal_name="i1_app_ss_mm_wdata[131]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[132]"
       exported_signal_name="i1_app_ss_mm_wdata[132]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[133]"
       exported_signal_name="i1_app_ss_mm_wdata[133]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[134]"
       exported_signal_name="i1_app_ss_mm_wdata[134]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[135]"
       exported_signal_name="i1_app_ss_mm_wdata[135]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[136]"
       exported_signal_name="i1_app_ss_mm_wdata[136]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[137]"
       exported_signal_name="i1_app_ss_mm_wdata[137]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[138]"
       exported_signal_name="i1_app_ss_mm_wdata[138]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[139]"
       exported_signal_name="i1_app_ss_mm_wdata[139]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[140]"
       exported_signal_name="i1_app_ss_mm_wdata[140]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[141]"
       exported_signal_name="i1_app_ss_mm_wdata[141]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[142]"
       exported_signal_name="i1_app_ss_mm_wdata[142]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[143]"
       exported_signal_name="i1_app_ss_mm_wdata[143]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[144]"
       exported_signal_name="i1_app_ss_mm_wdata[144]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[145]"
       exported_signal_name="i1_app_ss_mm_wdata[145]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[146]"
       exported_signal_name="i1_app_ss_mm_wdata[146]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[147]"
       exported_signal_name="i1_app_ss_mm_wdata[147]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[148]"
       exported_signal_name="i1_app_ss_mm_wdata[148]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[149]"
       exported_signal_name="i1_app_ss_mm_wdata[149]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[150]"
       exported_signal_name="i1_app_ss_mm_wdata[150]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[151]"
       exported_signal_name="i1_app_ss_mm_wdata[151]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[152]"
       exported_signal_name="i1_app_ss_mm_wdata[152]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[153]"
       exported_signal_name="i1_app_ss_mm_wdata[153]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[154]"
       exported_signal_name="i1_app_ss_mm_wdata[154]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[155]"
       exported_signal_name="i1_app_ss_mm_wdata[155]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[156]"
       exported_signal_name="i1_app_ss_mm_wdata[156]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[157]"
       exported_signal_name="i1_app_ss_mm_wdata[157]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[158]"
       exported_signal_name="i1_app_ss_mm_wdata[158]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[159]"
       exported_signal_name="i1_app_ss_mm_wdata[159]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[160]"
       exported_signal_name="i1_app_ss_mm_wdata[160]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[161]"
       exported_signal_name="i1_app_ss_mm_wdata[161]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[162]"
       exported_signal_name="i1_app_ss_mm_wdata[162]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[163]"
       exported_signal_name="i1_app_ss_mm_wdata[163]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[164]"
       exported_signal_name="i1_app_ss_mm_wdata[164]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[165]"
       exported_signal_name="i1_app_ss_mm_wdata[165]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[166]"
       exported_signal_name="i1_app_ss_mm_wdata[166]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[167]"
       exported_signal_name="i1_app_ss_mm_wdata[167]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[168]"
       exported_signal_name="i1_app_ss_mm_wdata[168]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[169]"
       exported_signal_name="i1_app_ss_mm_wdata[169]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[170]"
       exported_signal_name="i1_app_ss_mm_wdata[170]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[171]"
       exported_signal_name="i1_app_ss_mm_wdata[171]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[172]"
       exported_signal_name="i1_app_ss_mm_wdata[172]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[173]"
       exported_signal_name="i1_app_ss_mm_wdata[173]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[174]"
       exported_signal_name="i1_app_ss_mm_wdata[174]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[175]"
       exported_signal_name="i1_app_ss_mm_wdata[175]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[176]"
       exported_signal_name="i1_app_ss_mm_wdata[176]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[177]"
       exported_signal_name="i1_app_ss_mm_wdata[177]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[178]"
       exported_signal_name="i1_app_ss_mm_wdata[178]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[179]"
       exported_signal_name="i1_app_ss_mm_wdata[179]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[180]"
       exported_signal_name="i1_app_ss_mm_wdata[180]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[181]"
       exported_signal_name="i1_app_ss_mm_wdata[181]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[182]"
       exported_signal_name="i1_app_ss_mm_wdata[182]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[183]"
       exported_signal_name="i1_app_ss_mm_wdata[183]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[184]"
       exported_signal_name="i1_app_ss_mm_wdata[184]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[185]"
       exported_signal_name="i1_app_ss_mm_wdata[185]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[186]"
       exported_signal_name="i1_app_ss_mm_wdata[186]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[187]"
       exported_signal_name="i1_app_ss_mm_wdata[187]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[188]"
       exported_signal_name="i1_app_ss_mm_wdata[188]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[189]"
       exported_signal_name="i1_app_ss_mm_wdata[189]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[190]"
       exported_signal_name="i1_app_ss_mm_wdata[190]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[191]"
       exported_signal_name="i1_app_ss_mm_wdata[191]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[192]"
       exported_signal_name="i1_app_ss_mm_wdata[192]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[193]"
       exported_signal_name="i1_app_ss_mm_wdata[193]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[194]"
       exported_signal_name="i1_app_ss_mm_wdata[194]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[195]"
       exported_signal_name="i1_app_ss_mm_wdata[195]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[196]"
       exported_signal_name="i1_app_ss_mm_wdata[196]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[197]"
       exported_signal_name="i1_app_ss_mm_wdata[197]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[198]"
       exported_signal_name="i1_app_ss_mm_wdata[198]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[199]"
       exported_signal_name="i1_app_ss_mm_wdata[199]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[200]"
       exported_signal_name="i1_app_ss_mm_wdata[200]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[201]"
       exported_signal_name="i1_app_ss_mm_wdata[201]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[202]"
       exported_signal_name="i1_app_ss_mm_wdata[202]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[203]"
       exported_signal_name="i1_app_ss_mm_wdata[203]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[204]"
       exported_signal_name="i1_app_ss_mm_wdata[204]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[205]"
       exported_signal_name="i1_app_ss_mm_wdata[205]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[206]"
       exported_signal_name="i1_app_ss_mm_wdata[206]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[207]"
       exported_signal_name="i1_app_ss_mm_wdata[207]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[208]"
       exported_signal_name="i1_app_ss_mm_wdata[208]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[209]"
       exported_signal_name="i1_app_ss_mm_wdata[209]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[210]"
       exported_signal_name="i1_app_ss_mm_wdata[210]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[211]"
       exported_signal_name="i1_app_ss_mm_wdata[211]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[212]"
       exported_signal_name="i1_app_ss_mm_wdata[212]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[213]"
       exported_signal_name="i1_app_ss_mm_wdata[213]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[214]"
       exported_signal_name="i1_app_ss_mm_wdata[214]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[215]"
       exported_signal_name="i1_app_ss_mm_wdata[215]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[216]"
       exported_signal_name="i1_app_ss_mm_wdata[216]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[217]"
       exported_signal_name="i1_app_ss_mm_wdata[217]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[218]"
       exported_signal_name="i1_app_ss_mm_wdata[218]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[219]"
       exported_signal_name="i1_app_ss_mm_wdata[219]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[220]"
       exported_signal_name="i1_app_ss_mm_wdata[220]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[221]"
       exported_signal_name="i1_app_ss_mm_wdata[221]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[222]"
       exported_signal_name="i1_app_ss_mm_wdata[222]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[223]"
       exported_signal_name="i1_app_ss_mm_wdata[223]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[224]"
       exported_signal_name="i1_app_ss_mm_wdata[224]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[225]"
       exported_signal_name="i1_app_ss_mm_wdata[225]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[226]"
       exported_signal_name="i1_app_ss_mm_wdata[226]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[227]"
       exported_signal_name="i1_app_ss_mm_wdata[227]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[228]"
       exported_signal_name="i1_app_ss_mm_wdata[228]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[229]"
       exported_signal_name="i1_app_ss_mm_wdata[229]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[230]"
       exported_signal_name="i1_app_ss_mm_wdata[230]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[231]"
       exported_signal_name="i1_app_ss_mm_wdata[231]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[232]"
       exported_signal_name="i1_app_ss_mm_wdata[232]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[233]"
       exported_signal_name="i1_app_ss_mm_wdata[233]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[234]"
       exported_signal_name="i1_app_ss_mm_wdata[234]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[235]"
       exported_signal_name="i1_app_ss_mm_wdata[235]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[236]"
       exported_signal_name="i1_app_ss_mm_wdata[236]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[237]"
       exported_signal_name="i1_app_ss_mm_wdata[237]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[238]"
       exported_signal_name="i1_app_ss_mm_wdata[238]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[239]"
       exported_signal_name="i1_app_ss_mm_wdata[239]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[240]"
       exported_signal_name="i1_app_ss_mm_wdata[240]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[241]"
       exported_signal_name="i1_app_ss_mm_wdata[241]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[242]"
       exported_signal_name="i1_app_ss_mm_wdata[242]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[243]"
       exported_signal_name="i1_app_ss_mm_wdata[243]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[244]"
       exported_signal_name="i1_app_ss_mm_wdata[244]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[245]"
       exported_signal_name="i1_app_ss_mm_wdata[245]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[246]"
       exported_signal_name="i1_app_ss_mm_wdata[246]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[247]"
       exported_signal_name="i1_app_ss_mm_wdata[247]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[248]"
       exported_signal_name="i1_app_ss_mm_wdata[248]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[249]"
       exported_signal_name="i1_app_ss_mm_wdata[249]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[250]"
       exported_signal_name="i1_app_ss_mm_wdata[250]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[251]"
       exported_signal_name="i1_app_ss_mm_wdata[251]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[252]"
       exported_signal_name="i1_app_ss_mm_wdata[252]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[253]"
       exported_signal_name="i1_app_ss_mm_wdata[253]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[254]"
       exported_signal_name="i1_app_ss_mm_wdata[254]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[255]"
       exported_signal_name="i1_app_ss_mm_wdata[255]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[256]"
       exported_signal_name="i1_app_ss_mm_wdata[256]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[257]"
       exported_signal_name="i1_app_ss_mm_wdata[257]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[258]"
       exported_signal_name="i1_app_ss_mm_wdata[258]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[259]"
       exported_signal_name="i1_app_ss_mm_wdata[259]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[260]"
       exported_signal_name="i1_app_ss_mm_wdata[260]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[261]"
       exported_signal_name="i1_app_ss_mm_wdata[261]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[262]"
       exported_signal_name="i1_app_ss_mm_wdata[262]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[263]"
       exported_signal_name="i1_app_ss_mm_wdata[263]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[264]"
       exported_signal_name="i1_app_ss_mm_wdata[264]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[265]"
       exported_signal_name="i1_app_ss_mm_wdata[265]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[266]"
       exported_signal_name="i1_app_ss_mm_wdata[266]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[267]"
       exported_signal_name="i1_app_ss_mm_wdata[267]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[268]"
       exported_signal_name="i1_app_ss_mm_wdata[268]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[269]"
       exported_signal_name="i1_app_ss_mm_wdata[269]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[270]"
       exported_signal_name="i1_app_ss_mm_wdata[270]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[271]"
       exported_signal_name="i1_app_ss_mm_wdata[271]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[272]"
       exported_signal_name="i1_app_ss_mm_wdata[272]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[273]"
       exported_signal_name="i1_app_ss_mm_wdata[273]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[274]"
       exported_signal_name="i1_app_ss_mm_wdata[274]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[275]"
       exported_signal_name="i1_app_ss_mm_wdata[275]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[276]"
       exported_signal_name="i1_app_ss_mm_wdata[276]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[277]"
       exported_signal_name="i1_app_ss_mm_wdata[277]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[278]"
       exported_signal_name="i1_app_ss_mm_wdata[278]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[279]"
       exported_signal_name="i1_app_ss_mm_wdata[279]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[280]"
       exported_signal_name="i1_app_ss_mm_wdata[280]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[281]"
       exported_signal_name="i1_app_ss_mm_wdata[281]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[282]"
       exported_signal_name="i1_app_ss_mm_wdata[282]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[283]"
       exported_signal_name="i1_app_ss_mm_wdata[283]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[284]"
       exported_signal_name="i1_app_ss_mm_wdata[284]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[285]"
       exported_signal_name="i1_app_ss_mm_wdata[285]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[286]"
       exported_signal_name="i1_app_ss_mm_wdata[286]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[287]"
       exported_signal_name="i1_app_ss_mm_wdata[287]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[288]"
       exported_signal_name="i1_app_ss_mm_wdata[288]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[289]"
       exported_signal_name="i1_app_ss_mm_wdata[289]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[290]"
       exported_signal_name="i1_app_ss_mm_wdata[290]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[291]"
       exported_signal_name="i1_app_ss_mm_wdata[291]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[292]"
       exported_signal_name="i1_app_ss_mm_wdata[292]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[293]"
       exported_signal_name="i1_app_ss_mm_wdata[293]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[294]"
       exported_signal_name="i1_app_ss_mm_wdata[294]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[295]"
       exported_signal_name="i1_app_ss_mm_wdata[295]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[296]"
       exported_signal_name="i1_app_ss_mm_wdata[296]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[297]"
       exported_signal_name="i1_app_ss_mm_wdata[297]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[298]"
       exported_signal_name="i1_app_ss_mm_wdata[298]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[299]"
       exported_signal_name="i1_app_ss_mm_wdata[299]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[300]"
       exported_signal_name="i1_app_ss_mm_wdata[300]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[301]"
       exported_signal_name="i1_app_ss_mm_wdata[301]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[302]"
       exported_signal_name="i1_app_ss_mm_wdata[302]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[303]"
       exported_signal_name="i1_app_ss_mm_wdata[303]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[304]"
       exported_signal_name="i1_app_ss_mm_wdata[304]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[305]"
       exported_signal_name="i1_app_ss_mm_wdata[305]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[306]"
       exported_signal_name="i1_app_ss_mm_wdata[306]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[307]"
       exported_signal_name="i1_app_ss_mm_wdata[307]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[308]"
       exported_signal_name="i1_app_ss_mm_wdata[308]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[309]"
       exported_signal_name="i1_app_ss_mm_wdata[309]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[310]"
       exported_signal_name="i1_app_ss_mm_wdata[310]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[311]"
       exported_signal_name="i1_app_ss_mm_wdata[311]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[312]"
       exported_signal_name="i1_app_ss_mm_wdata[312]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[313]"
       exported_signal_name="i1_app_ss_mm_wdata[313]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[314]"
       exported_signal_name="i1_app_ss_mm_wdata[314]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[315]"
       exported_signal_name="i1_app_ss_mm_wdata[315]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[316]"
       exported_signal_name="i1_app_ss_mm_wdata[316]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[317]"
       exported_signal_name="i1_app_ss_mm_wdata[317]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[318]"
       exported_signal_name="i1_app_ss_mm_wdata[318]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[319]"
       exported_signal_name="i1_app_ss_mm_wdata[319]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[320]"
       exported_signal_name="i1_app_ss_mm_wdata[320]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[321]"
       exported_signal_name="i1_app_ss_mm_wdata[321]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[322]"
       exported_signal_name="i1_app_ss_mm_wdata[322]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[323]"
       exported_signal_name="i1_app_ss_mm_wdata[323]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[324]"
       exported_signal_name="i1_app_ss_mm_wdata[324]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[325]"
       exported_signal_name="i1_app_ss_mm_wdata[325]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[326]"
       exported_signal_name="i1_app_ss_mm_wdata[326]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[327]"
       exported_signal_name="i1_app_ss_mm_wdata[327]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[328]"
       exported_signal_name="i1_app_ss_mm_wdata[328]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[329]"
       exported_signal_name="i1_app_ss_mm_wdata[329]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[330]"
       exported_signal_name="i1_app_ss_mm_wdata[330]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[331]"
       exported_signal_name="i1_app_ss_mm_wdata[331]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[332]"
       exported_signal_name="i1_app_ss_mm_wdata[332]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[333]"
       exported_signal_name="i1_app_ss_mm_wdata[333]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[334]"
       exported_signal_name="i1_app_ss_mm_wdata[334]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[335]"
       exported_signal_name="i1_app_ss_mm_wdata[335]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[336]"
       exported_signal_name="i1_app_ss_mm_wdata[336]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[337]"
       exported_signal_name="i1_app_ss_mm_wdata[337]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[338]"
       exported_signal_name="i1_app_ss_mm_wdata[338]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[339]"
       exported_signal_name="i1_app_ss_mm_wdata[339]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[340]"
       exported_signal_name="i1_app_ss_mm_wdata[340]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[341]"
       exported_signal_name="i1_app_ss_mm_wdata[341]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[342]"
       exported_signal_name="i1_app_ss_mm_wdata[342]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[343]"
       exported_signal_name="i1_app_ss_mm_wdata[343]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[344]"
       exported_signal_name="i1_app_ss_mm_wdata[344]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[345]"
       exported_signal_name="i1_app_ss_mm_wdata[345]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[346]"
       exported_signal_name="i1_app_ss_mm_wdata[346]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[347]"
       exported_signal_name="i1_app_ss_mm_wdata[347]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[348]"
       exported_signal_name="i1_app_ss_mm_wdata[348]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[349]"
       exported_signal_name="i1_app_ss_mm_wdata[349]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[350]"
       exported_signal_name="i1_app_ss_mm_wdata[350]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[351]"
       exported_signal_name="i1_app_ss_mm_wdata[351]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[352]"
       exported_signal_name="i1_app_ss_mm_wdata[352]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[353]"
       exported_signal_name="i1_app_ss_mm_wdata[353]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[354]"
       exported_signal_name="i1_app_ss_mm_wdata[354]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[355]"
       exported_signal_name="i1_app_ss_mm_wdata[355]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[356]"
       exported_signal_name="i1_app_ss_mm_wdata[356]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[357]"
       exported_signal_name="i1_app_ss_mm_wdata[357]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[358]"
       exported_signal_name="i1_app_ss_mm_wdata[358]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[359]"
       exported_signal_name="i1_app_ss_mm_wdata[359]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[360]"
       exported_signal_name="i1_app_ss_mm_wdata[360]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[361]"
       exported_signal_name="i1_app_ss_mm_wdata[361]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[362]"
       exported_signal_name="i1_app_ss_mm_wdata[362]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[363]"
       exported_signal_name="i1_app_ss_mm_wdata[363]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[364]"
       exported_signal_name="i1_app_ss_mm_wdata[364]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[365]"
       exported_signal_name="i1_app_ss_mm_wdata[365]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[366]"
       exported_signal_name="i1_app_ss_mm_wdata[366]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[367]"
       exported_signal_name="i1_app_ss_mm_wdata[367]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[368]"
       exported_signal_name="i1_app_ss_mm_wdata[368]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[369]"
       exported_signal_name="i1_app_ss_mm_wdata[369]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[370]"
       exported_signal_name="i1_app_ss_mm_wdata[370]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[371]"
       exported_signal_name="i1_app_ss_mm_wdata[371]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[372]"
       exported_signal_name="i1_app_ss_mm_wdata[372]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[373]"
       exported_signal_name="i1_app_ss_mm_wdata[373]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[374]"
       exported_signal_name="i1_app_ss_mm_wdata[374]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[375]"
       exported_signal_name="i1_app_ss_mm_wdata[375]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[376]"
       exported_signal_name="i1_app_ss_mm_wdata[376]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[377]"
       exported_signal_name="i1_app_ss_mm_wdata[377]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[378]"
       exported_signal_name="i1_app_ss_mm_wdata[378]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[379]"
       exported_signal_name="i1_app_ss_mm_wdata[379]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[380]"
       exported_signal_name="i1_app_ss_mm_wdata[380]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[381]"
       exported_signal_name="i1_app_ss_mm_wdata[381]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[382]"
       exported_signal_name="i1_app_ss_mm_wdata[382]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[383]"
       exported_signal_name="i1_app_ss_mm_wdata[383]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[384]"
       exported_signal_name="i1_app_ss_mm_wdata[384]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[385]"
       exported_signal_name="i1_app_ss_mm_wdata[385]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[386]"
       exported_signal_name="i1_app_ss_mm_wdata[386]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[387]"
       exported_signal_name="i1_app_ss_mm_wdata[387]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[388]"
       exported_signal_name="i1_app_ss_mm_wdata[388]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[389]"
       exported_signal_name="i1_app_ss_mm_wdata[389]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[390]"
       exported_signal_name="i1_app_ss_mm_wdata[390]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[391]"
       exported_signal_name="i1_app_ss_mm_wdata[391]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[392]"
       exported_signal_name="i1_app_ss_mm_wdata[392]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[393]"
       exported_signal_name="i1_app_ss_mm_wdata[393]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[394]"
       exported_signal_name="i1_app_ss_mm_wdata[394]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[395]"
       exported_signal_name="i1_app_ss_mm_wdata[395]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[396]"
       exported_signal_name="i1_app_ss_mm_wdata[396]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[397]"
       exported_signal_name="i1_app_ss_mm_wdata[397]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[398]"
       exported_signal_name="i1_app_ss_mm_wdata[398]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[399]"
       exported_signal_name="i1_app_ss_mm_wdata[399]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[400]"
       exported_signal_name="i1_app_ss_mm_wdata[400]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[401]"
       exported_signal_name="i1_app_ss_mm_wdata[401]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[402]"
       exported_signal_name="i1_app_ss_mm_wdata[402]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[403]"
       exported_signal_name="i1_app_ss_mm_wdata[403]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[404]"
       exported_signal_name="i1_app_ss_mm_wdata[404]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[405]"
       exported_signal_name="i1_app_ss_mm_wdata[405]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[406]"
       exported_signal_name="i1_app_ss_mm_wdata[406]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[407]"
       exported_signal_name="i1_app_ss_mm_wdata[407]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[408]"
       exported_signal_name="i1_app_ss_mm_wdata[408]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[409]"
       exported_signal_name="i1_app_ss_mm_wdata[409]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[410]"
       exported_signal_name="i1_app_ss_mm_wdata[410]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[411]"
       exported_signal_name="i1_app_ss_mm_wdata[411]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[412]"
       exported_signal_name="i1_app_ss_mm_wdata[412]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[413]"
       exported_signal_name="i1_app_ss_mm_wdata[413]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[414]"
       exported_signal_name="i1_app_ss_mm_wdata[414]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[415]"
       exported_signal_name="i1_app_ss_mm_wdata[415]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[416]"
       exported_signal_name="i1_app_ss_mm_wdata[416]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[417]"
       exported_signal_name="i1_app_ss_mm_wdata[417]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[418]"
       exported_signal_name="i1_app_ss_mm_wdata[418]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[419]"
       exported_signal_name="i1_app_ss_mm_wdata[419]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[420]"
       exported_signal_name="i1_app_ss_mm_wdata[420]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[421]"
       exported_signal_name="i1_app_ss_mm_wdata[421]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[422]"
       exported_signal_name="i1_app_ss_mm_wdata[422]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[423]"
       exported_signal_name="i1_app_ss_mm_wdata[423]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[424]"
       exported_signal_name="i1_app_ss_mm_wdata[424]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[425]"
       exported_signal_name="i1_app_ss_mm_wdata[425]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[426]"
       exported_signal_name="i1_app_ss_mm_wdata[426]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[427]"
       exported_signal_name="i1_app_ss_mm_wdata[427]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[428]"
       exported_signal_name="i1_app_ss_mm_wdata[428]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[429]"
       exported_signal_name="i1_app_ss_mm_wdata[429]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[430]"
       exported_signal_name="i1_app_ss_mm_wdata[430]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[431]"
       exported_signal_name="i1_app_ss_mm_wdata[431]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[432]"
       exported_signal_name="i1_app_ss_mm_wdata[432]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[433]"
       exported_signal_name="i1_app_ss_mm_wdata[433]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[434]"
       exported_signal_name="i1_app_ss_mm_wdata[434]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[435]"
       exported_signal_name="i1_app_ss_mm_wdata[435]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[436]"
       exported_signal_name="i1_app_ss_mm_wdata[436]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[437]"
       exported_signal_name="i1_app_ss_mm_wdata[437]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[438]"
       exported_signal_name="i1_app_ss_mm_wdata[438]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[439]"
       exported_signal_name="i1_app_ss_mm_wdata[439]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[440]"
       exported_signal_name="i1_app_ss_mm_wdata[440]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[441]"
       exported_signal_name="i1_app_ss_mm_wdata[441]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[442]"
       exported_signal_name="i1_app_ss_mm_wdata[442]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[443]"
       exported_signal_name="i1_app_ss_mm_wdata[443]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[444]"
       exported_signal_name="i1_app_ss_mm_wdata[444]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[445]"
       exported_signal_name="i1_app_ss_mm_wdata[445]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[446]"
       exported_signal_name="i1_app_ss_mm_wdata[446]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[447]"
       exported_signal_name="i1_app_ss_mm_wdata[447]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[448]"
       exported_signal_name="i1_app_ss_mm_wdata[448]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[449]"
       exported_signal_name="i1_app_ss_mm_wdata[449]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[450]"
       exported_signal_name="i1_app_ss_mm_wdata[450]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[451]"
       exported_signal_name="i1_app_ss_mm_wdata[451]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[452]"
       exported_signal_name="i1_app_ss_mm_wdata[452]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[453]"
       exported_signal_name="i1_app_ss_mm_wdata[453]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[454]"
       exported_signal_name="i1_app_ss_mm_wdata[454]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[455]"
       exported_signal_name="i1_app_ss_mm_wdata[455]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[456]"
       exported_signal_name="i1_app_ss_mm_wdata[456]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[457]"
       exported_signal_name="i1_app_ss_mm_wdata[457]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[458]"
       exported_signal_name="i1_app_ss_mm_wdata[458]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[459]"
       exported_signal_name="i1_app_ss_mm_wdata[459]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[460]"
       exported_signal_name="i1_app_ss_mm_wdata[460]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[461]"
       exported_signal_name="i1_app_ss_mm_wdata[461]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[462]"
       exported_signal_name="i1_app_ss_mm_wdata[462]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[463]"
       exported_signal_name="i1_app_ss_mm_wdata[463]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[464]"
       exported_signal_name="i1_app_ss_mm_wdata[464]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[465]"
       exported_signal_name="i1_app_ss_mm_wdata[465]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[466]"
       exported_signal_name="i1_app_ss_mm_wdata[466]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[467]"
       exported_signal_name="i1_app_ss_mm_wdata[467]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[468]"
       exported_signal_name="i1_app_ss_mm_wdata[468]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[469]"
       exported_signal_name="i1_app_ss_mm_wdata[469]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[470]"
       exported_signal_name="i1_app_ss_mm_wdata[470]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[471]"
       exported_signal_name="i1_app_ss_mm_wdata[471]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[472]"
       exported_signal_name="i1_app_ss_mm_wdata[472]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[473]"
       exported_signal_name="i1_app_ss_mm_wdata[473]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[474]"
       exported_signal_name="i1_app_ss_mm_wdata[474]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[475]"
       exported_signal_name="i1_app_ss_mm_wdata[475]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[476]"
       exported_signal_name="i1_app_ss_mm_wdata[476]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[477]"
       exported_signal_name="i1_app_ss_mm_wdata[477]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[478]"
       exported_signal_name="i1_app_ss_mm_wdata[478]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[479]"
       exported_signal_name="i1_app_ss_mm_wdata[479]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[480]"
       exported_signal_name="i1_app_ss_mm_wdata[480]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[481]"
       exported_signal_name="i1_app_ss_mm_wdata[481]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[482]"
       exported_signal_name="i1_app_ss_mm_wdata[482]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[483]"
       exported_signal_name="i1_app_ss_mm_wdata[483]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[484]"
       exported_signal_name="i1_app_ss_mm_wdata[484]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[485]"
       exported_signal_name="i1_app_ss_mm_wdata[485]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[486]"
       exported_signal_name="i1_app_ss_mm_wdata[486]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[487]"
       exported_signal_name="i1_app_ss_mm_wdata[487]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[488]"
       exported_signal_name="i1_app_ss_mm_wdata[488]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[489]"
       exported_signal_name="i1_app_ss_mm_wdata[489]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[490]"
       exported_signal_name="i1_app_ss_mm_wdata[490]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[491]"
       exported_signal_name="i1_app_ss_mm_wdata[491]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[492]"
       exported_signal_name="i1_app_ss_mm_wdata[492]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[493]"
       exported_signal_name="i1_app_ss_mm_wdata[493]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[494]"
       exported_signal_name="i1_app_ss_mm_wdata[494]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[495]"
       exported_signal_name="i1_app_ss_mm_wdata[495]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[496]"
       exported_signal_name="i1_app_ss_mm_wdata[496]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[497]"
       exported_signal_name="i1_app_ss_mm_wdata[497]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[498]"
       exported_signal_name="i1_app_ss_mm_wdata[498]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[499]"
       exported_signal_name="i1_app_ss_mm_wdata[499]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[500]"
       exported_signal_name="i1_app_ss_mm_wdata[500]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[501]"
       exported_signal_name="i1_app_ss_mm_wdata[501]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[502]"
       exported_signal_name="i1_app_ss_mm_wdata[502]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[503]"
       exported_signal_name="i1_app_ss_mm_wdata[503]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[504]"
       exported_signal_name="i1_app_ss_mm_wdata[504]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[505]"
       exported_signal_name="i1_app_ss_mm_wdata[505]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[506]"
       exported_signal_name="i1_app_ss_mm_wdata[506]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[507]"
       exported_signal_name="i1_app_ss_mm_wdata[507]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[508]"
       exported_signal_name="i1_app_ss_mm_wdata[508]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[509]"
       exported_signal_name="i1_app_ss_mm_wdata[509]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[510]"
       exported_signal_name="i1_app_ss_mm_wdata[510]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wdata[511]"
       exported_signal_name="i1_app_ss_mm_wdata[511]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[0]"
       exported_signal_name="i1_app_ss_mm_wstrb[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[1]"
       exported_signal_name="i1_app_ss_mm_wstrb[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[2]"
       exported_signal_name="i1_app_ss_mm_wstrb[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[3]"
       exported_signal_name="i1_app_ss_mm_wstrb[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[4]"
       exported_signal_name="i1_app_ss_mm_wstrb[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[5]"
       exported_signal_name="i1_app_ss_mm_wstrb[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[6]"
       exported_signal_name="i1_app_ss_mm_wstrb[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[7]"
       exported_signal_name="i1_app_ss_mm_wstrb[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[8]"
       exported_signal_name="i1_app_ss_mm_wstrb[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[9]"
       exported_signal_name="i1_app_ss_mm_wstrb[9]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[10]"
       exported_signal_name="i1_app_ss_mm_wstrb[10]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[11]"
       exported_signal_name="i1_app_ss_mm_wstrb[11]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[12]"
       exported_signal_name="i1_app_ss_mm_wstrb[12]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[13]"
       exported_signal_name="i1_app_ss_mm_wstrb[13]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[14]"
       exported_signal_name="i1_app_ss_mm_wstrb[14]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[15]"
       exported_signal_name="i1_app_ss_mm_wstrb[15]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[16]"
       exported_signal_name="i1_app_ss_mm_wstrb[16]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[17]"
       exported_signal_name="i1_app_ss_mm_wstrb[17]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[18]"
       exported_signal_name="i1_app_ss_mm_wstrb[18]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[19]"
       exported_signal_name="i1_app_ss_mm_wstrb[19]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[20]"
       exported_signal_name="i1_app_ss_mm_wstrb[20]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[21]"
       exported_signal_name="i1_app_ss_mm_wstrb[21]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[22]"
       exported_signal_name="i1_app_ss_mm_wstrb[22]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[23]"
       exported_signal_name="i1_app_ss_mm_wstrb[23]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[24]"
       exported_signal_name="i1_app_ss_mm_wstrb[24]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[25]"
       exported_signal_name="i1_app_ss_mm_wstrb[25]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[26]"
       exported_signal_name="i1_app_ss_mm_wstrb[26]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[27]"
       exported_signal_name="i1_app_ss_mm_wstrb[27]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[28]"
       exported_signal_name="i1_app_ss_mm_wstrb[28]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[29]"
       exported_signal_name="i1_app_ss_mm_wstrb[29]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[30]"
       exported_signal_name="i1_app_ss_mm_wstrb[30]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[31]"
       exported_signal_name="i1_app_ss_mm_wstrb[31]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[32]"
       exported_signal_name="i1_app_ss_mm_wstrb[32]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[33]"
       exported_signal_name="i1_app_ss_mm_wstrb[33]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[34]"
       exported_signal_name="i1_app_ss_mm_wstrb[34]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[35]"
       exported_signal_name="i1_app_ss_mm_wstrb[35]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[36]"
       exported_signal_name="i1_app_ss_mm_wstrb[36]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[37]"
       exported_signal_name="i1_app_ss_mm_wstrb[37]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[38]"
       exported_signal_name="i1_app_ss_mm_wstrb[38]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[39]"
       exported_signal_name="i1_app_ss_mm_wstrb[39]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[40]"
       exported_signal_name="i1_app_ss_mm_wstrb[40]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[41]"
       exported_signal_name="i1_app_ss_mm_wstrb[41]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[42]"
       exported_signal_name="i1_app_ss_mm_wstrb[42]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[43]"
       exported_signal_name="i1_app_ss_mm_wstrb[43]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[44]"
       exported_signal_name="i1_app_ss_mm_wstrb[44]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[45]"
       exported_signal_name="i1_app_ss_mm_wstrb[45]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[46]"
       exported_signal_name="i1_app_ss_mm_wstrb[46]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[47]"
       exported_signal_name="i1_app_ss_mm_wstrb[47]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[48]"
       exported_signal_name="i1_app_ss_mm_wstrb[48]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[49]"
       exported_signal_name="i1_app_ss_mm_wstrb[49]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[50]"
       exported_signal_name="i1_app_ss_mm_wstrb[50]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[51]"
       exported_signal_name="i1_app_ss_mm_wstrb[51]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[52]"
       exported_signal_name="i1_app_ss_mm_wstrb[52]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[53]"
       exported_signal_name="i1_app_ss_mm_wstrb[53]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[54]"
       exported_signal_name="i1_app_ss_mm_wstrb[54]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[55]"
       exported_signal_name="i1_app_ss_mm_wstrb[55]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[56]"
       exported_signal_name="i1_app_ss_mm_wstrb[56]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[57]"
       exported_signal_name="i1_app_ss_mm_wstrb[57]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[58]"
       exported_signal_name="i1_app_ss_mm_wstrb[58]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[59]"
       exported_signal_name="i1_app_ss_mm_wstrb[59]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[60]"
       exported_signal_name="i1_app_ss_mm_wstrb[60]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[61]"
       exported_signal_name="i1_app_ss_mm_wstrb[61]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[62]"
       exported_signal_name="i1_app_ss_mm_wstrb[62]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wstrb[63]"
       exported_signal_name="i1_app_ss_mm_wstrb[63]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.wlast"
       exported_signal_name="i1_app_ss_mm_wlast"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bready"
       exported_signal_name="i1_app_ss_mm_bready"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bvalid"
       exported_signal_name="i1_ss_app_mm_bvalid"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[0]"
       exported_signal_name="i1_ss_app_mm_bid[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[1]"
       exported_signal_name="i1_ss_app_mm_bid[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[2]"
       exported_signal_name="i1_ss_app_mm_bid[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[3]"
       exported_signal_name="i1_ss_app_mm_bid[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[4]"
       exported_signal_name="i1_ss_app_mm_bid[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[5]"
       exported_signal_name="i1_ss_app_mm_bid[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[6]"
       exported_signal_name="i1_ss_app_mm_bid[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[7]"
       exported_signal_name="i1_ss_app_mm_bid[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bid[8]"
       exported_signal_name="i1_ss_app_mm_bid[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bresp[0]"
       exported_signal_name="i1_ss_app_mm_bresp[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.bresp[1]"
       exported_signal_name="i1_ss_app_mm_bresp[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.buser"
       exported_signal_name="i1_ss_app_mm_buser"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rready"
       exported_signal_name="i1_app_ss_mm_rready"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rvalid"
       exported_signal_name="i1_ss_app_mm_rvalid"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[0]"
       exported_signal_name="i1_ss_app_mm_rid[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[1]"
       exported_signal_name="i1_ss_app_mm_rid[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[2]"
       exported_signal_name="i1_ss_app_mm_rid[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[3]"
       exported_signal_name="i1_ss_app_mm_rid[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[4]"
       exported_signal_name="i1_ss_app_mm_rid[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[5]"
       exported_signal_name="i1_ss_app_mm_rid[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[6]"
       exported_signal_name="i1_ss_app_mm_rid[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[7]"
       exported_signal_name="i1_ss_app_mm_rid[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rid[8]"
       exported_signal_name="i1_ss_app_mm_rid[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rresp[0]"
       exported_signal_name="i1_ss_app_mm_rresp[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rresp[1]"
       exported_signal_name="i1_ss_app_mm_rresp[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[0]"
       exported_signal_name="i1_ss_app_mm_rdata[0]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[1]"
       exported_signal_name="i1_ss_app_mm_rdata[1]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[2]"
       exported_signal_name="i1_ss_app_mm_rdata[2]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[3]"
       exported_signal_name="i1_ss_app_mm_rdata[3]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[4]"
       exported_signal_name="i1_ss_app_mm_rdata[4]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[5]"
       exported_signal_name="i1_ss_app_mm_rdata[5]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[6]"
       exported_signal_name="i1_ss_app_mm_rdata[6]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[7]"
       exported_signal_name="i1_ss_app_mm_rdata[7]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[8]"
       exported_signal_name="i1_ss_app_mm_rdata[8]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[9]"
       exported_signal_name="i1_ss_app_mm_rdata[9]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[10]"
       exported_signal_name="i1_ss_app_mm_rdata[10]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[11]"
       exported_signal_name="i1_ss_app_mm_rdata[11]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[12]"
       exported_signal_name="i1_ss_app_mm_rdata[12]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[13]"
       exported_signal_name="i1_ss_app_mm_rdata[13]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[14]"
       exported_signal_name="i1_ss_app_mm_rdata[14]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[15]"
       exported_signal_name="i1_ss_app_mm_rdata[15]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[16]"
       exported_signal_name="i1_ss_app_mm_rdata[16]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[17]"
       exported_signal_name="i1_ss_app_mm_rdata[17]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[18]"
       exported_signal_name="i1_ss_app_mm_rdata[18]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[19]"
       exported_signal_name="i1_ss_app_mm_rdata[19]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[20]"
       exported_signal_name="i1_ss_app_mm_rdata[20]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[21]"
       exported_signal_name="i1_ss_app_mm_rdata[21]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[22]"
       exported_signal_name="i1_ss_app_mm_rdata[22]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[23]"
       exported_signal_name="i1_ss_app_mm_rdata[23]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[24]"
       exported_signal_name="i1_ss_app_mm_rdata[24]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[25]"
       exported_signal_name="i1_ss_app_mm_rdata[25]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[26]"
       exported_signal_name="i1_ss_app_mm_rdata[26]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[27]"
       exported_signal_name="i1_ss_app_mm_rdata[27]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[28]"
       exported_signal_name="i1_ss_app_mm_rdata[28]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[29]"
       exported_signal_name="i1_ss_app_mm_rdata[29]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[30]"
       exported_signal_name="i1_ss_app_mm_rdata[30]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[31]"
       exported_signal_name="i1_ss_app_mm_rdata[31]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[32]"
       exported_signal_name="i1_ss_app_mm_rdata[32]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[33]"
       exported_signal_name="i1_ss_app_mm_rdata[33]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[34]"
       exported_signal_name="i1_ss_app_mm_rdata[34]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[35]"
       exported_signal_name="i1_ss_app_mm_rdata[35]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[36]"
       exported_signal_name="i1_ss_app_mm_rdata[36]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[37]"
       exported_signal_name="i1_ss_app_mm_rdata[37]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[38]"
       exported_signal_name="i1_ss_app_mm_rdata[38]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[39]"
       exported_signal_name="i1_ss_app_mm_rdata[39]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[40]"
       exported_signal_name="i1_ss_app_mm_rdata[40]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[41]"
       exported_signal_name="i1_ss_app_mm_rdata[41]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[42]"
       exported_signal_name="i1_ss_app_mm_rdata[42]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[43]"
       exported_signal_name="i1_ss_app_mm_rdata[43]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[44]"
       exported_signal_name="i1_ss_app_mm_rdata[44]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[45]"
       exported_signal_name="i1_ss_app_mm_rdata[45]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[46]"
       exported_signal_name="i1_ss_app_mm_rdata[46]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[47]"
       exported_signal_name="i1_ss_app_mm_rdata[47]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[48]"
       exported_signal_name="i1_ss_app_mm_rdata[48]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[49]"
       exported_signal_name="i1_ss_app_mm_rdata[49]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[50]"
       exported_signal_name="i1_ss_app_mm_rdata[50]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[51]"
       exported_signal_name="i1_ss_app_mm_rdata[51]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[52]"
       exported_signal_name="i1_ss_app_mm_rdata[52]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[53]"
       exported_signal_name="i1_ss_app_mm_rdata[53]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[54]"
       exported_signal_name="i1_ss_app_mm_rdata[54]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[55]"
       exported_signal_name="i1_ss_app_mm_rdata[55]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[56]"
       exported_signal_name="i1_ss_app_mm_rdata[56]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[57]"
       exported_signal_name="i1_ss_app_mm_rdata[57]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[58]"
       exported_signal_name="i1_ss_app_mm_rdata[58]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[59]"
       exported_signal_name="i1_ss_app_mm_rdata[59]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[60]"
       exported_signal_name="i1_ss_app_mm_rdata[60]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[61]"
       exported_signal_name="i1_ss_app_mm_rdata[61]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[62]"
       exported_signal_name="i1_ss_app_mm_rdata[62]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[63]"
       exported_signal_name="i1_ss_app_mm_rdata[63]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[64]"
       exported_signal_name="i1_ss_app_mm_rdata[64]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[65]"
       exported_signal_name="i1_ss_app_mm_rdata[65]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[66]"
       exported_signal_name="i1_ss_app_mm_rdata[66]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[67]"
       exported_signal_name="i1_ss_app_mm_rdata[67]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[68]"
       exported_signal_name="i1_ss_app_mm_rdata[68]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[69]"
       exported_signal_name="i1_ss_app_mm_rdata[69]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[70]"
       exported_signal_name="i1_ss_app_mm_rdata[70]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[71]"
       exported_signal_name="i1_ss_app_mm_rdata[71]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[72]"
       exported_signal_name="i1_ss_app_mm_rdata[72]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[73]"
       exported_signal_name="i1_ss_app_mm_rdata[73]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[74]"
       exported_signal_name="i1_ss_app_mm_rdata[74]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[75]"
       exported_signal_name="i1_ss_app_mm_rdata[75]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[76]"
       exported_signal_name="i1_ss_app_mm_rdata[76]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[77]"
       exported_signal_name="i1_ss_app_mm_rdata[77]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[78]"
       exported_signal_name="i1_ss_app_mm_rdata[78]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[79]"
       exported_signal_name="i1_ss_app_mm_rdata[79]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[80]"
       exported_signal_name="i1_ss_app_mm_rdata[80]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[81]"
       exported_signal_name="i1_ss_app_mm_rdata[81]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[82]"
       exported_signal_name="i1_ss_app_mm_rdata[82]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[83]"
       exported_signal_name="i1_ss_app_mm_rdata[83]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[84]"
       exported_signal_name="i1_ss_app_mm_rdata[84]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[85]"
       exported_signal_name="i1_ss_app_mm_rdata[85]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[86]"
       exported_signal_name="i1_ss_app_mm_rdata[86]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[87]"
       exported_signal_name="i1_ss_app_mm_rdata[87]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[88]"
       exported_signal_name="i1_ss_app_mm_rdata[88]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[89]"
       exported_signal_name="i1_ss_app_mm_rdata[89]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[90]"
       exported_signal_name="i1_ss_app_mm_rdata[90]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[91]"
       exported_signal_name="i1_ss_app_mm_rdata[91]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[92]"
       exported_signal_name="i1_ss_app_mm_rdata[92]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[93]"
       exported_signal_name="i1_ss_app_mm_rdata[93]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[94]"
       exported_signal_name="i1_ss_app_mm_rdata[94]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[95]"
       exported_signal_name="i1_ss_app_mm_rdata[95]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[96]"
       exported_signal_name="i1_ss_app_mm_rdata[96]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[97]"
       exported_signal_name="i1_ss_app_mm_rdata[97]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[98]"
       exported_signal_name="i1_ss_app_mm_rdata[98]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[99]"
       exported_signal_name="i1_ss_app_mm_rdata[99]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[100]"
       exported_signal_name="i1_ss_app_mm_rdata[100]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[101]"
       exported_signal_name="i1_ss_app_mm_rdata[101]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[102]"
       exported_signal_name="i1_ss_app_mm_rdata[102]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[103]"
       exported_signal_name="i1_ss_app_mm_rdata[103]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[104]"
       exported_signal_name="i1_ss_app_mm_rdata[104]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[105]"
       exported_signal_name="i1_ss_app_mm_rdata[105]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[106]"
       exported_signal_name="i1_ss_app_mm_rdata[106]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[107]"
       exported_signal_name="i1_ss_app_mm_rdata[107]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[108]"
       exported_signal_name="i1_ss_app_mm_rdata[108]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[109]"
       exported_signal_name="i1_ss_app_mm_rdata[109]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[110]"
       exported_signal_name="i1_ss_app_mm_rdata[110]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[111]"
       exported_signal_name="i1_ss_app_mm_rdata[111]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[112]"
       exported_signal_name="i1_ss_app_mm_rdata[112]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[113]"
       exported_signal_name="i1_ss_app_mm_rdata[113]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[114]"
       exported_signal_name="i1_ss_app_mm_rdata[114]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[115]"
       exported_signal_name="i1_ss_app_mm_rdata[115]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[116]"
       exported_signal_name="i1_ss_app_mm_rdata[116]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[117]"
       exported_signal_name="i1_ss_app_mm_rdata[117]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[118]"
       exported_signal_name="i1_ss_app_mm_rdata[118]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[119]"
       exported_signal_name="i1_ss_app_mm_rdata[119]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[120]"
       exported_signal_name="i1_ss_app_mm_rdata[120]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[121]"
       exported_signal_name="i1_ss_app_mm_rdata[121]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[122]"
       exported_signal_name="i1_ss_app_mm_rdata[122]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[123]"
       exported_signal_name="i1_ss_app_mm_rdata[123]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[124]"
       exported_signal_name="i1_ss_app_mm_rdata[124]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[125]"
       exported_signal_name="i1_ss_app_mm_rdata[125]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[126]"
       exported_signal_name="i1_ss_app_mm_rdata[126]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[127]"
       exported_signal_name="i1_ss_app_mm_rdata[127]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[128]"
       exported_signal_name="i1_ss_app_mm_rdata[128]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[129]"
       exported_signal_name="i1_ss_app_mm_rdata[129]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[130]"
       exported_signal_name="i1_ss_app_mm_rdata[130]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[131]"
       exported_signal_name="i1_ss_app_mm_rdata[131]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[132]"
       exported_signal_name="i1_ss_app_mm_rdata[132]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[133]"
       exported_signal_name="i1_ss_app_mm_rdata[133]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[134]"
       exported_signal_name="i1_ss_app_mm_rdata[134]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[135]"
       exported_signal_name="i1_ss_app_mm_rdata[135]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[136]"
       exported_signal_name="i1_ss_app_mm_rdata[136]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[137]"
       exported_signal_name="i1_ss_app_mm_rdata[137]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[138]"
       exported_signal_name="i1_ss_app_mm_rdata[138]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[139]"
       exported_signal_name="i1_ss_app_mm_rdata[139]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[140]"
       exported_signal_name="i1_ss_app_mm_rdata[140]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[141]"
       exported_signal_name="i1_ss_app_mm_rdata[141]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[142]"
       exported_signal_name="i1_ss_app_mm_rdata[142]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[143]"
       exported_signal_name="i1_ss_app_mm_rdata[143]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[144]"
       exported_signal_name="i1_ss_app_mm_rdata[144]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[145]"
       exported_signal_name="i1_ss_app_mm_rdata[145]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[146]"
       exported_signal_name="i1_ss_app_mm_rdata[146]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[147]"
       exported_signal_name="i1_ss_app_mm_rdata[147]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[148]"
       exported_signal_name="i1_ss_app_mm_rdata[148]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[149]"
       exported_signal_name="i1_ss_app_mm_rdata[149]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[150]"
       exported_signal_name="i1_ss_app_mm_rdata[150]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[151]"
       exported_signal_name="i1_ss_app_mm_rdata[151]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[152]"
       exported_signal_name="i1_ss_app_mm_rdata[152]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[153]"
       exported_signal_name="i1_ss_app_mm_rdata[153]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[154]"
       exported_signal_name="i1_ss_app_mm_rdata[154]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[155]"
       exported_signal_name="i1_ss_app_mm_rdata[155]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[156]"
       exported_signal_name="i1_ss_app_mm_rdata[156]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[157]"
       exported_signal_name="i1_ss_app_mm_rdata[157]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[158]"
       exported_signal_name="i1_ss_app_mm_rdata[158]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[159]"
       exported_signal_name="i1_ss_app_mm_rdata[159]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[160]"
       exported_signal_name="i1_ss_app_mm_rdata[160]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[161]"
       exported_signal_name="i1_ss_app_mm_rdata[161]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[162]"
       exported_signal_name="i1_ss_app_mm_rdata[162]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[163]"
       exported_signal_name="i1_ss_app_mm_rdata[163]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[164]"
       exported_signal_name="i1_ss_app_mm_rdata[164]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[165]"
       exported_signal_name="i1_ss_app_mm_rdata[165]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[166]"
       exported_signal_name="i1_ss_app_mm_rdata[166]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[167]"
       exported_signal_name="i1_ss_app_mm_rdata[167]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[168]"
       exported_signal_name="i1_ss_app_mm_rdata[168]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[169]"
       exported_signal_name="i1_ss_app_mm_rdata[169]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[170]"
       exported_signal_name="i1_ss_app_mm_rdata[170]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[171]"
       exported_signal_name="i1_ss_app_mm_rdata[171]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[172]"
       exported_signal_name="i1_ss_app_mm_rdata[172]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[173]"
       exported_signal_name="i1_ss_app_mm_rdata[173]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[174]"
       exported_signal_name="i1_ss_app_mm_rdata[174]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[175]"
       exported_signal_name="i1_ss_app_mm_rdata[175]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[176]"
       exported_signal_name="i1_ss_app_mm_rdata[176]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[177]"
       exported_signal_name="i1_ss_app_mm_rdata[177]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[178]"
       exported_signal_name="i1_ss_app_mm_rdata[178]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[179]"
       exported_signal_name="i1_ss_app_mm_rdata[179]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[180]"
       exported_signal_name="i1_ss_app_mm_rdata[180]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[181]"
       exported_signal_name="i1_ss_app_mm_rdata[181]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[182]"
       exported_signal_name="i1_ss_app_mm_rdata[182]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[183]"
       exported_signal_name="i1_ss_app_mm_rdata[183]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[184]"
       exported_signal_name="i1_ss_app_mm_rdata[184]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[185]"
       exported_signal_name="i1_ss_app_mm_rdata[185]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[186]"
       exported_signal_name="i1_ss_app_mm_rdata[186]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[187]"
       exported_signal_name="i1_ss_app_mm_rdata[187]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[188]"
       exported_signal_name="i1_ss_app_mm_rdata[188]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[189]"
       exported_signal_name="i1_ss_app_mm_rdata[189]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[190]"
       exported_signal_name="i1_ss_app_mm_rdata[190]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[191]"
       exported_signal_name="i1_ss_app_mm_rdata[191]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[192]"
       exported_signal_name="i1_ss_app_mm_rdata[192]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[193]"
       exported_signal_name="i1_ss_app_mm_rdata[193]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[194]"
       exported_signal_name="i1_ss_app_mm_rdata[194]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[195]"
       exported_signal_name="i1_ss_app_mm_rdata[195]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[196]"
       exported_signal_name="i1_ss_app_mm_rdata[196]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[197]"
       exported_signal_name="i1_ss_app_mm_rdata[197]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[198]"
       exported_signal_name="i1_ss_app_mm_rdata[198]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[199]"
       exported_signal_name="i1_ss_app_mm_rdata[199]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[200]"
       exported_signal_name="i1_ss_app_mm_rdata[200]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[201]"
       exported_signal_name="i1_ss_app_mm_rdata[201]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[202]"
       exported_signal_name="i1_ss_app_mm_rdata[202]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[203]"
       exported_signal_name="i1_ss_app_mm_rdata[203]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[204]"
       exported_signal_name="i1_ss_app_mm_rdata[204]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[205]"
       exported_signal_name="i1_ss_app_mm_rdata[205]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[206]"
       exported_signal_name="i1_ss_app_mm_rdata[206]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[207]"
       exported_signal_name="i1_ss_app_mm_rdata[207]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[208]"
       exported_signal_name="i1_ss_app_mm_rdata[208]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[209]"
       exported_signal_name="i1_ss_app_mm_rdata[209]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[210]"
       exported_signal_name="i1_ss_app_mm_rdata[210]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[211]"
       exported_signal_name="i1_ss_app_mm_rdata[211]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[212]"
       exported_signal_name="i1_ss_app_mm_rdata[212]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[213]"
       exported_signal_name="i1_ss_app_mm_rdata[213]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[214]"
       exported_signal_name="i1_ss_app_mm_rdata[214]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[215]"
       exported_signal_name="i1_ss_app_mm_rdata[215]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[216]"
       exported_signal_name="i1_ss_app_mm_rdata[216]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[217]"
       exported_signal_name="i1_ss_app_mm_rdata[217]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[218]"
       exported_signal_name="i1_ss_app_mm_rdata[218]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[219]"
       exported_signal_name="i1_ss_app_mm_rdata[219]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[220]"
       exported_signal_name="i1_ss_app_mm_rdata[220]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[221]"
       exported_signal_name="i1_ss_app_mm_rdata[221]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[222]"
       exported_signal_name="i1_ss_app_mm_rdata[222]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[223]"
       exported_signal_name="i1_ss_app_mm_rdata[223]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[224]"
       exported_signal_name="i1_ss_app_mm_rdata[224]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[225]"
       exported_signal_name="i1_ss_app_mm_rdata[225]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[226]"
       exported_signal_name="i1_ss_app_mm_rdata[226]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[227]"
       exported_signal_name="i1_ss_app_mm_rdata[227]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[228]"
       exported_signal_name="i1_ss_app_mm_rdata[228]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[229]"
       exported_signal_name="i1_ss_app_mm_rdata[229]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[230]"
       exported_signal_name="i1_ss_app_mm_rdata[230]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[231]"
       exported_signal_name="i1_ss_app_mm_rdata[231]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[232]"
       exported_signal_name="i1_ss_app_mm_rdata[232]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[233]"
       exported_signal_name="i1_ss_app_mm_rdata[233]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[234]"
       exported_signal_name="i1_ss_app_mm_rdata[234]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[235]"
       exported_signal_name="i1_ss_app_mm_rdata[235]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[236]"
       exported_signal_name="i1_ss_app_mm_rdata[236]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[237]"
       exported_signal_name="i1_ss_app_mm_rdata[237]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[238]"
       exported_signal_name="i1_ss_app_mm_rdata[238]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[239]"
       exported_signal_name="i1_ss_app_mm_rdata[239]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[240]"
       exported_signal_name="i1_ss_app_mm_rdata[240]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[241]"
       exported_signal_name="i1_ss_app_mm_rdata[241]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[242]"
       exported_signal_name="i1_ss_app_mm_rdata[242]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[243]"
       exported_signal_name="i1_ss_app_mm_rdata[243]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[244]"
       exported_signal_name="i1_ss_app_mm_rdata[244]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[245]"
       exported_signal_name="i1_ss_app_mm_rdata[245]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[246]"
       exported_signal_name="i1_ss_app_mm_rdata[246]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[247]"
       exported_signal_name="i1_ss_app_mm_rdata[247]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[248]"
       exported_signal_name="i1_ss_app_mm_rdata[248]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[249]"
       exported_signal_name="i1_ss_app_mm_rdata[249]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[250]"
       exported_signal_name="i1_ss_app_mm_rdata[250]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[251]"
       exported_signal_name="i1_ss_app_mm_rdata[251]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[252]"
       exported_signal_name="i1_ss_app_mm_rdata[252]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[253]"
       exported_signal_name="i1_ss_app_mm_rdata[253]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[254]"
       exported_signal_name="i1_ss_app_mm_rdata[254]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[255]"
       exported_signal_name="i1_ss_app_mm_rdata[255]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[256]"
       exported_signal_name="i1_ss_app_mm_rdata[256]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[257]"
       exported_signal_name="i1_ss_app_mm_rdata[257]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[258]"
       exported_signal_name="i1_ss_app_mm_rdata[258]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[259]"
       exported_signal_name="i1_ss_app_mm_rdata[259]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[260]"
       exported_signal_name="i1_ss_app_mm_rdata[260]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[261]"
       exported_signal_name="i1_ss_app_mm_rdata[261]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[262]"
       exported_signal_name="i1_ss_app_mm_rdata[262]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[263]"
       exported_signal_name="i1_ss_app_mm_rdata[263]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[264]"
       exported_signal_name="i1_ss_app_mm_rdata[264]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[265]"
       exported_signal_name="i1_ss_app_mm_rdata[265]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[266]"
       exported_signal_name="i1_ss_app_mm_rdata[266]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[267]"
       exported_signal_name="i1_ss_app_mm_rdata[267]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[268]"
       exported_signal_name="i1_ss_app_mm_rdata[268]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[269]"
       exported_signal_name="i1_ss_app_mm_rdata[269]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[270]"
       exported_signal_name="i1_ss_app_mm_rdata[270]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[271]"
       exported_signal_name="i1_ss_app_mm_rdata[271]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[272]"
       exported_signal_name="i1_ss_app_mm_rdata[272]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[273]"
       exported_signal_name="i1_ss_app_mm_rdata[273]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[274]"
       exported_signal_name="i1_ss_app_mm_rdata[274]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[275]"
       exported_signal_name="i1_ss_app_mm_rdata[275]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[276]"
       exported_signal_name="i1_ss_app_mm_rdata[276]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[277]"
       exported_signal_name="i1_ss_app_mm_rdata[277]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[278]"
       exported_signal_name="i1_ss_app_mm_rdata[278]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[279]"
       exported_signal_name="i1_ss_app_mm_rdata[279]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[280]"
       exported_signal_name="i1_ss_app_mm_rdata[280]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[281]"
       exported_signal_name="i1_ss_app_mm_rdata[281]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[282]"
       exported_signal_name="i1_ss_app_mm_rdata[282]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[283]"
       exported_signal_name="i1_ss_app_mm_rdata[283]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[284]"
       exported_signal_name="i1_ss_app_mm_rdata[284]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[285]"
       exported_signal_name="i1_ss_app_mm_rdata[285]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[286]"
       exported_signal_name="i1_ss_app_mm_rdata[286]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[287]"
       exported_signal_name="i1_ss_app_mm_rdata[287]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[288]"
       exported_signal_name="i1_ss_app_mm_rdata[288]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[289]"
       exported_signal_name="i1_ss_app_mm_rdata[289]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[290]"
       exported_signal_name="i1_ss_app_mm_rdata[290]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[291]"
       exported_signal_name="i1_ss_app_mm_rdata[291]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[292]"
       exported_signal_name="i1_ss_app_mm_rdata[292]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[293]"
       exported_signal_name="i1_ss_app_mm_rdata[293]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[294]"
       exported_signal_name="i1_ss_app_mm_rdata[294]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[295]"
       exported_signal_name="i1_ss_app_mm_rdata[295]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[296]"
       exported_signal_name="i1_ss_app_mm_rdata[296]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[297]"
       exported_signal_name="i1_ss_app_mm_rdata[297]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[298]"
       exported_signal_name="i1_ss_app_mm_rdata[298]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[299]"
       exported_signal_name="i1_ss_app_mm_rdata[299]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[300]"
       exported_signal_name="i1_ss_app_mm_rdata[300]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[301]"
       exported_signal_name="i1_ss_app_mm_rdata[301]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[302]"
       exported_signal_name="i1_ss_app_mm_rdata[302]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[303]"
       exported_signal_name="i1_ss_app_mm_rdata[303]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[304]"
       exported_signal_name="i1_ss_app_mm_rdata[304]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[305]"
       exported_signal_name="i1_ss_app_mm_rdata[305]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[306]"
       exported_signal_name="i1_ss_app_mm_rdata[306]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[307]"
       exported_signal_name="i1_ss_app_mm_rdata[307]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[308]"
       exported_signal_name="i1_ss_app_mm_rdata[308]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[309]"
       exported_signal_name="i1_ss_app_mm_rdata[309]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[310]"
       exported_signal_name="i1_ss_app_mm_rdata[310]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[311]"
       exported_signal_name="i1_ss_app_mm_rdata[311]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[312]"
       exported_signal_name="i1_ss_app_mm_rdata[312]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[313]"
       exported_signal_name="i1_ss_app_mm_rdata[313]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[314]"
       exported_signal_name="i1_ss_app_mm_rdata[314]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[315]"
       exported_signal_name="i1_ss_app_mm_rdata[315]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[316]"
       exported_signal_name="i1_ss_app_mm_rdata[316]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[317]"
       exported_signal_name="i1_ss_app_mm_rdata[317]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[318]"
       exported_signal_name="i1_ss_app_mm_rdata[318]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[319]"
       exported_signal_name="i1_ss_app_mm_rdata[319]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[320]"
       exported_signal_name="i1_ss_app_mm_rdata[320]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[321]"
       exported_signal_name="i1_ss_app_mm_rdata[321]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[322]"
       exported_signal_name="i1_ss_app_mm_rdata[322]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[323]"
       exported_signal_name="i1_ss_app_mm_rdata[323]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[324]"
       exported_signal_name="i1_ss_app_mm_rdata[324]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[325]"
       exported_signal_name="i1_ss_app_mm_rdata[325]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[326]"
       exported_signal_name="i1_ss_app_mm_rdata[326]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[327]"
       exported_signal_name="i1_ss_app_mm_rdata[327]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[328]"
       exported_signal_name="i1_ss_app_mm_rdata[328]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[329]"
       exported_signal_name="i1_ss_app_mm_rdata[329]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[330]"
       exported_signal_name="i1_ss_app_mm_rdata[330]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[331]"
       exported_signal_name="i1_ss_app_mm_rdata[331]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[332]"
       exported_signal_name="i1_ss_app_mm_rdata[332]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[333]"
       exported_signal_name="i1_ss_app_mm_rdata[333]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[334]"
       exported_signal_name="i1_ss_app_mm_rdata[334]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[335]"
       exported_signal_name="i1_ss_app_mm_rdata[335]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[336]"
       exported_signal_name="i1_ss_app_mm_rdata[336]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[337]"
       exported_signal_name="i1_ss_app_mm_rdata[337]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[338]"
       exported_signal_name="i1_ss_app_mm_rdata[338]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[339]"
       exported_signal_name="i1_ss_app_mm_rdata[339]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[340]"
       exported_signal_name="i1_ss_app_mm_rdata[340]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[341]"
       exported_signal_name="i1_ss_app_mm_rdata[341]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[342]"
       exported_signal_name="i1_ss_app_mm_rdata[342]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[343]"
       exported_signal_name="i1_ss_app_mm_rdata[343]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[344]"
       exported_signal_name="i1_ss_app_mm_rdata[344]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[345]"
       exported_signal_name="i1_ss_app_mm_rdata[345]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[346]"
       exported_signal_name="i1_ss_app_mm_rdata[346]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[347]"
       exported_signal_name="i1_ss_app_mm_rdata[347]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[348]"
       exported_signal_name="i1_ss_app_mm_rdata[348]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[349]"
       exported_signal_name="i1_ss_app_mm_rdata[349]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[350]"
       exported_signal_name="i1_ss_app_mm_rdata[350]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[351]"
       exported_signal_name="i1_ss_app_mm_rdata[351]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[352]"
       exported_signal_name="i1_ss_app_mm_rdata[352]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[353]"
       exported_signal_name="i1_ss_app_mm_rdata[353]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[354]"
       exported_signal_name="i1_ss_app_mm_rdata[354]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[355]"
       exported_signal_name="i1_ss_app_mm_rdata[355]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[356]"
       exported_signal_name="i1_ss_app_mm_rdata[356]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[357]"
       exported_signal_name="i1_ss_app_mm_rdata[357]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[358]"
       exported_signal_name="i1_ss_app_mm_rdata[358]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[359]"
       exported_signal_name="i1_ss_app_mm_rdata[359]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[360]"
       exported_signal_name="i1_ss_app_mm_rdata[360]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[361]"
       exported_signal_name="i1_ss_app_mm_rdata[361]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[362]"
       exported_signal_name="i1_ss_app_mm_rdata[362]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[363]"
       exported_signal_name="i1_ss_app_mm_rdata[363]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[364]"
       exported_signal_name="i1_ss_app_mm_rdata[364]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[365]"
       exported_signal_name="i1_ss_app_mm_rdata[365]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[366]"
       exported_signal_name="i1_ss_app_mm_rdata[366]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[367]"
       exported_signal_name="i1_ss_app_mm_rdata[367]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[368]"
       exported_signal_name="i1_ss_app_mm_rdata[368]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[369]"
       exported_signal_name="i1_ss_app_mm_rdata[369]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[370]"
       exported_signal_name="i1_ss_app_mm_rdata[370]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[371]"
       exported_signal_name="i1_ss_app_mm_rdata[371]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[372]"
       exported_signal_name="i1_ss_app_mm_rdata[372]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[373]"
       exported_signal_name="i1_ss_app_mm_rdata[373]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[374]"
       exported_signal_name="i1_ss_app_mm_rdata[374]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[375]"
       exported_signal_name="i1_ss_app_mm_rdata[375]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[376]"
       exported_signal_name="i1_ss_app_mm_rdata[376]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[377]"
       exported_signal_name="i1_ss_app_mm_rdata[377]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[378]"
       exported_signal_name="i1_ss_app_mm_rdata[378]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[379]"
       exported_signal_name="i1_ss_app_mm_rdata[379]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[380]"
       exported_signal_name="i1_ss_app_mm_rdata[380]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[381]"
       exported_signal_name="i1_ss_app_mm_rdata[381]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[382]"
       exported_signal_name="i1_ss_app_mm_rdata[382]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[383]"
       exported_signal_name="i1_ss_app_mm_rdata[383]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[384]"
       exported_signal_name="i1_ss_app_mm_rdata[384]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[385]"
       exported_signal_name="i1_ss_app_mm_rdata[385]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[386]"
       exported_signal_name="i1_ss_app_mm_rdata[386]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[387]"
       exported_signal_name="i1_ss_app_mm_rdata[387]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[388]"
       exported_signal_name="i1_ss_app_mm_rdata[388]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[389]"
       exported_signal_name="i1_ss_app_mm_rdata[389]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[390]"
       exported_signal_name="i1_ss_app_mm_rdata[390]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[391]"
       exported_signal_name="i1_ss_app_mm_rdata[391]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[392]"
       exported_signal_name="i1_ss_app_mm_rdata[392]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[393]"
       exported_signal_name="i1_ss_app_mm_rdata[393]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[394]"
       exported_signal_name="i1_ss_app_mm_rdata[394]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[395]"
       exported_signal_name="i1_ss_app_mm_rdata[395]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[396]"
       exported_signal_name="i1_ss_app_mm_rdata[396]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[397]"
       exported_signal_name="i1_ss_app_mm_rdata[397]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[398]"
       exported_signal_name="i1_ss_app_mm_rdata[398]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[399]"
       exported_signal_name="i1_ss_app_mm_rdata[399]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[400]"
       exported_signal_name="i1_ss_app_mm_rdata[400]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[401]"
       exported_signal_name="i1_ss_app_mm_rdata[401]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[402]"
       exported_signal_name="i1_ss_app_mm_rdata[402]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[403]"
       exported_signal_name="i1_ss_app_mm_rdata[403]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[404]"
       exported_signal_name="i1_ss_app_mm_rdata[404]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[405]"
       exported_signal_name="i1_ss_app_mm_rdata[405]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[406]"
       exported_signal_name="i1_ss_app_mm_rdata[406]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[407]"
       exported_signal_name="i1_ss_app_mm_rdata[407]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[408]"
       exported_signal_name="i1_ss_app_mm_rdata[408]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[409]"
       exported_signal_name="i1_ss_app_mm_rdata[409]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[410]"
       exported_signal_name="i1_ss_app_mm_rdata[410]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[411]"
       exported_signal_name="i1_ss_app_mm_rdata[411]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[412]"
       exported_signal_name="i1_ss_app_mm_rdata[412]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[413]"
       exported_signal_name="i1_ss_app_mm_rdata[413]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[414]"
       exported_signal_name="i1_ss_app_mm_rdata[414]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[415]"
       exported_signal_name="i1_ss_app_mm_rdata[415]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[416]"
       exported_signal_name="i1_ss_app_mm_rdata[416]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[417]"
       exported_signal_name="i1_ss_app_mm_rdata[417]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[418]"
       exported_signal_name="i1_ss_app_mm_rdata[418]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[419]"
       exported_signal_name="i1_ss_app_mm_rdata[419]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[420]"
       exported_signal_name="i1_ss_app_mm_rdata[420]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[421]"
       exported_signal_name="i1_ss_app_mm_rdata[421]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[422]"
       exported_signal_name="i1_ss_app_mm_rdata[422]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[423]"
       exported_signal_name="i1_ss_app_mm_rdata[423]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[424]"
       exported_signal_name="i1_ss_app_mm_rdata[424]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[425]"
       exported_signal_name="i1_ss_app_mm_rdata[425]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[426]"
       exported_signal_name="i1_ss_app_mm_rdata[426]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[427]"
       exported_signal_name="i1_ss_app_mm_rdata[427]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[428]"
       exported_signal_name="i1_ss_app_mm_rdata[428]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[429]"
       exported_signal_name="i1_ss_app_mm_rdata[429]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[430]"
       exported_signal_name="i1_ss_app_mm_rdata[430]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[431]"
       exported_signal_name="i1_ss_app_mm_rdata[431]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[432]"
       exported_signal_name="i1_ss_app_mm_rdata[432]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[433]"
       exported_signal_name="i1_ss_app_mm_rdata[433]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[434]"
       exported_signal_name="i1_ss_app_mm_rdata[434]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[435]"
       exported_signal_name="i1_ss_app_mm_rdata[435]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[436]"
       exported_signal_name="i1_ss_app_mm_rdata[436]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[437]"
       exported_signal_name="i1_ss_app_mm_rdata[437]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[438]"
       exported_signal_name="i1_ss_app_mm_rdata[438]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[439]"
       exported_signal_name="i1_ss_app_mm_rdata[439]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[440]"
       exported_signal_name="i1_ss_app_mm_rdata[440]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[441]"
       exported_signal_name="i1_ss_app_mm_rdata[441]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[442]"
       exported_signal_name="i1_ss_app_mm_rdata[442]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[443]"
       exported_signal_name="i1_ss_app_mm_rdata[443]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[444]"
       exported_signal_name="i1_ss_app_mm_rdata[444]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[445]"
       exported_signal_name="i1_ss_app_mm_rdata[445]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[446]"
       exported_signal_name="i1_ss_app_mm_rdata[446]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[447]"
       exported_signal_name="i1_ss_app_mm_rdata[447]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[448]"
       exported_signal_name="i1_ss_app_mm_rdata[448]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[449]"
       exported_signal_name="i1_ss_app_mm_rdata[449]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[450]"
       exported_signal_name="i1_ss_app_mm_rdata[450]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[451]"
       exported_signal_name="i1_ss_app_mm_rdata[451]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[452]"
       exported_signal_name="i1_ss_app_mm_rdata[452]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[453]"
       exported_signal_name="i1_ss_app_mm_rdata[453]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[454]"
       exported_signal_name="i1_ss_app_mm_rdata[454]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[455]"
       exported_signal_name="i1_ss_app_mm_rdata[455]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[456]"
       exported_signal_name="i1_ss_app_mm_rdata[456]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[457]"
       exported_signal_name="i1_ss_app_mm_rdata[457]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[458]"
       exported_signal_name="i1_ss_app_mm_rdata[458]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[459]"
       exported_signal_name="i1_ss_app_mm_rdata[459]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[460]"
       exported_signal_name="i1_ss_app_mm_rdata[460]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[461]"
       exported_signal_name="i1_ss_app_mm_rdata[461]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[462]"
       exported_signal_name="i1_ss_app_mm_rdata[462]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[463]"
       exported_signal_name="i1_ss_app_mm_rdata[463]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[464]"
       exported_signal_name="i1_ss_app_mm_rdata[464]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[465]"
       exported_signal_name="i1_ss_app_mm_rdata[465]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[466]"
       exported_signal_name="i1_ss_app_mm_rdata[466]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[467]"
       exported_signal_name="i1_ss_app_mm_rdata[467]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[468]"
       exported_signal_name="i1_ss_app_mm_rdata[468]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[469]"
       exported_signal_name="i1_ss_app_mm_rdata[469]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[470]"
       exported_signal_name="i1_ss_app_mm_rdata[470]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[471]"
       exported_signal_name="i1_ss_app_mm_rdata[471]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[472]"
       exported_signal_name="i1_ss_app_mm_rdata[472]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[473]"
       exported_signal_name="i1_ss_app_mm_rdata[473]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[474]"
       exported_signal_name="i1_ss_app_mm_rdata[474]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[475]"
       exported_signal_name="i1_ss_app_mm_rdata[475]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[476]"
       exported_signal_name="i1_ss_app_mm_rdata[476]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[477]"
       exported_signal_name="i1_ss_app_mm_rdata[477]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[478]"
       exported_signal_name="i1_ss_app_mm_rdata[478]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[479]"
       exported_signal_name="i1_ss_app_mm_rdata[479]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[480]"
       exported_signal_name="i1_ss_app_mm_rdata[480]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[481]"
       exported_signal_name="i1_ss_app_mm_rdata[481]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[482]"
       exported_signal_name="i1_ss_app_mm_rdata[482]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[483]"
       exported_signal_name="i1_ss_app_mm_rdata[483]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[484]"
       exported_signal_name="i1_ss_app_mm_rdata[484]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[485]"
       exported_signal_name="i1_ss_app_mm_rdata[485]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[486]"
       exported_signal_name="i1_ss_app_mm_rdata[486]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[487]"
       exported_signal_name="i1_ss_app_mm_rdata[487]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[488]"
       exported_signal_name="i1_ss_app_mm_rdata[488]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[489]"
       exported_signal_name="i1_ss_app_mm_rdata[489]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[490]"
       exported_signal_name="i1_ss_app_mm_rdata[490]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[491]"
       exported_signal_name="i1_ss_app_mm_rdata[491]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[492]"
       exported_signal_name="i1_ss_app_mm_rdata[492]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[493]"
       exported_signal_name="i1_ss_app_mm_rdata[493]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[494]"
       exported_signal_name="i1_ss_app_mm_rdata[494]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[495]"
       exported_signal_name="i1_ss_app_mm_rdata[495]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[496]"
       exported_signal_name="i1_ss_app_mm_rdata[496]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[497]"
       exported_signal_name="i1_ss_app_mm_rdata[497]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[498]"
       exported_signal_name="i1_ss_app_mm_rdata[498]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[499]"
       exported_signal_name="i1_ss_app_mm_rdata[499]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[500]"
       exported_signal_name="i1_ss_app_mm_rdata[500]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[501]"
       exported_signal_name="i1_ss_app_mm_rdata[501]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[502]"
       exported_signal_name="i1_ss_app_mm_rdata[502]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[503]"
       exported_signal_name="i1_ss_app_mm_rdata[503]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[504]"
       exported_signal_name="i1_ss_app_mm_rdata[504]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[505]"
       exported_signal_name="i1_ss_app_mm_rdata[505]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[506]"
       exported_signal_name="i1_ss_app_mm_rdata[506]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[507]"
       exported_signal_name="i1_ss_app_mm_rdata[507]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[508]"
       exported_signal_name="i1_ss_app_mm_rdata[508]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[509]"
       exported_signal_name="i1_ss_app_mm_rdata[509]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[510]"
       exported_signal_name="i1_ss_app_mm_rdata[510]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rdata[511]"
       exported_signal_name="i1_ss_app_mm_rdata[511]"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="i1_axi_mm.rlast"
       exported_signal_name="i1_ss_app_mm_rlast"
       location=""
       io_standard=""
       exported_interface_name="i1_axi_mm" />
   <pin
       name="mem1_status.local_cal_success"
       exported_signal_name="mem1_local_cal_success"
       location=""
       io_standard=""
       exported_interface_name="mem1_status" />
   <pin
       name="mem1_status.local_cal_fail"
       exported_signal_name="mem1_local_cal_fail"
       location=""
       io_standard=""
       exported_interface_name="mem1_status" />
  </preset>
 </presets>
</ip>
