// Seed: 3148422945
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4,
    input  id_5
    , id_6
);
  initial id_2 <= id_5;
  assign #1 id_6 = 1'b0;
  type_11(
      1
  );
  logic id_7;
  always if (id_5) id_0 <= id_6;
  logic id_8;
  type_14(
      1, id_3
  );
  task id_9;
    id_9 <= id_1 - id_9;
  endtask
  logic id_10 = 1 - id_9;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2
    , id_6
);
  type_9 id_7 (1);
endmodule
