

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases'
================================================================
* Date:           Mon Oct 27 18:08:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_Conv2Out_biases  |        8|        8|         1|          1|          1|     8|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      13|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     580|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|     620|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+-----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------+-----------------+---------+----+---+-----+-----+
    |mux_29_5_32_1_1_U263  |mux_29_5_32_1_1  |        0|   0|  0|  145|    0|
    |mux_29_5_32_1_1_U264  |mux_29_5_32_1_1  |        0|   0|  0|  145|    0|
    |mux_29_5_32_1_1_U265  |mux_29_5_32_1_1  |        0|   0|  0|  145|    0|
    |mux_29_5_32_1_1_U266  |mux_29_5_32_1_1  |        0|   0|  0|  145|    0|
    +----------------------+-----------------+---------+----+---+-----+-----+
    |Total                 |                 |        0|   0|  0|  580|    0|
    +----------------------+-----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln339_fu_658_p2  |         +|   0|  0|  13|           6|           3|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  13|           6|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2_2  |   9|          2|    6|         12|
    |n2_fu_112              |   9|          2|    6|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   13|         26|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |n2_fu_112    |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------+--------------+
|                                                RTL Ports                                                | Dir | Bits|  Protocol  |                                              Source Object                                              |    C Type    |
+---------------------------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                                   |   in|    1|  ap_ctrl_hs|                                                   conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases|  return value|
|ap_rst                                                                                                   |   in|    1|  ap_ctrl_hs|                                                   conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases|  return value|
|ap_start                                                                                                 |   in|    1|  ap_ctrl_hs|                                                   conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases|  return value|
|ap_done                                                                                                  |  out|    1|  ap_ctrl_hs|                                                   conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases|  return value|
|ap_idle                                                                                                  |  out|    1|  ap_ctrl_hs|                                                   conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases|  return value|
|ap_ready                                                                                                 |  out|    1|  ap_ctrl_hs|                                                   conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases|  return value|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28_s|        scalar|
|acc2_address0                                                                                            |  out|    3|   ap_memory|                                                                                                     acc2|         array|
|acc2_ce0                                                                                                 |  out|    1|   ap_memory|                                                                                                     acc2|         array|
|acc2_we0                                                                                                 |  out|    1|   ap_memory|                                                                                                     acc2|         array|
|acc2_d0                                                                                                  |  out|   32|   ap_memory|                                                                                                     acc2|         array|
|acc2_1_address0                                                                                          |  out|    3|   ap_memory|                                                                                                   acc2_1|         array|
|acc2_1_ce0                                                                                               |  out|    1|   ap_memory|                                                                                                   acc2_1|         array|
|acc2_1_we0                                                                                               |  out|    1|   ap_memory|                                                                                                   acc2_1|         array|
|acc2_1_d0                                                                                                |  out|   32|   ap_memory|                                                                                                   acc2_1|         array|
|acc2_2_address0                                                                                          |  out|    3|   ap_memory|                                                                                                   acc2_2|         array|
|acc2_2_ce0                                                                                               |  out|    1|   ap_memory|                                                                                                   acc2_2|         array|
|acc2_2_we0                                                                                               |  out|    1|   ap_memory|                                                                                                   acc2_2|         array|
|acc2_2_d0                                                                                                |  out|   32|   ap_memory|                                                                                                   acc2_2|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17_s|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_52  |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_52|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29_s|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30_s|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50                                                  |   in|   32|   ap_stable|                                                  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_53  |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc_53|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23_s|        scalar|
|p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s                       |   in|   32|   ap_stable|                       p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27_s|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc     |   in|   32|   ap_stable|     srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_b2_loc|        scalar|
|acc2_3_address0                                                                                          |  out|    3|   ap_memory|                                                                                                   acc2_3|         array|
|acc2_3_ce0                                                                                               |  out|    1|   ap_memory|                                                                                                   acc2_3|         array|
|acc2_3_we0                                                                                               |  out|    1|   ap_memory|                                                                                                   acc2_3|         array|
|acc2_3_d0                                                                                                |  out|   32|   ap_memory|                                                                                                   acc2_3|         array|
+---------------------------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------+--------------+

