<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Fri Oct 14 19:15:07 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 6.904 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">463, 463, 3.704 us, 3.704 us, 98, 98, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Loop_Row_DCT_Loop_pr_U0">Loop_Row_DCT_Loop_pr, 97, 97, 0.776 us, 0.776 us, 97, 97, none</column>
<column name="Loop_Col_DCT_Loop_pr_U0">Loop_Col_DCT_Loop_pr, 97, 97, 0.776 us, 0.776 us, 97, 97, none</column>
<column name="write_data_U0">write_data, 66, 66, 0.528 us, 0.528 us, 66, 66, none</column>
<column name="Loop_Xpose_Col_Outer_U0">Loop_Xpose_Col_Outer, 66, 66, 0.528 us, 0.528 us, 66, 66, none</column>
<column name="read_data_U0">read_data, 66, 66, 0.528 us, 0.528 us, 66, 66, none</column>
<column name="Loop_Xpose_Row_Outer_U0">Loop_Xpose_Row_Outer, 66, 66, 0.528 us, 0.528 us, 66, 66, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 16, 840, 1212, -</column>
<column name="Memory">3, -, 512, 32, 0</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 16, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Loop_Col_DCT_Loop_pr_U0">Loop_Col_DCT_Loop_pr, 0, 8, 360, 249, 0</column>
<column name="Loop_Row_DCT_Loop_pr_U0">Loop_Row_DCT_Loop_pr, 0, 8, 360, 249, 0</column>
<column name="Loop_Xpose_Col_Outer_U0">Loop_Xpose_Col_Outer, 0, 0, 30, 186, 0</column>
<column name="Loop_Xpose_Row_Outer_U0">Loop_Xpose_Row_Outer, 0, 0, 29, 171, 0</column>
<column name="read_data_U0">read_data, 0, 0, 29, 171, 0</column>
<column name="write_data_U0">write_data, 0, 0, 32, 186, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_0_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="col_inbuf_1_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="col_inbuf_2_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="col_inbuf_3_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="col_inbuf_4_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="col_inbuf_5_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="col_inbuf_6_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="col_inbuf_7_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_0_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_1_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_2_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_3_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_4_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_5_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_6_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="buf_2d_in_7_U">dct_col_inbuf_0, 0, 32, 2, 0, 8, 16, 2, 256</column>
<column name="row_outbuf_i_U">dct_row_outbuf_i, 1, 0, 0, 0, 64, 16, 2, 2048</column>
<column name="col_outbuf_i_U">dct_row_outbuf_i, 1, 0, 0, 0, 64, 16, 2, 2048</column>
<column name="buf_2d_out_U">dct_row_outbuf_i, 1, 0, 0, 0, 64, 16, 2, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_Col_DCT_Loop_pr_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_Row_DCT_Loop_pr_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_Xpose_Row_Outer_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buf_2d_in_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="read_data_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf_7">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_buf_2d_in_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf_7">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_buf_2d_in_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buf_2d_in_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf_7">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d1">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we1">out, 1, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_address1">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d1">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q1">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we1">out, 1, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
