# List of all Verilog source files to include in this build.
# Used by both synthesis and RTL simulation.
synthesis.inputs.input_files: [
  "v/STA.v",
  "v/accumulator.v",
  "v/DP.v",
  "v/five_number_adder_signed_8bit.sv",
  "v/adder.sv",
  "v/PE.v",
  "${bsg_root}/bsg_misc/bsg_buff.v",
   
]
synthesis.inputs.input_files_meta: [append, subst]

# Add synthesis input files to simulation inputs
# (Only for RTL sim)
sim.inputs.input_files: synthesis.inputs.input_files
sim.inputs.input_files_meta: [crossref, subst]
