
---------- Begin Simulation Statistics ----------
final_tick                               13975637408298                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187339                       # Simulator instruction rate (inst/s)
host_mem_usage                               17432564                       # Number of bytes of host memory used
host_op_rate                                   239999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2477.47                       # Real time elapsed on the host
host_tick_rate                               12302425                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   464127709                       # Number of instructions simulated
sim_ops                                     594592085                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030479                       # Number of seconds simulated
sim_ticks                                 30478924566                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8206203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        16709                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16413407                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        16709                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu0.num_int_insts                          18                       # number of integer instructions
system.cpu0.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                           14                       # number of memory refs
system.cpu0.num_store_insts                        12                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        19                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        92963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       186705                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          346                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1090168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2921                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2181035                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2921                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu2.num_fp_insts                           17                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1272238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2541012                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          507                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1458195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2933755                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       863837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1807677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          2025044                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1918272                       # number of cc regfile writes
system.switch_cpus0.committedInsts           52953537                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             66046238                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.728464                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.728464                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads         88603445                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        49921556                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 324199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          161                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          568473                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.722036                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29540012                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           4039213                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           3378                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     25469367                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      4039624                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     66057745                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     25500799                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          414                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     66086683                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          1040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12831690                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles           699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12847949                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          556                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         73109946                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             66054597                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655758                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         47942409                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.721685                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              66054683                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        64224436                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       11427872                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.578548                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.578548                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11142623     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       239656      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       177522      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       106512      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     13900408     21.03%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        17752      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt        97759      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        26628      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     10838037     16.40%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      5884696      8.90%     64.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       701609      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     19616218     29.68%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3337645      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      66087097                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       54159763                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    107648270                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     53463215                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     53473685                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt             981345                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014849                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           7117      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd           65      0.01%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        57928      5.90%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        295206     30.08%     36.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9024      0.92%     37.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       567827     57.86%     95.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        44178      4.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      12908647                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    116711359                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12591382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12596123                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          66057745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         66087097                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        11507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           18                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined         8966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     91204072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.724607                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.368769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     62484602     68.51%     68.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12221161     13.40%     81.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6518784      7.15%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      3771461      4.14%     93.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3302191      3.62%     96.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1730387      1.90%     98.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       727129      0.80%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       296344      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       152013      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     91204072                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.722040                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        50331                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         8212                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     25469367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4039624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       33171187                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                91528271                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  48304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         86863905                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       102577407                       # number of cc regfile writes
system.switch_cpus1.committedInsts          101291303                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            146931337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.903614                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.903614                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          2557925                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         2544606                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  61408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1380630                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        15965423                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.185904                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            34594848                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10645520                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       18287337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     28078743                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     15069166                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    252927982                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     23949328                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2471018                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    200071968                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         54779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       274499                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1344517                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       322239                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         8050                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       544063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       836567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        292167934                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            198147201                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543048                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        158661154                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.164874                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             199851582                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       321743057                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173198898                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.106667                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.106667                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1260978      0.62%      0.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    161840842     79.90%     80.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3761963      1.86%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21850059     10.79%     93.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8689159      4.29%     97.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      2577005      1.27%     98.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      2562981      1.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     202542987                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        6250648                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     11393161                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      5094503                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      9929140                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3172824                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015665                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1301020     41.01%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        137534      4.33%     45.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       623608     19.65%     64.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       776511     24.47%     89.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       334151     10.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     198204185                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    488418238                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    193052698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    349003305                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         252922636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        202542987                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         5346                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    105996560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        85739                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    167548559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     91466863                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.214387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.223819                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     33966101     37.13%     37.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8646041      9.45%     46.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9924862     10.85%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11880333     12.99%     70.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11001141     12.03%     82.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7052478      7.71%     90.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4964545      5.43%     95.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      2898897      3.17%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1132465      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     91466863                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.212901                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4264693                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       270918                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     28078743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15069166                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       71202333                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                91528271                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         21289537                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        24718166                       # number of cc regfile writes
system.switch_cpus2.committedInsts           59882804                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             84463410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.528457                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.528457                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         99215341                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        48516497                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  60759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6976                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         3386684                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.923673                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            22362290                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           4476878                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       27386910                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     17898127                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         1662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      4483129                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     84623918                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     17885412                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17853                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     84542162                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        124933                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      4972514                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7401                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      5285269                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          542                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         4735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        106493509                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             84524459                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.617928                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         65805334                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.923479                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              84530019                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        72299759                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       26386602                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.654255                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.654255                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         2206      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     32219193     38.10%     38.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         3511      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            7      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           90      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       375086      0.44%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          525      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     11939148     14.12%     52.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      1763859      2.09%     54.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       368046      0.44%     55.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     15030053     17.77%     72.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       488590      0.58%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1311076      1.55%     75.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32173      0.04%     75.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     16581557     19.61%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4444895      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      84560015                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       56341364                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    111085444                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     54720382                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     54892426                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1671045                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019762                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26339      1.58%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         89808      5.37%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      6.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       295377     17.68%     24.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt         1275      0.08%     24.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            1      0.00%     24.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     24.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1058085     63.32%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt           17      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         47037      2.81%     90.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          447      0.03%     90.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       149094      8.92%     99.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         3565      0.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      29887490                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    151174886                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     29804077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     29892441                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          84623909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         84560015                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       160415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1743                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       274811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     91467512                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.924481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.156887                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     72782721     79.57%     79.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3657056      4.00%     83.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1927009      2.11%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1519608      1.66%     87.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1811239      1.98%     89.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2319034      2.54%     91.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2097985      2.29%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1760799      1.93%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3592061      3.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     91467512                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.923868                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1050318                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       967969                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     17898127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4483129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       35339503                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                91528271                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45137918                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54345620                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.366113                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.366113                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404199234                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198342652                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  20290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153383                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765477                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.278257                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98352689                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23618081                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15373132                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75346821                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        66041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23699144                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303149193                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74734608                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245593                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300053168                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        204416                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       464016                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153433                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       731377                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4107                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455464346                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299933022                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525709                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239441596                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.276944                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300004312                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       312022274                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73201730                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.731397                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.731397                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53225      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86556471     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187339      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55718169     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3366043      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55938921     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10869496      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012442      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63950702     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19615075      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300298762                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233482991                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453633289                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219943563                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224540394                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13911070                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046324                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          77496      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           605      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967697     21.33%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           50      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6649563     47.80%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        286178      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168427      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3705640     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55414      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80673616                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    252520424                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79989459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84610955                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303149193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300298762                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5998117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       137139                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9329781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     91507981                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.281667                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.861937                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27755502     30.33%     30.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5818904      6.36%     36.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7742436      8.46%     45.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6911029      7.55%     52.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9657276     10.55%     63.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8695427      9.50%     72.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8851780      9.67%     82.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5560036      6.08%     88.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10515591     11.49%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     91507981                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.280940                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5169377                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1856121                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75346821                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23699144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104157079                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                91528271                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     25139156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25139165                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     25139156                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25139165                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4228569                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4228574                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4228569                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4228574                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  43707805457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43707805457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  43707805457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43707805457                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           14                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     29367725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29367739                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     29367725                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29367739                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.357143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143987                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143987                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143987                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143987                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 10336.311281                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10336.299059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 10336.311281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10336.299059                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         8552                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2827                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     3.025115                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3875110                       # number of writebacks
system.cpu0.dcache.writebacks::total          3875110                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       352937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       352937                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       352937                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       352937                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      3875632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3875632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3875632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3875632                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  40593110603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  40593110603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  40593110603                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  40593110603                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131969                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10473.933181                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10473.933181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10473.933181                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10473.933181                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3875110                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     21365004                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21365004                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3963998                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3964000                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  38931453243                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  38931453243                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     25329002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25329004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156500                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156500                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  9821.259557                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9821.254602                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       352821                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       352821                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3611177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3611177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  35905472586                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  35905472586                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  9942.872528                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9942.872528                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            9                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      3774152                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3774161                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       264571                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       264574                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   4776352214                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4776352214                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      4038723                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4038735                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18053.196359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18052.991655                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       264455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       264455                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   4687638017                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4687638017                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065480                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065480                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 17725.654713                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17725.654713                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.060486                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           29014801                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3875622                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.486489                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.038976                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.021510                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000076                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998089                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998165                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        238817534                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       238817534                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1059007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1059030                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1059007                       # number of overall hits
system.cpu0.icache.overall_hits::total        1059030                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      4331768                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4331771                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      4331768                       # number of overall misses
system.cpu0.icache.overall_misses::total      4331771                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  21871152954                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21871152954                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  21871152954                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21871152954                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           26                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5390775                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5390801                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           26                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5390775                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5390801                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803552                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803549                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803552                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803549                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5049.013002                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5049.009505                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5049.013002                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5049.009505                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4331072                       # number of writebacks
system.cpu0.icache.writebacks::total          4331072                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          190                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          190                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      4331578                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4331578                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      4331578                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4331578                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  20427295257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20427295257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  20427295257                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20427295257                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803517                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803513                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803517                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803513                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4715.901516                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4715.901516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4715.901516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4715.901516                       # average overall mshr miss latency
system.cpu0.icache.replacements               4331072                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1059007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1059030                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      4331768                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4331771                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  21871152954                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21871152954                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5390775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5390801                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803552                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5049.013002                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5049.009505                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          190                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      4331578                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4331578                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  20427295257                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20427295257                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803513                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4715.901516                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4715.901516                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.606941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5390611                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4331581                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244490                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.003337                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   507.603604                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.991413                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993373                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         47457989                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        47457989                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7942759                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       361030                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      8123133                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        264445                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       264444                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7942759                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     12994234                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     11626397                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           24620631                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    554409792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    496046848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1050456640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       277981                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               17790784                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       8485206                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001970                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.044336                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             8468494     99.80%     99.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               16712      0.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         8485206                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     10930979079                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          35.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     4359831890                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         14.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     3875454824                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         12.7                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      4330031                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3611696                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        7941727                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      4330031                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3611696                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       7941727                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1547                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       263922                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       265477                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1547                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       263922                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       265477                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     73782810                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  19777214655                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  19850997465                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     73782810                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  19777214655                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  19850997465                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      4331578                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      3875618                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8207204                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      4331578                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      3875618                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8207204                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000357                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.068098                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.032347                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000357                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.068098                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.032347                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 47694.124111                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 74935.832007                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 74774.829703                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 47694.124111                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 74935.832007                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 74774.829703                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       277981                       # number of writebacks
system.cpu0.l2cache.writebacks::total          277981                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1547                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       263921                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       265468                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1547                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       263921                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       265468                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     73267659                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  19689236721                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  19762504380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     73267659                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  19689236721                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  19762504380                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000357                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.068098                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.032346                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000357                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.068098                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.032346                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 47361.124111                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74602.766438                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 74444.017283                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 47361.124111                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74602.766438                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 74444.017283                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               277981                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       296464                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       296464                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       296464                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       296464                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      7909715                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      7909715                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      7909715                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      7909715                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       199783                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       199783                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        64659                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        64662                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   3593837898                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   3593837898                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       264442                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       264445                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.244511                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.244520                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 55581.402403                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 55578.823699                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        64659                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        64659                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3572306784                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   3572306784                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.244511                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.244508                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 55248.407553                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 55248.407553                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      4330031                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3411913                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      7741944                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1547                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       199263                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       200815                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     73782810                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  16183376757                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  16257159567                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      4331578                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      3611176                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7942759                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000357                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.055180                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.025283                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 47694.124111                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81216.165354                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80955.902532                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1547                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       199262                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       200809                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     73267659                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  16116929937                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  16190197596                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000357                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.055179                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025282                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 47361.124111                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 80883.108355                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80624.860420                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4076.550933                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16413402                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          282077                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           58.187665                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   373.254119                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.113413                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.924777                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   127.809436                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3572.449188                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.091126                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000028                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000714                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.031203                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.872180                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.995252                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          578                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2694                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          619                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       262896541                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      262896541                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  30478914243                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32258.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32258.numOps                      0                       # Number of Ops committed
system.cpu0.thread32258.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26796088                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26796088                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27385469                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27385469                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       146686                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146690                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       184993                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184997                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10413753156                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10413753156                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10413753156                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10413753156                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     26942774                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     26942778                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     27570462                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27570466                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005444                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005445                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006710                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006710                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 70993.504193                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70991.568314                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 56292.687594                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56291.470435                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       113099                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            253                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   447.031621                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        92901                       # number of writebacks
system.cpu1.dcache.writebacks::total            92901                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        61188                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61188                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        61188                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61188                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        85498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        93471                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        93471                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4703232393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4703232393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5170928562                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5170928562                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003173                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003390                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003390                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 55009.852780                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55009.852780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 55321.207241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55321.207241                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 92901                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20373380                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20373380                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       110385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       110388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   7829211618                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7829211618                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     20483765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20483768                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.005389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 70926.408642                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70924.481085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        61150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        61150                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        49235                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49235                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   2133528336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2133528336                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002404                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002404                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 43333.570346                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43333.570346                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      6422708                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6422708                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        36301                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        36302                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2584541538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2584541538                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      6459009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6459010                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005620                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005620                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 71197.530040                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71195.568784                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        36263                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        36263                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2569704057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2569704057                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005614                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005614                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 70862.974850                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70862.974850                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       589381                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       589381                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        38307                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        38307                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       627688                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       627688                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.061029                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.061029                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7973                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7973                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    467696169                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    467696169                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012702                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012702                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 58659.998620                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 58659.998620                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.033068                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27478966                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            93413                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           294.166401                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.028459                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.004608                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000056                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.996103                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        220657141                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       220657141                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     27703764                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27703786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     27703764                       # number of overall hits
system.cpu1.icache.overall_hits::total       27703786                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          432                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           434                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          432                       # number of overall misses
system.cpu1.icache.overall_misses::total          434                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     39478815                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39478815                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     39478815                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39478815                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     27704196                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27704220                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     27704196                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27704220                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 91386.145833                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90965.011521                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 91386.145833                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90965.011521                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          105                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          105                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          327                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          327                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     31677291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31677291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     31677291                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31677291                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96872.449541                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 96872.449541                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96872.449541                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 96872.449541                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     27703764                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27703786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          432                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          434                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     39478815                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39478815                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     27704196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27704220                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 91386.145833                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90965.011521                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          105                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          327                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     31677291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31677291                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 96872.449541                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 96872.449541                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          322.584008                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27704115                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              329                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         84207.036474                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   320.584008                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.626141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.630047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          329                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        221634089                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       221634089                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          57540                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        77809                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean        54690                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           62                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           62                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         36202                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        36202                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        57540                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          658                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       279851                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             280509                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     11924096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            11945152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        39598                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2534272                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        133402                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003103                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.055622                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              132988     99.69%     99.69% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 414      0.31%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          133402                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       124042833                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         327005                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       93336237                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        50057                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          50057                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        50057                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         50057                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          327                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        43352                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        43685                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          327                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        43352                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        43685                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     31457178                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   4920372702                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   4951829880                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     31457178                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   4920372702                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   4951829880                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          327                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        93409                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        93742                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          327                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        93409                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        93742                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.464109                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.466013                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.464109                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.466013                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 96199.321101                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 113498.170834                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 113353.093281                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 96199.321101                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 113498.170834                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 113353.093281                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        39598                       # number of writebacks
system.cpu1.l2cache.writebacks::total           39598                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          327                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        43352                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        43679                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          327                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        43352                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        43679                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     31348287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   4905936486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   4937284773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     31348287                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   4905936486                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   4937284773                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.464109                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.465949                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.464109                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.465949                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 95866.321101                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 113165.170834                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 113035.664118                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 95866.321101                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 113165.170834                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 113035.664118                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                39598                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        56508                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        56508                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        56508                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        56508                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        36325                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        36325                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        36325                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        36325                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           62                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           62                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           62                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           62                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        13441                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        13441                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        22760                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        22761                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2495797704                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2495797704                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        36201                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        36202                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.628712                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.628722                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 109657.192619                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 109652.374852                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        22760                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        22760                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2488218624                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2488218624                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.628712                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.628695                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 109324.192619                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 109324.192619                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        36616                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        36616                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        20592                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        20924                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     31457178                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2424574998                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   2456032176                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        57208                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        57540                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.359950                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.363643                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 96199.321101                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 117743.541084                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 117378.712292                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        20592                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        20919                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     31348287                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2417717862                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2449066149                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.359950                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.363556                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 95866.321101                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 117410.541084                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 117073.767819                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3966.669400                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            186637                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           43694                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.271456                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.036988                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.111347                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.097418                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    25.158938                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3936.264707                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000497                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000027                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000756                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006142                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.961002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.968425                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1247                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2242                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3029886                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3029886                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  30478914243                       # Cumulative time (in ticks) in various power states
system.cpu1.thread16434.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread16434.numOps                      0                       # Number of Ops committed
system.cpu1.thread16434.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     17356692                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17356694                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     17581385                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17581387                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3360364                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3360367                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3422286                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3422289                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 149617872025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 149617872025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 149617872025                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 149617872025                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     20717056                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20717061                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     21003671                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21003676                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.162203                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.162203                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.162938                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.162938                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 44524.305112                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44524.265363                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 43718.693302                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43718.654978                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1088                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1035                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    41.846154                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    94.090909                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1089879                       # number of writebacks
system.cpu2.dcache.writebacks::total          1089879                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2305616                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2305616                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2305616                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2305616                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1054748                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1054748                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1090666                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1090666                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  66883775938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  66883775938                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  70706039848                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70706039848                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050912                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050912                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.051927                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051927                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 63412.090791                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63412.090791                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 64828.315770                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64828.315770                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1089879                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     13152921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13152923                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3088202                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3088205                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 132702077088                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 132702077088                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16241123                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16241128                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.600000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.190147                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.190147                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 42970.659655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42970.617912                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2305590                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2305590                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       782612                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       782612                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  50059063494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50059063494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.048187                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048187                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 63964.088838                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63964.088838                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      4203771                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4203771                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       272162                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       272162                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16915794937                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16915794937                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      4475933                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4475933                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.060806                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060806                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 62153.404726                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62153.404726                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           26                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       272136                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       272136                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16824712444                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16824712444                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.060800                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.060800                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 61824.648132                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61824.648132                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       224693                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       224693                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        61922                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        61922                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       286615                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       286615                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.216046                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.216046                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        35918                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        35918                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3822263910                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3822263910                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.125318                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.125318                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 106416.390389                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 106416.390389                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.632191                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           18672059                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1090391                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.124187                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158486396                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.044468                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.587724                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000087                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999195                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999282                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        169119799                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       169119799                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      5249660                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5249678                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      5249660                       # number of overall hits
system.cpu2.icache.overall_hits::total        5249678                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          543                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           545                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          543                       # number of overall misses
system.cpu2.icache.overall_misses::total          545                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     49990293                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     49990293                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     49990293                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     49990293                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5250203                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5250223                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5250203                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5250223                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000103                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000104                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000103                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000104                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 92063.154696                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 91725.308257                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 92063.154696                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 91725.308257                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu2.icache.writebacks::total               12                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           71                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           71                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          472                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          472                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     43813476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43813476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     43813476                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43813476                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92825.161017                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 92825.161017                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92825.161017                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 92825.161017                       # average overall mshr miss latency
system.cpu2.icache.replacements                    12                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      5249660                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5249678                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          543                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          545                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     49990293                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     49990293                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5250203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5250223                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000103                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 92063.154696                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 91725.308257                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           71                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          472                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     43813476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43813476                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 92825.161017                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 92825.161017                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          259.343507                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5250152                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              474                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         11076.270042                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   257.343507                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.502624                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.506530                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         42002258                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        42002258                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         819005                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       644048                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1490792                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          277                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          277                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        271860                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       271860                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       819007                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          960                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3271217                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3272177                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    139537280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           139568384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1044949                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               66876736                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2136093                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001370                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.036992                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2133166     99.86%     99.86% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2927      0.14%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2136093                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1452150396                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           4.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         471528                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1089389853                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          3.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data        44260                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          44261                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data        44260                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         44261                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          471                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1046130                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1046606                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          471                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1046130                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1046606                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     43489134                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  69699392838                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  69742881972                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     43489134                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  69699392838                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  69742881972                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          472                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1090390                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1090867                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          472                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1090390                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1090867                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.997881                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.959409                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.959426                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.997881                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.959409                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.959426                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92333.617834                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 66625.938304                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66637.189135                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92333.617834                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 66625.938304                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66637.189135                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1044949                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1044949                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          471                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1046130                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1046601                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          471                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1046130                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1046601                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     43332291                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  69351032214                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  69394364505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     43332291                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  69351032214                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  69394364505                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.997881                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.959409                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.959421                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.997881                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.959409                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.959421                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92000.617834                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 66292.938941                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 66304.508122                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92000.617834                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 66292.938941                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 66304.508122                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1044949                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       301873                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       301873                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       301873                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       301873                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       788012                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       788012                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       788012                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       788012                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          267                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          267                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data           10                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data       147186                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total       147186                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          277                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          277                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.036101                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.036101                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 14718.600000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 14718.600000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data           10                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total           10                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       180486                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       180486                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.036101                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.036101                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18048.600000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         3592                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         3592                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       268268                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       268268                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  16601616099                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  16601616099                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       271860                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       271860                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.986787                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.986787                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 61884.444283                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 61884.444283                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       268268                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       268268                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  16512282855                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  16512282855                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.986787                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.986787                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 61551.444283                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 61551.444283                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        40668                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        40669                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          471                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       777862                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       778338                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     43489134                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  53097776739                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  53141265873                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       818530                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       819007                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.997881                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.950316                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.950344                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92333.617834                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 68261.178383                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 68275.306966                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          471                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       777862                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       778333                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     43332291                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  52838749359                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  52882081650                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.997881                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.950316                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.950337                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92000.617834                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 67928.179239                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67942.746421                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4073.405558                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2181025                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1049045                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.079058                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    11.536853                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.017086                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.022040                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.678368                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4059.151211                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002817                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000654                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.991004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994484                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          367                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3191                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          538                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        35945509                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       35945509                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  30478914243                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32258.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32258.numOps                      0                       # Number of Ops committed
system.cpu2.thread32258.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89555682                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89555686                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89555682                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89555686                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5018941                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5018947                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5018942                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5018948                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  43020473462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  43020473462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  43020473462                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  43020473462                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94574623                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94574633                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94574624                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94574634                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053069                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053069                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053069                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053069                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8571.623668                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8571.613421                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8571.621960                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8571.611713                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          447                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   223.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1268124                       # number of writebacks
system.cpu3.dcache.writebacks::total          1268124                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3746195                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3746195                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3746195                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3746195                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1272746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1272746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1272747                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1272747                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  16313670998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  16313670998                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  16313770898                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16313770898                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013458                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013458                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013458                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013458                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 12817.695752                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12817.695752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 12817.764173                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12817.764173                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1268124                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66041856                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66041857                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4985035                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4985040                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  42845845932                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  42845845932                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71026891                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71026897                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070185                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070185                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8594.893703                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8594.885083                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3746188                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3746188                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238847                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238847                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  16150344822                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16150344822                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 13036.593560                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13036.593560                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23513826                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23513829                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        33906                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        33907                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    174627530                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    174627530                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5150.343007                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5150.191111                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        33899                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        33899                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    163326176                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    163326176                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001440                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001440                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4818.023423                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4818.023423                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.777259                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90829089                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268636                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.595863                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.006446                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.770813                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003919                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995646                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757865708                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757865708                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20651662                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20651685                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20651662                       # number of overall hits
system.cpu3.icache.overall_hits::total       20651685                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          150                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          150                       # number of overall misses
system.cpu3.icache.overall_misses::total          152                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     12994992                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     12994992                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     12994992                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     12994992                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20651812                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20651837                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20651812                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20651837                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 86633.280000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 85493.368421                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 86633.280000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 85493.368421                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          134                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     11984337                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11984337                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     11984337                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11984337                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89435.350746                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 89435.350746                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89435.350746                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 89435.350746                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20651662                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20651685                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          150                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     12994992                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     12994992                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20651812                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20651837                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 86633.280000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 85493.368421                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     11984337                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11984337                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 89435.350746                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 89435.350746                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          132.722737                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20651821                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         151851.625000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   130.722737                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.255318                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.259224                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165214832                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165214832                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238986                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       304688                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1079409                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4114                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4114                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29786                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29786                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238988                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3813626                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3813898                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162352640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162361344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       115973                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7422272                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1388861                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000449                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.021175                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1388238     99.96%     99.96% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 623      0.04%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1388861                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1690724916                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1268731332                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1149067                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1149068                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1149067                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1149068                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       119565                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       119706                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       119565                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       119706                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     11888100                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11124020844                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  11135908944                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     11888100                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11124020844                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  11135908944                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          134                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268632                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268774                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          134                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268632                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268774                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.094348                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.094348                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 89384.210526                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 93037.434400                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93027.157736                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 89384.210526                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 93037.434400                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93027.157736                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       115973                       # number of writebacks
system.cpu3.l2cache.writebacks::total          115973                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       119565                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       119698                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       119565                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       119698                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     11843811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11084205699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11096049510                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     11843811                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11084205699                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11096049510                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.094341                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.094341                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89051.210526                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92704.434400                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92700.375194                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89051.210526                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92704.434400                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92700.375194                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               115973                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289083                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289083                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289083                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289083                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978925                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978925                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978925                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978925                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4114                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4114                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4114                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4114                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29366                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29366                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          419                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          420                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     13668651                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     13668651                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29785                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.014067                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.014101                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 32622.078759                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 32544.407143                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     13529124                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     13529124                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.014067                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.014067                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 32289.078759                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 32289.078759                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1119701                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1119702                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       119286                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11888100                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11110352193                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  11122240293                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238847                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238988                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.096175                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.096277                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 89384.210526                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 93249.896707                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 93240.114456                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       119279                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     11843811                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  11070676575                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  11082520386                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.096175                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096271                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 89051.210526                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 92916.896707                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 92912.586340                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4046.085153                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2540896                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          120069                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           21.161965                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    61.564844                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.023951                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.746291                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     3.172140                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3980.577926                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.015030                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000182                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000774                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.971821                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.987814                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2759                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          656                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40774405                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40774405                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  30478914243                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1119360                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        646454                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1014383                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            661016                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                10                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             356111                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            356110                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1119362                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       792223                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       126622                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3135270                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       354878                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4408993                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33711808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5307968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    133673216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     15051008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                187744000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            863823                       # Total snoops (count)
system.l3bus.snoopTraffic                    12979648                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2339408                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2339408    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2339408                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1462527126                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           176985282                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            29170890                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           697452931                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79912423                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          941                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       123630                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data          653                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       388692                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        17698                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              531618                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          941                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       123630                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data          653                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       388692                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        17698                       # number of overall hits
system.l3cache.overall_hits::total             531618                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          606                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       140291                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          327                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        42699                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       657438                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       101867                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            943855                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          606                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       140291                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          327                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        42699                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       657438                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       101867                       # number of overall misses
system.l3cache.overall_misses::total           943855                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     52980300                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  16769501701                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     30040263                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   4722461807                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     41392899                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  59719299543                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     11312010                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  10356022596                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  91703011119                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     52980300                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  16769501701                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     30040263                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   4722461807                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     41392899                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  59719299543                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     11312010                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  10356022596                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  91703011119                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1547                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       263921                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          327                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        43352                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          471                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1046130                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       119565                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1475473                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1547                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       263921                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          327                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        43352                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          471                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1046130                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       119565                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1475473                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.391726                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.531564                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.984937                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.991507                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.628448                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.851980                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.639697                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.391726                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.531564                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.984937                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.991507                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.628448                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.851980                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.639697                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 87426.237624                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 119533.695683                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 91866.247706                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 110598.885384                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 88635.758030                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 90836.397566                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 85052.706767                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 101662.192820                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97157.943878                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 87426.237624                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 119533.695683                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 91866.247706                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 110598.885384                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 88635.758030                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 90836.397566                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 85052.706767                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 101662.192820                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97157.943878                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         202807                       # number of writebacks
system.l3cache.writebacks::total               202807                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          606                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       140291                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          327                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        42699                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       657438                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       101867                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       943828                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          606                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       140291                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          327                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        42699                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       657438                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       101867                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       943828                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     48944340                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  15835170301                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     27862443                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   4438086467                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     38282679                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  55340775783                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     10426230                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   9677588376                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  85417136619                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     48944340                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  15835170301                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     27862443                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   4438086467                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     38282679                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  55340775783                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     10426230                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   9677588376                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  85417136619                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.391726                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.531564                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.984937                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.991507                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.628448                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.851980                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.639678                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.391726                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.531564                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.984937                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.991507                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.628448                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.851980                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.639678                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80766.237624                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 112873.743155                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85206.247706                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 103938.885384                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81975.758030                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 84176.417826                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 78392.706767                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 95002.192820                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 90500.744435                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80766.237624                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 112873.743155                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85206.247706                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 103938.885384                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81975.758030                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 84176.417826                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 78392.706767                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 95002.192820                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 90500.744435                       # average overall mshr miss latency
system.l3cache.replacements                    863823                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       443647                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       443647                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       443647                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       443647                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1014383                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1014383                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1014383                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1014383                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              10                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        34765                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data            1                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       106395                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          356                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           141517                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        29894                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        22759                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       161873                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           63                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         214594                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   2764278953                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2396680253                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  13946479550                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      6865128                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  19114303884                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        64659                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        22760                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       268268                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          419                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       356111                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.462333                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999956                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.603400                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.150358                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.602604                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 92469.356827                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 105306.922668                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86156.922711                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 108970.285714                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89071.939961                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        29894                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        22759                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       161873                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           63                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       214589                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   2565191573                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2245105313                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  12868405370                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      6445548                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  17685147804                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.462333                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999956                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.603400                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.150358                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.602590                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85809.579615                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 98646.922668                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 79496.922711                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 102310.285714                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82414.046405                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          941                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        88865                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          652                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       282297                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        17342                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       390101                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          606                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       110397                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        19940                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       495565                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       101804                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       729261                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     52980300                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  14005222748                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     30040263                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2325781554                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     41392899                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  45772819993                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     11312010                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10349157468                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  72588707235                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1547                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       199262                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        20592                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          471                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       777862                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       119146                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1119362                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.391726                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.554029                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.968337                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.991507                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.637086                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.854447                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.651497                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87426.237624                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 126862.349049                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 91866.247706                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 116638.994684                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 88635.758030                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 92364.916798                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 85052.706767                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 101657.670308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 99537.349776                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          606                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       110397                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          327                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        19940                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       495565                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       101804                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       729239                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     48944340                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  13269978728                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     27862443                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2192981154                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     38282679                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  42472370413                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10426230                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   9671142828                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  67731988815                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.391726                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.554029                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.968337                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.991507                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.637086                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.854447                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.651477                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 80766.237624                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 120202.349049                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 85206.247706                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 109978.994684                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 81975.758030                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 85704.943676                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 78392.706767                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 94997.670308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92880.370928                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60288.617587                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1989658                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1458028                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.364623                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945202503668                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60288.617587                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.919931                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.919931                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62577                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4274                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        16900                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40901                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.954849                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             48394236                       # Number of tag accesses
system.l3cache.tags.data_accesses            48394236                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    202807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    140291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     42699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    657436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    101832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000707970598                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12631                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12631                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1888526                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             192039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      943828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     202807                       # Number of write requests accepted
system.mem_ctrls.readBursts                    943828                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   202807                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                943828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               202807                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  321112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  236982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  165822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  106446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   49740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  13895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  14059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  14487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  13494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.718075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.740112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    533.138644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12628     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12631                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.051619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.047921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.365186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12330     97.62%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               70      0.55%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              154      1.22%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      0.38%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12631                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                60404992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12979648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1981.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    425.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30478822668                       # Total gap between requests
system.mem_ctrls.avgGap                      26581.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8978624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        20928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2732736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     42075904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6517248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12975872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1272485.842340530595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 294584672.125074863434                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 686638.400074840756                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89659856.406102821231                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 980612.027018197579                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1380491752.879519939423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 279274.945596189064                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 213828016.992113709450                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 425732606.539369463921                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       140291                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          327                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        42699                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       657438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       101867                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       202807                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26234129                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  10575073370                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     15603317                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2836554224                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     20778239                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  30702422201                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5441880                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5858946221                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1609835407625                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     43290.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     75379.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     47716.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     66431.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     44493.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     46700.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     40916.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     57515.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7937770.43                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8978624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        20928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2732736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     42075968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6519488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      60406656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        98688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12979648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12979648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       140291                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          327                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        42699                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       657437                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       101867                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         943854                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       202807                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        202807                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         8399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        12599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1272486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    294584672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       686638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89659856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       980612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1380493853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       279275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    213901510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1981915598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1272486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       686638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       980612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       279275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3237910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    425856495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       425856495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    425856495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         8399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        12599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1272486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    294584672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       686638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89659856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       980612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1380493853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       279275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    213901510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2407772093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               943791                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              202748                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        29173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        31413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        28973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        28944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        31169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        28820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        31176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        30139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        28376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        28849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        30141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        28237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        28865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        29176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        28011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        29028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        27701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        29368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         6558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         6060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         6083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         6098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5414                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33532261409                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3144711612                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        50041053581                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35529.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53021.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              621977                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              36274                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           17.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       488274                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.277459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.157165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   209.151807                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       343723     70.40%     70.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        75917     15.55%     85.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18751      3.84%     89.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12429      2.55%     92.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8601      1.76%     94.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6920      1.42%     95.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5243      1.07%     96.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3660      0.75%     97.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13030      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       488274                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              60402624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12975872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1981.783310                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              425.732607                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1522849176.575998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2024550407.779205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3969879732.671996                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  762027547.007964                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10865516730.128750                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25704495691.358948                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 146241032.179194                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  44995560317.702507                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1476.284382                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       942731                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2745050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27732921512                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             729259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       202807                       # Transaction distribution
system.membus.trans_dist::CleanEvict           661015                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214594                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214594                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         729261                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2751530                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2751530                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2751530                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     73386240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     73386240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                73386240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            943855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  943855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              943855                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           872086442                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1721493492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         568777                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       311041                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          179                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       160055                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         160025                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.981256                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          71060                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        71107                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        70993                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          114                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           22                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        12062                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          158                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     91202163                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.724174                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.572754                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     66234411     72.62%     72.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9760082     10.70%     83.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5306662      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3841086      4.21%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2151199      2.36%     95.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1260694      1.38%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       799692      0.88%     97.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       343540      0.38%     98.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      1504797      1.65%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     91202163                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     52953537                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      66046238                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29503157                       # Number of memory references committed
system.switch_cpus0.commit.loads             25464402                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            568405                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          53457365                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           35620876                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        71008                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     11141253     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       239652      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       177520      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       106512      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     13898928     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        17752      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt        97750      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        26628      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     10837086     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      5876155      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       701509      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19588247     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3337246      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     66046238                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      1504797                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        57327639                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     23146028                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         10435369                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       294336                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles           699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       160042                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      66061825                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           25469098                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            4039213                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1310766                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               221901                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     61011139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              52973089                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             568777                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       302078                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             30192213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           1440                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          5390775                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          445                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     91204072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.724453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.126243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        80321852     88.07%     88.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          392070      0.43%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          649002      0.71%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1088953      1.19%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1232182      1.35%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          817516      0.90%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          546886      0.60%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          426418      0.47%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         5729193      6.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     91204072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.006214                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.578762                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            5390775                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             140086                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           4965                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          556                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores           869                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8161                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  30478924566                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles           699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        57541908                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       12873392                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10502858                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     10285187                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      66059177                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          246                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         40849                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3776608                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       6358698                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     63271726                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          187941192                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        64164743                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups         88609875                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     63259506                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           12220                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2524153                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               155755666                       # The number of ROB reads
system.switch_cpus0.rob.writes              132118509                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         52953537                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           66046238                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24197784                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     19736234                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1231611                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16627288                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       16584159                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.740613                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          73067                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        69959                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        62012                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         7947                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          489                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    103436206                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          239                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1231268                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     77922910                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.885599                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.480393                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     32135276     41.24%     41.24% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     17701655     22.72%     63.96% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3960038      5.08%     69.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10055086     12.90%     81.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3379764      4.34%     86.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1824185      2.34%     88.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       862701      1.11%     89.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       705479      0.91%     90.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7298726      9.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     77922910                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    101291303                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     146931337                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           21397857                       # Number of memory references committed
system.switch_cpus1.commit.loads             14946399                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          12020866                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            519164                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          146930765                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        25557                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          275      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    121899624     82.96%     82.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3633581      2.47%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     14686817     10.00%     95.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6191876      4.21%     99.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       259582      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       259582      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    146931337                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7298726                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7640172                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     44876859                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25302721                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12302591                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1344517                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     15053878                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     271723978                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          973                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           23955763                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10653893                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                16048                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  702                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1221158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             207285106                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24197784                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16719238                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             88900767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2689736                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         27704196                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     91466863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.339987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        35849227     39.19%     39.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5034398      5.50%     44.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6060001      6.63%     51.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4547291      4.97%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4799450      5.25%     61.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5761693      6.30%     67.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3375276      3.69%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1872304      2.05%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        24167223     26.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     91466863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.264375                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.264711                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           27704208                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2841680                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       13132328                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2879                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         8050                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       8617708                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           252                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  30478924566                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1344517                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12527322                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       21165004                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         32496061                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     23933956                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     264150528                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30760                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      16589059                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         38533                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       5154616                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    379414584                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          677537308                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       459235461                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2647603                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    216590323                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       162824101                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         50208719                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               319612011                       # The number of ROB reads
system.switch_cpus1.rob.writes              514283668                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        101291303                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          146931337                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3408685                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      3405333                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         7029                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1635094                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1634684                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.974925                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          334                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          101                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          233                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       161362                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6926                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     91444065                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.923662                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.386945                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     76439652     83.59%     83.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      2069063      2.26%     85.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1634621      1.79%     87.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1212796      1.33%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       625823      0.68%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       687773      0.75%     90.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       241578      0.26%     90.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       166980      0.18%     90.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8365779      9.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     91444065                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     59882804                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      84463410                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           22330323                       # Number of memory references committed
system.switch_cpus2.commit.loads             17854371                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           3384626                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          54703307                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           50751176                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         2071      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     32167496     38.08%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         3481      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            7      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd           80      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       375062      0.44%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          455      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     38.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     11938078     14.13%     52.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      1763428      2.09%     54.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       367997      0.44%     55.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15026361     17.79%     72.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       488571      0.58%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1305017      1.55%     75.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        31422      0.04%     75.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     16549354     19.59%     94.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      4444530      5.26%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     84463410                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8365779                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1077524                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     79038940                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          8999810                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2343806                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7401                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1626510                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          105                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      84738211                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          474                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           17885247                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            4476879                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                38669                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 9034                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        45390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              60224255                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3408685                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1634951                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             91414618                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          15008                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5250203                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          200                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     91467512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.928481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.408542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        77682821     84.93%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1270393      1.39%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          607247      0.66%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1052439      1.15%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          897533      0.98%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          519985      0.57%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          502201      0.55%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1398803      1.53%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         7536090      8.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     91467512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.037242                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.657985                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5250203                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1357461                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          43730                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          542                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores          7169                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  30478924566                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7401                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2112729                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       37035803                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         10237940                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     42073608                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      84686781                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       210932                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4198828                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2197004                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      35800545                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     99810049                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          228559090                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        72431655                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         99406698                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     99512819                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          297139                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13443413                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               167703058                       # The number of ROB reads
system.switch_cpus2.rob.writes              169273120                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         59882804                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           84463410                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148795                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927297                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149731                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775619                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775328                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111755                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          352                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      5998283                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149709                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     90664887                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.277465                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.418411                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     30249448     33.36%     33.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15299778     16.88%     50.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5939408      6.55%     56.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5487051      6.05%     62.84% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1419710      1.57%     64.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1046489      1.15%     65.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2769928      3.06%     68.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644185      1.81%     70.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26808890     29.57%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     90664887                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus3.commit.loads             74300017                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648180                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26808890                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5444711                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     47047457                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27954491                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10907871                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153433                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2689898                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305773230                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74734592                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23618081                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4884                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259237760                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148795                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887205                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             91237139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306910                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20651812                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     91507981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.376767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.571311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        42937596     46.92%     46.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2273976      2.49%     49.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2438380      2.66%     52.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1447225      1.58%     53.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7058679      7.71%     61.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1068264      1.17%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3374765      3.69%     66.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3588662      3.92%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27320434     29.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     91507981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.034402                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.832324                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20651812                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975637408298                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3707669                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1046784                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4107                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151409                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  30478924566                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153433                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10467441                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       17945732                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33757310                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     29184047                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304774742                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       640132                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8571870                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      17316201                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         76344                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331546055                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878990572                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317202557                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409402098                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9388901                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57365119                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               367005295                       # The number of ROB reads
system.switch_cpus3.rob.writes              607147571                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
