--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_HHB_M3.twx CNC2_HHB_M3.ncd -o CNC2_HHB_M3.twr CNC2_HHB_M3.pcf -ucf
CNC2_HHB_M3.ucf

Design file:              CNC2_HHB_M3.ncd
Physical constraint file: CNC2_HHB_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = IN 40 ns 
   VALID 40 ns BEFORE COMP "PHY25MHz" "RISING"; does not clock any registered 
   input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 40 ns VALID 40 ns BEFORE 
   COMP "PHY25MHz" "RISING"; ignored during timing analysis
WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36979942 paths analyzed, 2588 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.932ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4 (SLICE_X48Y70.A1), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.731ns (Levels of Logic = 4)
  Clock Path Skew:      1.675ns (1.309 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA4     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y31.A2      net (fanout=1)        2.386   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<4>
    SLICE_X10Y31.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_426
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X25Y35.A3      net (fanout=1)        1.302   ML3MST_inst/common_mem_douta<4>
    SLICE_X25Y35.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y40.B1      net (fanout=1)        1.303   LB_MIII_DataOut<4>
    SLICE_X31Y40.B       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_HHB_M3/ibus_DataIn<4>LogicTrst
    SLICE_X48Y70.A1      net (fanout=22)       4.682   CNC2_HHB_M3/ibus_DataIn<4>
    SLICE_X48Y70.CLK     Tas                   0.320   CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_HHB_M3/ibus_DataIn<4>_rt
                                                       CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4
    -------------------------------------------------  ---------------------------
    Total                                     12.731ns (3.058ns logic, 9.673ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.610ns (Levels of Logic = 4)
  Clock Path Skew:      1.772ns (1.309 - -0.463)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA4    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y31.C2      net (fanout=1)        2.249   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<4>
    SLICE_X10Y31.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<4>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_553
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_25
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_25
    SLICE_X25Y35.A3      net (fanout=1)        1.302   ML3MST_inst/common_mem_douta<4>
    SLICE_X25Y35.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/Mmux_host_data_r271
    SLICE_X31Y40.B1      net (fanout=1)        1.303   LB_MIII_DataOut<4>
    SLICE_X31Y40.B       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_HHB_M3/ibus_DataIn<4>LogicTrst
    SLICE_X48Y70.A1      net (fanout=22)       4.682   CNC2_HHB_M3/ibus_DataIn<4>
    SLICE_X48Y70.CLK     Tas                   0.320   CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_HHB_M3/ibus_DataIn<4>_rt
                                                       CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4
    -------------------------------------------------  ---------------------------
    Total                                     12.610ns (3.074ns logic, 9.536ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.459ns (Levels of Logic = 3)
  Clock Path Skew:      1.843ns (1.309 - -0.534)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y46.AQ      Tcko                  0.391   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y46.B2      net (fanout=5)        5.329   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y46.BMUX    Tilo                  0.313   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv1
    SLICE_X31Y40.B4      net (fanout=16)       1.165   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv
    SLICE_X31Y40.B       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_HHB_M3/ibus_DataIn<4>LogicTrst
    SLICE_X48Y70.A1      net (fanout=22)       4.682   CNC2_HHB_M3/ibus_DataIn<4>
    SLICE_X48Y70.CLK     Tas                   0.320   CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase<7>
                                                       CNC2_HHB_M3/ibus_DataIn<4>_rt
                                                       CNC2_HHB_M3/DDA_Partition_1/m_DDATimeBase_4
    -------------------------------------------------  ---------------------------
    Total                                     12.459ns (1.283ns logic, 11.176ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (SLICE_X36Y76.AX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.722ns (Levels of Logic = 2)
  Clock Path Skew:      1.783ns (1.249 - -0.534)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y46.AQ      Tcko                  0.391   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y46.B2      net (fanout=5)        5.329   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y46.BMUX    Tilo                  0.313   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv1
    SLICE_X42Y38.C1      net (fanout=16)       1.586   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv
    SLICE_X42Y38.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X36Y76.AX      net (fanout=18)       4.763   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X36Y76.CLK     Tdick                 0.136   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    -------------------------------------------------  ---------------------------
    Total                                     12.722ns (1.044ns logic, 11.678ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.628ns (Levels of Logic = 3)
  Clock Path Skew:      1.716ns (1.249 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA24    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y36.B2      net (fanout=1)        2.834   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<24>
    SLICE_X16Y36.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X28Y38.A2      net (fanout=1)        1.174   ML3MST_inst/common_mem_douta<24>
    SLICE_X28Y38.A       Tilo                  0.205   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X42Y38.C4      net (fanout=1)        1.098   LB_MIII_DataOut<24>
    SLICE_X42Y38.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X36Y76.AX      net (fanout=18)       4.763   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X36Y76.CLK     Tdick                 0.136   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    -------------------------------------------------  ---------------------------
    Total                                     12.628ns (2.759ns logic, 9.869ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.091ns (Levels of Logic = 3)
  Clock Path Skew:      1.622ns (1.249 - -0.373)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y36.B1      net (fanout=1)        2.297   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<24>
    SLICE_X16Y36.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_532
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X28Y38.A2      net (fanout=1)        1.174   ML3MST_inst/common_mem_douta<24>
    SLICE_X28Y38.A       Tilo                  0.205   LB_MIII_DataOut<24>
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X42Y38.C4      net (fanout=1)        1.098   LB_MIII_DataOut<24>
    SLICE_X42Y38.C       Tilo                  0.204   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_HHB_M3/ibus_DataIn<8>LogicTrst
    SLICE_X36Y76.AX      net (fanout=18)       4.763   CNC2_HHB_M3/ibus_DataIn<8>
    SLICE_X36Y76.CLK     Tdick                 0.136   CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_HHB_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_8
    -------------------------------------------------  ---------------------------
    Total                                     12.091ns (2.759ns logic, 9.332ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1 (SLICE_X13Y63.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.712ns (Levels of Logic = 3)
  Clock Path Skew:      1.822ns (1.355 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA1     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y32.B1      net (fanout=1)        2.686   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>
    SLICE_X16Y32.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_522
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X20Y35.D2      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<1>
    SLICE_X20Y35.D       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X41Y39.A3      net (fanout=1)        1.568   LB_MIII_DataOut<1>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X13Y63.BX      net (fanout=23)       4.345   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X13Y63.CLK     Tdick                 0.063   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1
    -------------------------------------------------  ---------------------------
    Total                                     12.712ns (2.741ns logic, 9.971ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.271ns (Levels of Logic = 3)
  Clock Path Skew:      1.721ns (1.355 - -0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA17    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y37.A4      net (fanout=1)        3.389   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<17>
    SLICE_X18Y37.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y39.A3      net (fanout=1)        0.739   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y39.A       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X41Y39.A5      net (fanout=1)        0.997   LB_MIII_DataOut<17>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X13Y63.BX      net (fanout=23)       4.345   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X13Y63.CLK     Tdick                 0.063   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1
    -------------------------------------------------  ---------------------------
    Total                                     12.271ns (2.801ns logic, 9.470ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.224ns (Levels of Logic = 3)
  Clock Path Skew:      1.711ns (1.355 - -0.356)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA1    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y32.C3      net (fanout=1)        2.191   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1>
    SLICE_X16Y32.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_523
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X20Y35.D2      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<1>
    SLICE_X20Y35.D       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X41Y39.A3      net (fanout=1)        1.568   LB_MIII_DataOut<1>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X13Y63.BX      net (fanout=23)       4.345   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X13Y63.CLK     Tdick                 0.063   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable<3>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_Enable_1
    -------------------------------------------------  ---------------------------
    Total                                     12.224ns (2.748ns logic, 9.476ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (SLICE_X38Y40.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_6 (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.866ns (Levels of Logic = 3)
  Clock Path Skew:      1.444ns (1.096 - -0.348)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_6 to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.200   ML3MST_inst/reg_dout<7>
                                                       ML3MST_inst/reg_dout_6
    SLICE_X25Y35.B6      net (fanout=1)        0.230   ML3MST_inst/reg_dout<6>
    SLICE_X25Y35.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_initseq_chk_0
                                                       ML3MST_inst/Mmux_host_data_r291
    SLICE_X38Y40.C3      net (fanout=1)        0.895   LB_MIII_DataOut<6>
    SLICE_X38Y40.C       Tilo                  0.156   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_M3/ibus_DataIn<6>LogicTrst
    SLICE_X38Y40.D5      net (fanout=20)       0.098   CNC2_HHB_M3/ibus_DataIn<6>
    SLICE_X38Y40.CLK     Tah         (-Th)    -0.131   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[22]_ISTOP_DataIn[6]_MUX_520_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (0.643ns logic, 1.223ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.304ns (Levels of Logic = 3)
  Clock Path Skew:      1.402ns (1.096 - -0.306)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6 to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y50.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_6
    SLICE_X35Y50.B3      net (fanout=1)        0.554   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<6>
    SLICE_X35Y50.B       Tilo                  0.156   N39
                                                       CNC2_HHB_M3/ibus_DataIn<6>LogicTrst_SW0
    SLICE_X38Y40.C1      net (fanout=1)        0.975   N39
    SLICE_X38Y40.C       Tilo                  0.156   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_M3/ibus_DataIn<6>LogicTrst
    SLICE_X38Y40.D5      net (fanout=20)       0.098   CNC2_HHB_M3/ibus_DataIn<6>
    SLICE_X38Y40.CLK     Tah         (-Th)    -0.131   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[22]_ISTOP_DataIn[6]_MUX_520_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (0.677ns logic, 1.627ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.389ns (Levels of Logic = 4)
  Clock Path Skew:      1.404ns (1.096 - -0.308)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y46.A3      net (fanout=21)       0.820   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y46.A       Tilo                  0.156   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       AddressDecoder_inst/oADDRDEC_CS1n
    SLICE_X37Y46.B5      net (fanout=5)        0.216   AddressDecoderCS1n
    SLICE_X37Y46.BMUX    Tilo                  0.203   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv1
    SLICE_X38Y40.C6      net (fanout=16)       0.409   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_223_o_inv
    SLICE_X38Y40.C       Tilo                  0.156   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_M3/ibus_DataIn<6>LogicTrst
    SLICE_X38Y40.D5      net (fanout=20)       0.098   CNC2_HHB_M3/ibus_DataIn<6>
    SLICE_X38Y40.CLK     Tah         (-Th)    -0.131   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[22]_ISTOP_DataIn[6]_MUX_520_o11
                                                       CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_22
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (0.846ns logic, 1.543ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (SLICE_X37Y52.BX), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 2)
  Clock Path Skew:      1.395ns (1.087 - -0.308)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y50.A3      net (fanout=21)       0.685   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X37Y50.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y52.C3      net (fanout=9)        0.267   AddressDecoderCS0n
    SLICE_X37Y52.CMUX    Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y52.BX      net (fanout=17)       0.269   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y52.CLK     Tckdi       (-Th)    -0.059   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.618ns logic, 1.221ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Clock Path Skew:      1.412ns (1.087 - -0.325)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y46.AQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y52.C5      net (fanout=5)        1.743   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X37Y52.CMUX    Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X37Y52.BX      net (fanout=17)       0.269   CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X37Y52.CLK     Tckdi       (-Th)    -0.059   CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.460ns logic, 2.012ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (SLICE_X33Y66.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 1)
  Clock Path Skew:      1.365ns (1.079 - -0.286)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y66.B3      net (fanout=7)        1.406   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y66.CLK     Tah         (-Th)    -0.215   CNC2_HHB_M3/m_last_Led_Request
                                                       CNC2_HHB_M3/LocalBusBridge_1/lb_CS_n_lb_WR_n_AND_14_o1
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_ibus_WE
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (0.415ns logic, 1.406ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.180ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (SLICE_X42Y1.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.297 - 0.275)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y5.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X42Y1.C3       net (fanout=11)       0.967   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X42Y1.CMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X42Y1.A2       net (fanout=1)        1.057   ML3MST_inst/N390
    SLICE_X42Y1.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.941ns logic, 2.024ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.297 - 0.278)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y4.BQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X42Y1.C4       net (fanout=2)        0.718   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X42Y1.CMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X42Y1.A2       net (fanout=1)        1.057   ML3MST_inst/N390
    SLICE_X42Y1.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (0.958ns logic, 1.775ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (SLICE_X48Y5.C4), 139 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.851ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.327 - 0.311)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y1.BQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26
    SLICE_X43Y5.D2       net (fanout=2)        0.811   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<26>
    SLICE_X43Y5.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<30>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT191
    SLICE_X48Y5.C4       net (fanout=1)        0.993   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
    SLICE_X48Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (1.047ns logic, 1.804ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.550ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.420 - 0.416)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.B1       net (fanout=12)       2.991   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X41Y7.B2       net (fanout=14)       2.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X41Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y7.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X41Y7.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X41Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y7.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X41Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X41Y5.A3       net (fanout=1)        0.481   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y5.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X43Y5.D6       net (fanout=28)       0.352   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X43Y5.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<30>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT191
    SLICE_X48Y5.C4       net (fanout=1)        0.993   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
    SLICE_X48Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    -------------------------------------------------  ---------------------------
    Total                                     10.550ns (2.489ns logic, 8.061ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.967ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.420 - 0.416)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.A1       net (fanout=12)       2.833   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X41Y7.B1       net (fanout=16)       1.996   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X41Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y7.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X41Y7.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X41Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y7.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X41Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X41Y5.A3       net (fanout=1)        0.481   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y5.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X43Y5.D6       net (fanout=28)       0.352   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X43Y5.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<30>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT191
    SLICE_X48Y5.C4       net (fanout=1)        0.993   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<26>
    SLICE_X48Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_26
    -------------------------------------------------  ---------------------------
    Total                                      9.967ns (2.489ns logic, 7.478ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (SLICE_X39Y5.D2), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.770ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.269 - 0.292)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_15 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y5.BMUX     Tshcko                0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_15
    SLICE_X40Y5.C2       net (fanout=2)        1.075   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<15>
    SLICE_X40Y5.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT71
    SLICE_X39Y5.D2       net (fanout=1)        0.713   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<15>
    SLICE_X39Y5.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.982ns logic, 1.788ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.362 - 0.416)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.B1       net (fanout=12)       2.991   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X41Y7.B2       net (fanout=14)       2.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X41Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y7.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X41Y7.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X41Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y7.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X41Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X41Y5.A3       net (fanout=1)        0.481   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y5.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X37Y6.A3       net (fanout=28)       0.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X37Y6.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X40Y5.C4       net (fanout=14)       0.965   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X40Y5.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT71
    SLICE_X39Y5.D2       net (fanout=1)        0.713   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<15>
    SLICE_X39Y5.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                     11.975ns (2.675ns logic, 9.300ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.793ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.362 - 0.416)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X26Y5.B1       net (fanout=12)       2.991   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X26Y5.B        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB_D1
    SLICE_X41Y7.B2       net (fanout=14)       2.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<3>
    SLICE_X41Y7.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y7.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X41Y7.C2       net (fanout=1)        0.427   ML3MST_inst/N1291
    SLICE_X41Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y7.D5       net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X41Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X41Y5.A3       net (fanout=1)        0.481   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X41Y5.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X37Y6.C1       net (fanout=28)       1.034   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X37Y6.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1231
    SLICE_X40Y5.C5       net (fanout=8)        0.655   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT123
    SLICE_X40Y5.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT71
    SLICE_X39Y5.D2       net (fanout=1)        0.713   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<15>
    SLICE_X39Y5.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_15
    -------------------------------------------------  ---------------------------
    Total                                     11.793ns (2.675ns logic, 9.118ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (SLICE_X48Y5.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y5.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    SLICE_X48Y5.A6       net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<24>
    SLICE_X48Y5.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (SLICE_X48Y5.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y5.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    SLICE_X48Y5.D6       net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
    SLICE_X48Y5.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20 (SLICE_X42Y4.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 60.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y4.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    SLICE_X42Y4.B6       net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<24>
    SLICE_X42Y4.CLK      Tah         (-Th)    -0.197   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_20
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.395ns logic, 0.021ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y2.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.517ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (SLICE_X43Y8.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.285 - 0.309)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y8.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y7.A5       net (fanout=2)        0.946   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y8.CE       net (fanout=4)        1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y8.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.990ns logic, 2.468ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y1.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y7.A6       net (fanout=2)        0.859   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y8.CE       net (fanout=4)        1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y8.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (0.990ns logic, 2.381ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (SLICE_X43Y8.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.285 - 0.309)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y8.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y7.A5       net (fanout=2)        0.946   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y8.CE       net (fanout=4)        1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y8.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.974ns logic, 2.468ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y1.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y7.A6       net (fanout=2)        0.859   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y8.CE       net (fanout=4)        1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y8.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.974ns logic, 2.381ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (SLICE_X43Y8.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.285 - 0.309)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y8.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y7.A5       net (fanout=2)        0.946   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y8.CE       net (fanout=4)        1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y8.CLK      Tceck                 0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.966ns logic, 2.468ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y1.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X31Y7.A6       net (fanout=2)        0.859   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X43Y8.CE       net (fanout=4)        1.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X43Y8.CLK      Tceck                 0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.347ns (0.966ns logic, 2.381ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X45Y7.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X45Y7.C5       net (fanout=1)        0.051   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X45Y7.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X45Y7.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X45Y7.B5       net (fanout=1)        0.067   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X45Y7.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (SLICE_X42Y8.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y8.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
    SLICE_X42Y8.B6       net (fanout=6)        0.040   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
    SLICE_X42Y8.CLK      Tah         (-Th)    -0.197   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[4]_GND_32_o_add_0_OUT_xor<2>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.395ns logic, 0.040ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X42Y3.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X42Y3.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X19Y42.A1), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.824ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.760ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.846 - 0.925)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X29Y20.D4      net (fanout=31)       3.278   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X29Y20.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X29Y20.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X29Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X20Y21.D1      net (fanout=2)        1.041   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X20Y21.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y32.B6      net (fanout=1)        1.191   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y32.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y32.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y32.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X20Y42.C1      net (fanout=1)        1.528   ML3MST_inst/mux30_122
    SLICE_X20Y42.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76-In2
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y42.A1      net (fanout=1)        0.649   ML3MST_inst/mux30_7
    SLICE_X19Y42.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.760ns (2.339ns logic, 8.421ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.678ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.614ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.846 - 0.925)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X29Y20.D2      net (fanout=15)       2.132   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X29Y20.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X29Y20.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X29Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X20Y21.D1      net (fanout=2)        1.041   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X20Y21.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y32.B6      net (fanout=1)        1.191   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y32.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y32.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y32.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X20Y42.C1      net (fanout=1)        1.528   ML3MST_inst/mux30_122
    SLICE_X20Y42.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76-In2
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y42.A1      net (fanout=1)        0.649   ML3MST_inst/mux30_7
    SLICE_X19Y42.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (2.339ns logic, 7.275ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.570ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.506ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.846 - 0.925)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.DQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X29Y20.D6      net (fanout=16)       2.024   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X29Y20.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X29Y20.A3      net (fanout=1)        0.291   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X29Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X20Y21.D1      net (fanout=2)        1.041   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X20Y21.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X20Y32.B6      net (fanout=1)        1.191   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X20Y32.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y32.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X20Y32.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X20Y42.C1      net (fanout=1)        1.528   ML3MST_inst/mux30_122
    SLICE_X20Y42.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd76-In2
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X19Y42.A1      net (fanout=1)        0.649   ML3MST_inst/mux30_7
    SLICE_X19Y42.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.506ns (2.339ns logic, 7.167ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X23Y36.C6), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.221ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      10.138ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.821 - 0.919)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X15Y8.A3       net (fanout=41)       2.225   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X15Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X15Y8.B1       net (fanout=4)        0.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X15Y8.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X20Y21.B1      net (fanout=10)       2.135   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X20Y21.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X20Y21.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X20Y21.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X20Y35.A4      net (fanout=1)        1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X20Y35.A       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X20Y35.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X20Y35.B       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/mux2_122
    SLICE_X23Y36.D1      net (fanout=1)        0.940   ML3MST_inst/mux2_122
    SLICE_X23Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X23Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X23Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.138ns (2.364ns logic, 7.774ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.928ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      9.858ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (0.821 - 0.906)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y15.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X15Y8.A5       net (fanout=46)       1.945   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X15Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X15Y8.B1       net (fanout=4)        0.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X15Y8.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X20Y21.B1      net (fanout=10)       2.135   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X20Y21.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X20Y21.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X20Y21.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X20Y35.A4      net (fanout=1)        1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X20Y35.A       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X20Y35.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X20Y35.B       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/mux2_122
    SLICE_X23Y36.D1      net (fanout=1)        0.940   ML3MST_inst/mux2_122
    SLICE_X23Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X23Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X23Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      9.858ns (2.364ns logic, 7.494ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.830ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      9.747ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.821 - 0.919)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X15Y8.A4       net (fanout=44)       1.834   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X15Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X15Y8.B1       net (fanout=4)        0.677   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X15Y8.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X20Y21.B1      net (fanout=10)       2.135   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X20Y21.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X20Y21.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X20Y21.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X20Y35.A4      net (fanout=1)        1.392   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X20Y35.A       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X20Y35.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X20Y35.B       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/mux2_122
    SLICE_X23Y36.D1      net (fanout=1)        0.940   ML3MST_inst/mux2_122
    SLICE_X23Y36.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X23Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X23Y36.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (2.364ns logic, 7.383ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X23Y34.A5), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.788ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd4 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      9.641ns (Levels of Logic = 6)
  Clock Path Skew:      -0.162ns (0.825 - 0.987)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd4 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd4
    SLICE_X15Y32.A4      net (fanout=22)       3.739   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd4
    SLICE_X15Y32.A       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]11
    SLICE_X15Y32.B2      net (fanout=2)        1.228   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]1
    SLICE_X15Y32.B       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]_SW0
    SLICE_X23Y29.C2      net (fanout=1)        1.348   ML3MST_inst/N336
    SLICE_X23Y29.C       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]
    SLICE_X23Y29.D5      net (fanout=1)        0.209   ML3MST_inst/debug_info_11<2>
    SLICE_X23Y29.D       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X23Y34.B4      net (fanout=1)        0.866   ML3MST_inst/mux22_122
    SLICE_X23Y34.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X23Y34.A5      net (fanout=1)        0.187   ML3MST_inst/mux22_7
    SLICE_X23Y34.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (2.064ns logic, 7.577ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.712ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      7.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.237ns (0.825 - 1.062)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
    SLICE_X15Y32.A2      net (fanout=17)       1.627   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
    SLICE_X15Y32.A       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]11
    SLICE_X15Y32.B2      net (fanout=2)        1.228   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]1
    SLICE_X15Y32.B       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]_SW0
    SLICE_X23Y29.C2      net (fanout=1)        1.348   ML3MST_inst/N336
    SLICE_X23Y29.C       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]
    SLICE_X23Y29.D5      net (fanout=1)        0.209   ML3MST_inst/debug_info_11<2>
    SLICE_X23Y29.D       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X23Y34.B4      net (fanout=1)        0.866   ML3MST_inst/mux22_122
    SLICE_X23Y34.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X23Y34.A5      net (fanout=1)        0.187   ML3MST_inst/mux22_7
    SLICE_X23Y34.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (2.025ns logic, 5.465ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.608ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      7.386ns (Levels of Logic = 6)
  Clock Path Skew:      -0.237ns (0.825 - 1.062)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y34.CQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23
    SLICE_X15Y32.A3      net (fanout=16)       1.523   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23
    SLICE_X15Y32.A       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]11
    SLICE_X15Y32.B2      net (fanout=2)        1.228   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]1
    SLICE_X15Y32.B       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]_SW0
    SLICE_X23Y29.C2      net (fanout=1)        1.348   ML3MST_inst/N336
    SLICE_X23Y29.C       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]
    SLICE_X23Y29.D5      net (fanout=1)        0.209   ML3MST_inst/debug_info_11<2>
    SLICE_X23Y29.D       Tilo                  0.259   ML3MST_inst/mux22_122
                                                       ML3MST_inst/mux22_122
    SLICE_X23Y34.B4      net (fanout=1)        0.866   ML3MST_inst/mux22_122
    SLICE_X23Y34.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X23Y34.A5      net (fanout=1)        0.187   ML3MST_inst/mux22_7
    SLICE_X23Y34.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                      7.386ns (2.025ns logic, 5.361ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_16 (SLICE_X27Y38.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.942ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_16 (FF)
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.412ns (1.002 - 0.590)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16 to ML3MST_inst/reg_rc_INTS_set_d_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y39.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16
    SLICE_X27Y38.DX      net (fanout=2)        0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16
    SLICE_X27Y38.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_INTS_set_d<16>
                                                       ML3MST_inst/reg_rc_INTS_set_d_16
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.257ns logic, 0.198ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_3 (SLICE_X25Y38.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.919ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_3 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_3 (FF)
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.424ns (1.014 - 0.590)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_3 to ML3MST_inst/reg_rc_INTS_set_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y39.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_3
    SLICE_X25Y38.AX      net (fanout=2)        0.233   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_3
    SLICE_X25Y38.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/reg_rc_INTS_set_d_3
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.257ns logic, 0.233ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_17 (SLICE_X23Y39.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.825ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_17 (FF)
  Data Path Delay:      0.593ns (Levels of Logic = 0)
  Clock Path Skew:      0.433ns (1.023 - 0.590)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17 to ML3MST_inst/reg_rc_INTS_set_d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y39.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
    SLICE_X23Y39.AX      net (fanout=2)        0.336   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
    SLICE_X23Y39.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/reg_rc_INTS_set_d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.257ns logic, 0.336ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X17Y16.A2), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.461ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.748ns (Levels of Logic = 12)
  Clock Path Skew:      0.272ns (1.021 - 0.749)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X19Y13.C4      net (fanout=16)       1.973   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y17.B3      net (fanout=8)        0.819   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y17.BMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X17Y16.A2      net (fanout=1)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X17Y16.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.748ns (3.346ns logic, 8.402ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.445ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.729ns (Levels of Logic = 12)
  Clock Path Skew:      0.269ns (1.021 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X19Y13.C1      net (fanout=13)       1.954   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y17.B3      net (fanout=8)        0.819   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y17.BMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X17Y16.A2      net (fanout=1)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X17Y16.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.729ns (3.346ns logic, 8.383ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.192ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.476ns (Levels of Logic = 12)
  Clock Path Skew:      0.269ns (1.021 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X19Y13.C2      net (fanout=15)       1.701   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y17.B3      net (fanout=8)        0.819   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y17.BMUX    Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X17Y16.A2      net (fanout=1)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X17Y16.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.476ns (3.346ns logic, 8.130ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (SLICE_X20Y14.B5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.433ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.659ns (Levels of Logic = 12)
  Clock Path Skew:      0.211ns (0.960 - 0.749)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X19Y13.C4      net (fanout=16)       1.973   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y14.A4      net (fanout=8)        1.225   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y14.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X20Y14.B5      net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X20Y14.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.659ns (3.257ns logic, 8.402ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.417ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.640ns (Levels of Logic = 12)
  Clock Path Skew:      0.208ns (0.960 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X19Y13.C1      net (fanout=13)       1.954   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y14.A4      net (fanout=8)        1.225   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y14.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X20Y14.B5      net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X20Y14.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.640ns (3.257ns logic, 8.383ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.164ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17 (FF)
  Data Path Delay:      11.387ns (Levels of Logic = 12)
  Clock Path Skew:      0.208ns (0.960 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X19Y13.C2      net (fanout=15)       1.701   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y14.A4      net (fanout=8)        1.225   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y14.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>171
    SLICE_X20Y14.B5      net (fanout=1)        0.358   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>16
    SLICE_X20Y14.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<16>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<17>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_17
    -------------------------------------------------  ---------------------------
    Total                                     11.387ns (3.257ns logic, 8.130ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X16Y21.A4), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.397ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.676ns (Levels of Logic = 12)
  Clock Path Skew:      0.264ns (1.013 - 0.749)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X19Y13.C4      net (fanout=16)       1.973   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y19.C1      net (fanout=8)        0.449   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y19.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X16Y21.A4      net (fanout=1)        1.013   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X16Y21.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.676ns (3.395ns logic, 8.281ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.381ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.657ns (Levels of Logic = 12)
  Clock Path Skew:      0.261ns (1.013 - 0.752)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X19Y13.C1      net (fanout=13)       1.954   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y19.C1      net (fanout=8)        0.449   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y19.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X16Y21.A4      net (fanout=1)        1.013   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X16Y21.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.657ns (3.395ns logic, 8.262ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.273ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.552ns (Levels of Logic = 12)
  Clock Path Skew:      0.264ns (1.013 - 0.749)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y19.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X19Y13.C4      net (fanout=16)       1.973   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X19Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X19Y13.B1      net (fanout=2)        0.586   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X19Y13.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X19Y13.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X16Y12.B5      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X16Y12.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X16Y12.A3      net (fanout=2)        0.405   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X16Y12.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X16Y12.D5      net (fanout=2)        0.311   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X16Y12.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X16Y12.C4      net (fanout=2)        0.455   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X16Y12.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y14.A1      net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y14.B5      net (fanout=2)        0.363   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X20Y19.A6      net (fanout=3)        0.878   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X20Y19.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X20Y19.D5      net (fanout=8)        0.330   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X20Y19.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X16Y21.A4      net (fanout=1)        1.013   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X16Y21.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.552ns (3.390ns logic, 8.162ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_PARS_12 (SLICE_X7Y50.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.255ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_PARS_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_PARS_12 (FF)
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.763ns (1.339 - 0.576)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_PARS_12 to ML3MST_inst/ml3_logic_root/ml3_PARS_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.234   ML3MST_inst/reg_rw_PARS<12>
                                                       ML3MST_inst/reg_rw_PARS_12
    SLICE_X7Y50.DX       net (fanout=2)        0.200   ML3MST_inst/reg_rw_PARS<12>
    SLICE_X7Y50.CLK      Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/ml3_PARS<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_PARS_12
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.293ns logic, 0.200ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11 (SLICE_X11Y44.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.255ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11 (FF)
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.763ns (1.328 - 0.565)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_11 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y45.CQ      Tcko                  0.234   ML3MST_inst/reg_rs_CMD<12>
                                                       ML3MST_inst/reg_rs_CMD_11
    SLICE_X11Y44.DX      net (fanout=3)        0.200   ML3MST_inst/reg_rs_CMD<11>
    SLICE_X11Y44.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<11>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_11
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.293ns logic, 0.200ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17 (SLICE_X23Y40.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.254ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_17 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17 (FF)
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Clock Path Skew:      0.769ns (1.206 - 0.437)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_17 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.AQ      Tcko                  0.200   ML3MST_inst/reg_rc_INTS<20>
                                                       ML3MST_inst/reg_rc_INTS_17
    SLICE_X23Y40.AX      net (fanout=4)        0.241   ML3MST_inst/reg_rc_INTS<17>
    SLICE_X23Y40.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<20>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.259ns logic, 0.241ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 249317 paths analyzed, 8493 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.108ns.
--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeMIII_inst/m_DataIn_1 (SLICE_X15Y46.B4), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          LocalBusBridgeMIII_inst/m_DataIn_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.868ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.474 - 0.454)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to LocalBusBridgeMIII_inst/m_DataIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA1     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y32.B1      net (fanout=1)        2.686   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>
    SLICE_X16Y32.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_522
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X20Y35.D2      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<1>
    SLICE_X20Y35.D       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X41Y39.A3      net (fanout=1)        1.568   LB_MIII_DataOut<1>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X15Y46.B4      net (fanout=23)       3.242   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X15Y46.CLK     Tas                   0.322   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       LocalBusBridgeMIII_inst/Mmux_m_DataIn[1]_HOST_DATA16BIT[1]_MUX_1126_o11
                                                       LocalBusBridgeMIII_inst/m_DataIn_1
    -------------------------------------------------  ---------------------------
    Total                                     11.868ns (3.000ns logic, 8.868ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          LocalBusBridgeMIII_inst/m_DataIn_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (0.474 - 0.555)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to LocalBusBridgeMIII_inst/m_DataIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA17    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y37.A4      net (fanout=1)        3.389   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<17>
    SLICE_X18Y37.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y39.A3      net (fanout=1)        0.739   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y39.A       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X41Y39.A5      net (fanout=1)        0.997   LB_MIII_DataOut<17>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X15Y46.B4      net (fanout=23)       3.242   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X15Y46.CLK     Tas                   0.322   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       LocalBusBridgeMIII_inst/Mmux_m_DataIn[1]_HOST_DATA16BIT[1]_MUX_1126_o11
                                                       LocalBusBridgeMIII_inst/m_DataIn_1
    -------------------------------------------------  ---------------------------
    Total                                     11.427ns (3.060ns logic, 8.367ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          LocalBusBridgeMIII_inst/m_DataIn_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.380ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.382 - 0.468)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to LocalBusBridgeMIII_inst/m_DataIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA1    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y32.C3      net (fanout=1)        2.191   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1>
    SLICE_X16Y32.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_523
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X20Y35.D2      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<1>
    SLICE_X20Y35.D       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X41Y39.A3      net (fanout=1)        1.568   LB_MIII_DataOut<1>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X15Y46.B4      net (fanout=23)       3.242   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X15Y46.CLK     Tas                   0.322   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       LocalBusBridgeMIII_inst/Mmux_m_DataIn[1]_HOST_DATA16BIT[1]_MUX_1126_o11
                                                       LocalBusBridgeMIII_inst/m_DataIn_1
    -------------------------------------------------  ---------------------------
    Total                                     11.380ns (3.007ns logic, 8.373ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeMIII_inst/m_DataIn_17 (SLICE_X15Y46.B4), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          LocalBusBridgeMIII_inst/m_DataIn_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.773ns (Levels of Logic = 4)
  Clock Path Skew:      0.020ns (0.474 - 0.454)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to LocalBusBridgeMIII_inst/m_DataIn_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA1     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y32.B1      net (fanout=1)        2.686   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1>
    SLICE_X16Y32.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_522
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X20Y35.D2      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<1>
    SLICE_X20Y35.D       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X41Y39.A3      net (fanout=1)        1.568   LB_MIII_DataOut<1>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X15Y46.B4      net (fanout=23)       3.242   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X15Y46.CLK     Tas                   0.227   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       LocalBusBridgeMIII_inst/Mmux_m_DataIn[17]_HOST_DATA16BIT[1]_MUX_1142_o11
                                                       LocalBusBridgeMIII_inst/m_DataIn_17
    -------------------------------------------------  ---------------------------
    Total                                     11.773ns (2.905ns logic, 8.868ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          LocalBusBridgeMIII_inst/m_DataIn_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.081ns (0.474 - 0.555)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to LocalBusBridgeMIII_inst/m_DataIn_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA17    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X18Y37.A4      net (fanout=1)        3.389   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<17>
    SLICE_X18Y37.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<17>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_7
    SLICE_X23Y39.A3      net (fanout=1)        0.739   ML3MST_inst/common_mem_douta<17>
    SLICE_X23Y39.A       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_d<20>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X41Y39.A5      net (fanout=1)        0.997   LB_MIII_DataOut<17>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X15Y46.B4      net (fanout=23)       3.242   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X15Y46.CLK     Tas                   0.227   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       LocalBusBridgeMIII_inst/Mmux_m_DataIn[17]_HOST_DATA16BIT[1]_MUX_1142_o11
                                                       LocalBusBridgeMIII_inst/m_DataIn_17
    -------------------------------------------------  ---------------------------
    Total                                     11.332ns (2.965ns logic, 8.367ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          LocalBusBridgeMIII_inst/m_DataIn_17 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.285ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.382 - 0.468)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to LocalBusBridgeMIII_inst/m_DataIn_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA1    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y32.C3      net (fanout=1)        2.191   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1>
    SLICE_X16Y32.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_523
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_10
    SLICE_X20Y35.D2      net (fanout=1)        1.372   ML3MST_inst/common_mem_douta<1>
    SLICE_X20Y35.D       Tilo                  0.205   LB_MIII_DataOut<1>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X41Y39.A3      net (fanout=1)        1.568   LB_MIII_DataOut<1>
    SLICE_X41Y39.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_HHB_M3/ibus_DataIn<1>LogicTrst
    SLICE_X15Y46.B4      net (fanout=23)       3.242   CNC2_HHB_M3/ibus_DataIn<1>
    SLICE_X15Y46.CLK     Tas                   0.227   LocalBusBridgeMIII_inst/m_DataIn<3>
                                                       LocalBusBridgeMIII_inst/Mmux_m_DataIn[17]_HOST_DATA16BIT[1]_MUX_1142_o11
                                                       LocalBusBridgeMIII_inst/m_DataIn_17
    -------------------------------------------------  ---------------------------
    Total                                     11.285ns (2.912ns logic, 8.373ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y16.DIA15), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.114ns (0.432 - 0.546)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA31   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y34.D2      net (fanout=1)        2.968   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<31>
    SLICE_X14Y34.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_624
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X25Y38.B4      net (fanout=1)        1.107   ML3MST_inst/common_mem_douta<31>
    SLICE_X25Y38.B       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X33Y40.A6      net (fanout=1)        1.293   LB_MIII_DataOut<31>
    SLICE_X33Y40.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_M3/ibus_DataIn<15>LogicTrst
    SLICE_X33Y40.C2      net (fanout=18)       0.458   CNC2_HHB_M3/ibus_DataIn<15>
    SLICE_X33Y40.CMUX    Tilo                  0.313   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<15>LogicTrst1
    RAMB16_X2Y16.DIA15   net (fanout=1)        2.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<15>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.403ns (3.374ns logic, 8.029ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.432 - 0.555)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA31    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y34.A2      net (fanout=1)        2.911   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<31>
    SLICE_X14Y34.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<31>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_424
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_23
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_23
    SLICE_X25Y38.B4      net (fanout=1)        1.107   ML3MST_inst/common_mem_douta<31>
    SLICE_X25Y38.B       Tilo                  0.259   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X33Y40.A6      net (fanout=1)        1.293   LB_MIII_DataOut<31>
    SLICE_X33Y40.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_M3/ibus_DataIn<15>LogicTrst
    SLICE_X33Y40.C2      net (fanout=18)       0.458   CNC2_HHB_M3/ibus_DataIn<15>
    SLICE_X33Y40.CMUX    Tilo                  0.313   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<15>LogicTrst1
    RAMB16_X2Y16.DIA15   net (fanout=1)        2.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<15>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.323ns (3.351ns logic, 7.972ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.036ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.432 - 0.555)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA15    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y31.A1       net (fanout=1)        2.650   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<15>
    SLICE_X8Y31.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<15>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_46
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_5
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_5
    SLICE_X33Y40.D5      net (fanout=1)        2.077   ML3MST_inst/common_mem_douta<15>
    SLICE_X33Y40.D       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       ML3MST_inst/Mmux_host_data_r71
    SLICE_X33Y40.A3      net (fanout=1)        0.291   LB_MIII_DataOut<15>
    SLICE_X33Y40.A       Tilo                  0.259   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_HHB_M3/ibus_DataIn<15>LogicTrst
    SLICE_X33Y40.C2      net (fanout=18)       0.458   CNC2_HHB_M3/ibus_DataIn<15>
    SLICE_X33Y40.CMUX    Tilo                  0.313   CNC2_HHB_M3/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<15>LogicTrst1
    RAMB16_X2Y16.DIA15   net (fanout=1)        2.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<15>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.036ns (3.357ns logic, 7.679ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_24 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.174 - 0.196)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_24 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.AMUX    Tshcko                0.244   LocalBusBridgeMIII_inst/m_DataIn<11>
                                                       LocalBusBridgeMIII_inst/m_DataIn_24
    RAMB16_X1Y18.DIA24   net (fanout=19)       0.192   LocalBusBridgeMIII_inst/m_DataIn<24>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.191ns logic, 0.192ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X35Y31.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X35Y31.DX      net (fanout=3)        0.148   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X35Y31.CLK     Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.257ns logic, 0.148ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 (SLICE_X52Y29.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2
    SLICE_X52Y29.CX      net (fanout=5)        0.102   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR<2>
    SLICE_X52Y29.CLK     Tckdi       (-Th)    -0.106   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Mmux__n038885
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_ADDR_2
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.306ns logic, 0.102ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.507ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (SLICE_X6Y27.AX), 1976 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.226ns (Levels of Logic = 14)
  Clock Path Skew:      0.054ns (0.518 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.D3       net (fanout=1)        2.862   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y27.C3       net (fanout=8)        0.866   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y27.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X6Y27.AX       net (fanout=1)        0.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X6Y27.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.226ns (5.786ns logic, 9.440ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.800ns (Levels of Logic = 14)
  Clock Path Skew:      0.063ns (0.518 - 0.455)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.D4       net (fanout=1)        2.436   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y27.C3       net (fanout=8)        0.866   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y27.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X6Y27.AX       net (fanout=1)        0.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X6Y27.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     14.800ns (5.786ns logic, 9.014ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.561ns (Levels of Logic = 14)
  Clock Path Skew:      0.059ns (0.518 - 0.459)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.C1       net (fanout=1)        2.204   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_51
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y27.C3       net (fanout=8)        0.866   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y27.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X6Y27.AX       net (fanout=1)        0.421   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X6Y27.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     14.561ns (5.779ns logic, 8.782ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (SLICE_X2Y31.BX), 1868 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.113ns (Levels of Logic = 14)
  Clock Path Skew:      0.082ns (0.546 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.D3       net (fanout=1)        2.862   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X1Y31.A3       net (fanout=8)        0.716   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X1Y31.A        Tilo                  0.259   ML3MST_inst/N266
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X2Y31.BX       net (fanout=1)        0.434   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X2Y31.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.113ns (5.810ns logic, 9.303ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.687ns (Levels of Logic = 14)
  Clock Path Skew:      0.091ns (0.546 - 0.455)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.D4       net (fanout=1)        2.436   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X1Y31.A3       net (fanout=8)        0.716   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X1Y31.A        Tilo                  0.259   ML3MST_inst/N266
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X2Y31.BX       net (fanout=1)        0.434   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X2Y31.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     14.687ns (5.810ns logic, 8.877ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.448ns (Levels of Logic = 14)
  Clock Path Skew:      0.087ns (0.546 - 0.459)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.C1       net (fanout=1)        2.204   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_51
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X1Y31.A3       net (fanout=8)        0.716   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X1Y31.A        Tilo                  0.259   ML3MST_inst/N266
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X2Y31.BX       net (fanout=1)        0.434   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X2Y31.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     14.448ns (5.803ns logic, 8.645ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (SLICE_X2Y31.AX), 1868 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.100ns (Levels of Logic = 14)
  Clock Path Skew:      0.082ns (0.546 - 0.464)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.D3       net (fanout=1)        2.862   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X1Y29.B3       net (fanout=8)        0.537   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X1Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36757<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>1
    SLICE_X2Y31.AX       net (fanout=1)        0.624   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>
    SLICE_X2Y31.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.100ns (5.786ns logic, 9.314ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.674ns (Levels of Logic = 14)
  Clock Path Skew:      0.091ns (0.546 - 0.455)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.D4       net (fanout=1)        2.436   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X1Y29.B3       net (fanout=8)        0.537   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X1Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36757<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>1
    SLICE_X2Y31.AX       net (fanout=1)        0.624   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>
    SLICE_X2Y31.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     14.674ns (5.786ns logic, 8.888ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      14.435ns (Levels of Logic = 14)
  Clock Path Skew:      0.087ns (0.546 - 0.459)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y26.C1       net (fanout=1)        2.204   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<0>
    SLICE_X6Y26.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_51
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X7Y29.B2       net (fanout=49)       1.225   ML3MST_inst/common_mem_doutb<0>
    SLICE_X7Y29.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X5Y29.C5       net (fanout=3)        0.365   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X5Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X5Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X5Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X5Y29.B2       net (fanout=5)        0.444   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X5Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X5Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X5Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X7Y29.D6       net (fanout=5)        0.320   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X7Y29.D        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X7Y29.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X7Y29.C        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X3Y29.B1       net (fanout=4)        1.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X3Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X3Y29.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X3Y29.C2       net (fanout=3)        0.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X3Y29.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X3Y29.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X3Y29.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X0Y28.B3       net (fanout=3)        0.548   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X0Y28.BMUX     Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X1Y29.B3       net (fanout=8)        0.537   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X1Y29.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36757<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>1
    SLICE_X2Y31.AX       net (fanout=1)        0.624   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>
    SLICE_X2Y31.CLK      Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     14.435ns (5.779ns logic, 8.656ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y4.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.172 - 0.183)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4
    RAMB16_X1Y4.ADDRA7   net (fanout=3)        0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<4>
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.134ns logic, 0.136ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y4.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.172 - 0.183)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_5
    RAMB16_X1Y4.ADDRA8   net (fanout=3)        0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<5>
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.134ns logic, 0.136ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y4.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.172 - 0.183)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_3
    RAMB16_X1Y4.ADDRA6   net (fanout=3)        0.137   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<3>
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.134ns logic, 0.137ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.329ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2 (SLICE_X30Y65.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.671ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<2> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.655ns (Levels of Logic = 4)
  Clock Path Delay:     2.351ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<2> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C1.I                 Tiopi                 1.310   iHK_X<2>
                                                       iHK_X<2>
                                                       iHK_X_2_IBUF
                                                       ProtoComp11.IMUX.29
    SLICE_X29Y66.B1      net (fanout=2)        6.549   iHK_X_2_IBUF
    SLICE_X29Y66.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT94
    SLICE_X30Y65.D1      net (fanout=1)        0.927   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT93
    SLICE_X30Y65.D       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT96
    SLICE_X30Y65.C6      net (fanout=1)        0.118   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT95
    SLICE_X30Y65.CLK     Tas                   0.289   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT97
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      9.655ns (2.061ns logic, 7.594ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X30Y65.CLK     net (fanout=158)      0.772   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.323ns logic, 1.028ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (SLICE_X31Y65.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.230ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<5> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.096ns (Levels of Logic = 4)
  Clock Path Delay:     2.351ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<5> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B2.I                 Tiopi                 1.310   iHK_X<5>
                                                       iHK_X<5>
                                                       iHK_X_5_IBUF
                                                       ProtoComp11.IMUX.32
    SLICE_X30Y66.B2      net (fanout=2)        6.514   iHK_X_5_IBUF
    SLICE_X30Y66.B       Tilo                  0.203   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<3>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT124
    SLICE_X31Y65.D5      net (fanout=1)        0.370   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT125
    SLICE_X31Y65.D       Tilo                  0.259   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<5>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT126
    SLICE_X31Y65.C6      net (fanout=1)        0.118   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127
    SLICE_X31Y65.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<5>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT127
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    -------------------------------------------------  ---------------------------
    Total                                      9.096ns (2.094ns logic, 7.002ns route)
                                                       (23.0% logic, 77.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y65.CLK     net (fanout=158)      0.772   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.323ns logic, 1.028ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1 (SLICE_X35Y63.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.992ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iHK_X<1> (PAD)
  Destination:          CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.349ns (Levels of Logic = 3)
  Clock Path Delay:     2.366ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iHK_X<1> to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D3.I                 Tiopi                 1.310   iHK_X<1>
                                                       iHK_X<1>
                                                       iHK_X_1_IBUF
                                                       ProtoComp11.IMUX.28
    SLICE_X29Y66.D6      net (fanout=2)        5.437   iHK_X_1_IBUF
    SLICE_X29Y66.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<63>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT84
    SLICE_X35Y63.C6      net (fanout=1)        1.021   CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT83
    SLICE_X35Y63.CLK     Tas                   0.322   CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_HHB_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT86
                                                       CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1
    -------------------------------------------------  ---------------------------
    Total                                      8.349ns (1.891ns logic, 6.458ns route)
                                                       (22.6% logic, 77.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LocalBusBridge_1/m_BusDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y63.CLK     net (fanout=158)      0.787   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (1.323ns logic, 1.043ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point MPGB_Filter/m_stack_0 (SLICE_X49Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          MPGB_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 1)
  Clock Path Delay:     3.309ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P9.I                 Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp11.IMUX.17
    SLICE_X49Y10.AX      net (fanout=1)        2.262   iMPG_B_IBUF
    SLICE_X49Y10.CLK     Tckdi       (-Th)    -0.048   MPGB_Filter/m_stack<2>
                                                       MPGB_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.174ns logic, 2.262ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to MPGB_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X49Y10.CLK     net (fanout=158)      1.141   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (1.519ns logic, 1.790ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point MPGA_Filter/m_stack_0 (SLICE_X15Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          MPGA_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 1)
  Clock Path Delay:     3.351ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to MPGA_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp11.IMUX.16
    SLICE_X15Y11.AX      net (fanout=1)        2.628   iMPG_A_IBUF
    SLICE_X15Y11.CLK     Tckdi       (-Th)    -0.048   MPGA_Filter/m_stack<2>
                                                       MPGA_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.174ns logic, 2.628ns route)
                                                       (30.9% logic, 69.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to MPGA_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X15Y11.CLK     net (fanout=158)      1.183   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (1.519ns logic, 1.832ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point ESTOP2_Filter/m_stack_0 (SLICE_X7Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iE_stop<1> (PAD)
  Destination:          ESTOP2_Filter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Delay:     2.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iE_stop<1> to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A3.I                 Tiopi                 0.763   iE_stop<1>
                                                       iE_stop<1>
                                                       iE_stop_1_IBUF
                                                       ProtoComp11.IMUX.20
    SLICE_X7Y77.BX       net (fanout=1)        2.097   iE_stop_1_IBUF
    SLICE_X7Y77.CLK      Tckdi       (-Th)    -0.059   ESTOP2_Filter/m_stack<2>
                                                       ESTOP2_Filter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.822ns logic, 2.097ns route)
                                                       (28.2% logic, 71.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to ESTOP2_Filter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y77.CLK      net (fanout=158)      0.720   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.950ns logic, 1.181ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.949ns.
--------------------------------------------------------------------------------

Paths for end point oHK_Y<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.051ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.583ns (Levels of Logic = 2)
  Clock Path Delay:     3.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y55.CLK     net (fanout=158)      1.173   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.519ns logic, 1.822ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.DQ      Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B4       net (fanout=13)       2.602   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B        Tilo                  0.259   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    N1.T                 net (fanout=12)       3.950   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    N1.PAD               Tiotp                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.583ns (3.031ns logic, 6.552ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.075ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 (FF)
  Destination:          oHK_Y<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.526ns (Levels of Logic = 1)
  Clock Path Delay:     3.374ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y47.CLK     net (fanout=158)      1.206   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.519ns logic, 1.855ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56 to oHK_Y<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.408   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<57>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_56
    N1.O                 net (fanout=2)        3.737   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<56>
    N1.PAD               Tioop                 2.381   oHK_Y<0>
                                                       oHK_Y_0_OBUFT
                                                       oHK_Y<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.526ns (2.789ns logic, 3.737ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.398ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.236ns (Levels of Logic = 2)
  Clock Path Delay:     3.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y55.CLK     net (fanout=158)      1.173   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.519ns logic, 1.822ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.DQ      Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B4       net (fanout=13)       2.602   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B        Tilo                  0.259   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M1.T                 net (fanout=12)       3.603   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M1.PAD               Tiotp                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.236ns (3.031ns logic, 6.205ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.089ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 (FF)
  Destination:          oHK_Y<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 1)
  Clock Path Delay:     3.374ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X12Y47.CLK     net (fanout=158)      1.206   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.519ns logic, 1.855ns route)
                                                       (45.0% logic, 55.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57 to oHK_Y<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.CQ      Tcko                  0.408   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<57>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_57
    M1.O                 net (fanout=2)        3.723   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<57>
    M1.PAD               Tioop                 2.381   oHK_Y<1>
                                                       oHK_Y_1_OBUFT
                                                       oHK_Y<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (2.789ns logic, 3.723ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<2> (M2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.398ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.236ns (Levels of Logic = 2)
  Clock Path Delay:     3.341ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y55.CLK     net (fanout=158)      1.173   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.519ns logic, 1.822ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.DQ      Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B4       net (fanout=13)       2.602   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B        Tilo                  0.259   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    M2.T                 net (fanout=12)       3.603   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    M2.PAD               Tiotp                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.236ns (3.031ns logic, 6.205ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.322ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 (FF)
  Destination:          oHK_Y<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 1)
  Clock Path Delay:     3.422ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X5Y47.CLK      net (fanout=158)      1.254   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (1.519ns logic, 1.903ns route)
                                                       (44.4% logic, 55.6% route)

  Maximum Data Path at Slow Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58 to oHK_Y<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.AQ       Tcko                  0.391   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<59>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_58
    M2.O                 net (fanout=2)        3.459   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<58>
    M2.PAD               Tioop                 2.381   oHK_Y<2>
                                                       oHK_Y_2_OBUFT
                                                       oHK_Y<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (2.772ns logic, 3.459ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.402ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 1)
  Clock Path Delay:     0.459ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X42Y34.CLK     net (fanout=482)      0.540   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (-1.839ns logic, 2.298ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y34.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.713   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.630ns logic, 2.713ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<10> (H4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.709ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 2)
  Clock Path Delay:     1.574ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y55.CLK     net (fanout=158)      0.603   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.822ns logic, 0.752ns route)
                                                       (52.2% logic, 47.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.DQ      Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B4       net (fanout=13)       1.544   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B        Tilo                  0.156   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H4.T                 net (fanout=12)       0.866   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H4.PAD               Tiotp                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.750ns logic, 2.410ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.706ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 (FF)
  Destination:          oHK_Y<10> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 1)
  Clock Path Delay:     1.586ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y48.CLK     net (fanout=158)      0.615   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.822ns logic, 0.764ns route)
                                                       (51.8% logic, 48.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52 to oHK_Y<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<53>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_52
    H4.O                 net (fanout=2)        1.551   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<52>
    H4.PAD               Tioop                 1.396   oHK_Y<10>
                                                       oHK_Y_10_OBUFT
                                                       oHK_Y<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (1.594ns logic, 1.551ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point oHK_Y<11> (H5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.849ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 (FF)
  Destination:          oHK_Y<11> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 2)
  Clock Path Delay:     1.574ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y55.CLK     net (fanout=158)      0.603   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.822ns logic, 0.752ns route)
                                                       (52.2% logic, 47.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206 to oHK_Y<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.DQ      Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B4       net (fanout=13)       1.544   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206
    SLICE_X1Y44.B        Tilo                  0.156   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
                                                       CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv1_INV_0
    H5.T                 net (fanout=12)       1.006   CNC2_HHB_M3/LIO_Partition_1/iScanOutTrig_IBUS_CLK_DFF_206_inv
    H5.PAD               Tiotp                 1.396   oHK_Y<11>
                                                       oHK_Y_11_OBUFT
                                                       oHK_Y<11>
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (1.750ns logic, 2.550ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.719ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53 (FF)
  Destination:          oHK_Y<11> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Delay:     1.586ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp11.IMUX.34
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y48.CLK     net (fanout=158)      0.615   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.822ns logic, 0.764ns route)
                                                       (51.8% logic, 48.2% route)

  Minimum Data Path at Fast Process Corner: CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53 to oHK_Y<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.CQ      Tcko                  0.198   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<53>
                                                       CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO_53
    H5.O                 net (fanout=2)        1.564   CNC2_HHB_M3/LIO_Partition_1/m_LIO_DO<53>
    H5.PAD               Tioop                 1.396   oHK_Y<11>
                                                       oHK_Y_11_OBUFT
                                                       oHK_Y<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.594ns logic, 1.564ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.544ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.456ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.934ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=45)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.519ns logic, 2.415ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.456ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.934ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=45)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.519ns logic, 2.415ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.533ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.857ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       1.657   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.519ns logic, 2.338ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=45)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.787ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.761ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=45)       0.758   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.822ns logic, 0.939ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.801ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp11.IMUX.24
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.637ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X28Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.363ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp11.IMUX.10
    SLICE_X28Y2.AX       net (fanout=1)        2.619   RXD1T0_IBUF
    SLICE_X28Y2.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.446ns logic, 2.619ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y2.CLK      net (fanout=18)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X27Y1.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.411ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.030ns (Levels of Logic = 1)
  Clock Path Delay:     2.466ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp11.IMUX.15
    SLICE_X27Y1.AX       net (fanout=1)        2.657   RX_DV1_IBUF
    SLICE_X27Y1.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.373ns logic, 2.657ns route)
                                                       (34.1% logic, 65.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X27Y1.CLK      net (fanout=18)       0.797   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (1.323ns logic, 1.143ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X28Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.733ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp11.IMUX.13
    SLICE_X28Y2.DX       net (fanout=1)        2.249   RXD1T3_IBUF
    SLICE_X28Y2.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.695ns (1.446ns logic, 2.249ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y2.CLK      net (fanout=18)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X31Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.207ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 1)
  Clock Path Delay:     3.311ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp11.IMUX.14
    SLICE_X31Y3.AX       net (fanout=1)        1.369   RX_ER1_IBUF
    SLICE_X31Y3.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (1.174ns logic, 1.369ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X31Y3.CLK      net (fanout=18)       1.053   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.519ns logic, 1.792ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X28Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.438ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp11.IMUX.12
    SLICE_X28Y2.CX       net (fanout=1)        1.555   RXD1T2_IBUF
    SLICE_X28Y2.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (1.233ns logic, 1.555ns route)
                                                       (44.2% logic, 55.8% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y2.CLK      net (fanout=18)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X28Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.889ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp11.IMUX.11
    SLICE_X28Y2.BX       net (fanout=1)        2.006   RXD1T1_IBUF
    SLICE_X28Y2.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.233ns logic, 2.006ns route)
                                                       (38.1% logic, 61.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp11.IMUX.23
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X28Y2.CLK      net (fanout=18)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.932ns|     24.216ns|            0|            0|     36979942|       249317|
| TS_CLK_80MHz                  |     12.500ns|     12.108ns|          N/A|            0|            0|       249317|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     31.014ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     15.507ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.637(R)|      SLOW  |   -0.361(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.116(R)|      SLOW  |    0.111(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.662(R)|      SLOW  |    0.562(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.267(R)|      SLOW  |   -0.011(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.589(R)|      SLOW  |   -0.326(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.412(R)|      FAST  |    0.793(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    4.717(R)|      SLOW  |   -1.861(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop<0>  |    2.950(R)|      SLOW  |   -1.188(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iE_stop<1>  |    2.341(R)|      SLOW  |   -0.763(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<0>    |    5.608(R)|      SLOW  |   -2.987(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<1>    |    6.008(R)|      SLOW  |   -3.281(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<2>    |    7.329(R)|      SLOW  |   -4.322(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<3>    |    5.738(R)|      SLOW  |   -3.044(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<4>    |    5.691(R)|      SLOW  |   -3.020(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHK_X<5>    |    6.770(R)|      SLOW  |   -3.596(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.689(R)|      SLOW  |   -0.426(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.349(R)|      SLOW  |   -0.102(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    3.410(R)|      SLOW  |   -0.898(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    5.115(R)|      SLOW  |   -1.979(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.591(R)|      SLOW  |   -1.600(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.544(R)|      SLOW  |         3.878(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.467(R)|      SLOW  |         3.801(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.453(R)|      SLOW  |         3.787(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.544(R)|      SLOW  |         3.878(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        11.914(R)|      SLOW  |         5.593(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         8.131(R)|      SLOW  |         4.402(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         8.642(R)|      SLOW  |         4.726(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.400(R)|      SLOW  |         4.942(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<0>    |        12.949(R)|      SLOW  |         5.547(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<1>    |        12.602(R)|      SLOW  |         5.566(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<2>    |        12.602(R)|      SLOW  |         5.412(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<3>    |        12.191(R)|      SLOW  |         5.263(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<4>    |        12.191(R)|      SLOW  |         5.413(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<5>    |        11.829(R)|      SLOW  |         5.435(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<6>    |        11.829(R)|      SLOW  |         5.293(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<7>    |        11.468(R)|      SLOW  |         5.352(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<8>    |        11.468(R)|      SLOW  |         5.258(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<9>    |        10.419(R)|      SLOW  |         4.917(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<10>   |        10.419(R)|      SLOW  |         4.706(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oHK_Y<11>   |        10.635(R)|      SLOW  |         4.719(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   15.507|         |         |         |
g_clk          |   12.461|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.517|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   13.180|    2.870|    2.978|    2.749|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   11.824|         |         |         |
g_clk          |   13.221|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.227; Ideal Clock Offset To Actual Clock -8.785; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.717(R)|      SLOW  |   -1.861(R)|      FAST  |   20.283|    1.861|        9.211|
iE_stop<0>        |    2.950(R)|      SLOW  |   -1.188(R)|      FAST  |   22.050|    1.188|       10.431|
iE_stop<1>        |    2.341(R)|      SLOW  |   -0.763(R)|      FAST  |   22.659|    0.763|       10.948|
iHK_X<0>          |    5.608(R)|      SLOW  |   -2.987(R)|      FAST  |   19.392|    2.987|        8.203|
iHK_X<1>          |    6.008(R)|      SLOW  |   -3.281(R)|      FAST  |   18.992|    3.281|        7.856|
iHK_X<2>          |    7.329(R)|      SLOW  |   -4.322(R)|      FAST  |   17.671|    4.322|        6.675|
iHK_X<3>          |    5.738(R)|      SLOW  |   -3.044(R)|      FAST  |   19.262|    3.044|        8.109|
iHK_X<4>          |    5.691(R)|      SLOW  |   -3.020(R)|      FAST  |   19.309|    3.020|        8.145|
iHK_X<5>          |    6.770(R)|      SLOW  |   -3.596(R)|      FAST  |   18.230|    3.596|        7.317|
iMPG_A            |    1.689(R)|      SLOW  |   -0.426(R)|      SLOW  |   23.311|    0.426|       11.443|
iMPG_B            |    1.349(R)|      SLOW  |   -0.102(R)|      SLOW  |   23.651|    0.102|       11.775|
lb_cs_n           |    3.410(R)|      SLOW  |   -0.898(R)|      FAST  |   21.590|    0.898|       10.346|
lb_rd_n           |    5.115(R)|      SLOW  |   -1.979(R)|      FAST  |   19.885|    1.979|        8.953|
lb_wr_n           |    4.591(R)|      SLOW  |   -1.600(R)|      FAST  |   20.409|    1.600|        9.404|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.329|         -  |      -0.102|         -  |   17.671|    0.102|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.430; Ideal Clock Offset To Actual Clock 14.422; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.637(R)|      SLOW  |   -0.361(R)|      SLOW  |    4.363|   34.361|      -14.999|
RXD1T1            |    1.116(R)|      SLOW  |    0.111(R)|      SLOW  |    4.884|   33.889|      -14.503|
RXD1T2            |    0.662(R)|      SLOW  |    0.562(R)|      SLOW  |    5.338|   33.438|      -14.050|
RXD1T3            |    1.267(R)|      SLOW  |   -0.011(R)|      SLOW  |    4.733|   34.011|      -14.639|
RX_DV1            |    1.589(R)|      SLOW  |   -0.326(R)|      SLOW  |    4.411|   34.326|      -14.958|
RX_ER1            |    0.412(R)|      FAST  |    0.793(R)|      SLOW  |    5.588|   33.207|      -13.810|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.637|         -  |       0.793|         -  |    4.363|   33.207|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 4.818 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       11.914|      SLOW  |        5.593|      FAST  |         3.783|
SRI_TX<0>                                      |        8.131|      SLOW  |        4.402|      FAST  |         0.000|
lb_int                                         |        8.642|      SLOW  |        4.726|      FAST  |         0.511|
led_1                                          |       10.400|      SLOW  |        4.942|      FAST  |         2.269|
oHK_Y<0>                                       |       12.949|      SLOW  |        5.547|      FAST  |         4.818|
oHK_Y<1>                                       |       12.602|      SLOW  |        5.566|      FAST  |         4.471|
oHK_Y<2>                                       |       12.602|      SLOW  |        5.412|      FAST  |         4.471|
oHK_Y<3>                                       |       12.191|      SLOW  |        5.263|      FAST  |         4.060|
oHK_Y<4>                                       |       12.191|      SLOW  |        5.413|      FAST  |         4.060|
oHK_Y<5>                                       |       11.829|      SLOW  |        5.435|      FAST  |         3.698|
oHK_Y<6>                                       |       11.829|      SLOW  |        5.293|      FAST  |         3.698|
oHK_Y<7>                                       |       11.468|      SLOW  |        5.352|      FAST  |         3.337|
oHK_Y<8>                                       |       11.468|      SLOW  |        5.258|      FAST  |         3.337|
oHK_Y<9>                                       |       10.419|      SLOW  |        4.917|      FAST  |         2.288|
oHK_Y<10>                                      |       10.419|      SLOW  |        4.706|      FAST  |         2.288|
oHK_Y<11>                                      |       10.635|      SLOW  |        4.719|      FAST  |         2.504|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.128 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.544|      SLOW  |        3.878|      FAST  |         0.128|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.467|      SLOW  |        3.801|      FAST  |         0.051|
TXD1T3                                         |        7.453|      SLOW  |        3.787|      FAST  |         0.037|
TX_EN1                                         |        7.544|      SLOW  |        3.878|      FAST  |         0.128|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38916759 paths, 2 nets, and 42746 connections

Design statistics:
   Minimum period:  22.932ns{1}   (Maximum frequency:  43.607MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:   7.329ns
   Minimum output required time after clock:  12.949ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 27 13:53:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



