ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.fputc,"ax",%progbits
  21              		.align	1
  22              		.global	fputc
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	fputc:
  28              	.LVL0:
  29              	.LFB332:
  30              		.file 2 "Core/Inc/Serial.h"
   1:Core/Inc/Serial.h **** /**
   2:Core/Inc/Serial.h ****  * @file Serial.h
   3:Core/Inc/Serial.h ****  * @author Leo Liu
   4:Core/Inc/Serial.h ****  * @brief Serial Communication with Laptop
   5:Core/Inc/Serial.h ****  * @version 1.0
   6:Core/Inc/Serial.h ****  * @date 2023-10-31
   7:Core/Inc/Serial.h ****  * 
   8:Core/Inc/Serial.h ****  * @copyright Copyright (c) 2023
   9:Core/Inc/Serial.h ****  * 
  10:Core/Inc/Serial.h ****  */
  11:Core/Inc/Serial.h **** 
  12:Core/Inc/Serial.h **** #ifndef __SERIAL_H
  13:Core/Inc/Serial.h **** #define __SERIAL_H
  14:Core/Inc/Serial.h ****  
  15:Core/Inc/Serial.h **** #include <stdio.h>
  16:Core/Inc/Serial.h **** #include <stdint.h>
  17:Core/Inc/Serial.h **** #include "usart.h"
  18:Core/Inc/Serial.h **** 
  19:Core/Inc/Serial.h **** int fputc(int ch, FILE *f)
  20:Core/Inc/Serial.h **** {
  31              		.loc 2 20 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 8
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		.loc 2 20 1 is_stmt 0 view .LVU1
  36 0000 00B5     		push	{lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 2


  39              		.cfi_offset 14, -4
  40 0002 83B0     		sub	sp, sp, #12
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 16
  43 0004 0190     		str	r0, [sp, #4]
  21:Core/Inc/Serial.h **** 	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
  44              		.loc 2 21 2 is_stmt 1 view .LVU2
  45 0006 4FF6FF73 		movw	r3, #65535
  46 000a 0122     		movs	r2, #1
  47 000c 01A9     		add	r1, sp, #4
  48              	.LVL1:
  49              		.loc 2 21 2 is_stmt 0 view .LVU3
  50 000e 0348     		ldr	r0, .L3
  51              	.LVL2:
  52              		.loc 2 21 2 view .LVU4
  53 0010 FFF7FEFF 		bl	HAL_UART_Transmit
  54              	.LVL3:
  22:Core/Inc/Serial.h **** 	return ch;
  55              		.loc 2 22 2 is_stmt 1 view .LVU5
  23:Core/Inc/Serial.h **** }
  56              		.loc 2 23 1 is_stmt 0 view .LVU6
  57 0014 0198     		ldr	r0, [sp, #4]
  58 0016 03B0     		add	sp, sp, #12
  59              	.LCFI2:
  60              		.cfi_def_cfa_offset 4
  61              		@ sp needed
  62 0018 5DF804FB 		ldr	pc, [sp], #4
  63              	.L4:
  64              		.align	2
  65              	.L3:
  66 001c 00000000 		.word	huart3
  67              		.cfi_endproc
  68              	.LFE332:
  70              		.section	.text.Error_Handler,"ax",%progbits
  71              		.align	1
  72              		.global	Error_Handler
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	Error_Handler:
  78              	.LFB335:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 3


  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "fdcan.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "supercap.h"
  31:Core/Src/main.c **** #include <stdio.h>
  32:Core/Src/main.c **** #include "Serial.h"
  33:Core/Src/main.c **** #include "Kalman_Filter.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** #define MAX_CAP_VOLTAGE 2700 //24V in 12 bits
  36:Core/Src/main.c **** #define MAX_CURRENT 2202 //1A in 12 bits
  37:Core/Src/main.c **** #define MIN_CURRENT 2047 //0A in 12 bits
  38:Core/Src/main.c **** #define MAX_DUTY 278
  39:Core/Src/main.c **** #define MIN_DUTY 22
  40:Core/Src/main.c **** #define V_1V65 2047 //1.65V in 12 bits
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END Includes */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PTD */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  51:Core/Src/main.c **** /* USER CODE BEGIN PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PD */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:Core/Src/main.c ****   uint16_t supercap_ADC1[2];
  64:Core/Src/main.c ****   uint16_t supercap_ADC2[3];
  65:Core/Src/main.c ****   uint16_t supercap_ADC3[3];
  66:Core/Src/main.c **** 	uint16_t supercap_ADC4[2];
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   _ADC_Sample_t C_left = {0};
  69:Core/Src/main.c ****   _ADC_Sample_t C_sys = {0};
  70:Core/Src/main.c ****   _ADC_Sample_t C_right = {0};
  71:Core/Src/main.c ****   _ADC_Sample_t V_sys_op = {0};
  72:Core/Src/main.c ****   _ADC_Sample_t V_cap_op = {0};
  73:Core/Src/main.c ****   _ADC_Sample_t V_cap = {0}; //V_right
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 4


  74:Core/Src/main.c ****   _ADC_Sample_t V_bat = {0}; //V_left
  75:Core/Src/main.c ****   _ADC_Sample_t V_sys = {0};
  76:Core/Src/main.c **** 	
  77:Core/Src/main.c **** 	_ADC_Sample_t V_1V6 = {0};
  78:Core/Src/main.c **** 	_ADC_Sample_t ADC4_12 = {0};
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** 	Kalman_Filter_t C_left_kalman = {.Q=0.5f,.R=1.0f};
  81:Core/Src/main.c **** 	
  82:Core/Src/main.c ****   _Supercap_PID_Controller_t PID_45W_loop;
  83:Core/Src/main.c ****   _Supercap_PID_Controller_t PID_n7A_loop;
  84:Core/Src/main.c ****   _Supercap_PID_Controller_t PID_7A_loop;
  85:Core/Src/main.c **** 	_Supercap_PID_Controller_t PID_voltage_loop;
  86:Core/Src/main.c ****   enum _CAP_STATE_T CAP_STATE;
  87:Core/Src/main.c **** 	
  88:Core/Src/main.c **** 	float temp2;
  89:Core/Src/main.c **** 	uint16_t temp_counter;
  90:Core/Src/main.c **** 	uint32_t TIM3_AUTORELOAD_over100;
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END PV */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  95:Core/Src/main.c **** void SystemClock_Config(void);
  96:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  97:Core/Src/main.c **** //void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
  98:Core/Src/main.c **** //{
  99:Core/Src/main.c **** //  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 100:Core/Src/main.c **** //}
 101:Core/Src/main.c **** /* USER CODE END PFP */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 104:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** typedef struct {
 107:Core/Src/main.c ****     float data[8];   // 5��������
 108:Core/Src/main.c ****     char tail[4];    // β���ַ�����
 109:Core/Src/main.c **** } DataPacket;
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** DataPacket data_packet = {
 112:Core/Src/main.c ****     .data = {1.1f, 2.2f, 3.3f, 4.4f, 5.5f, 6.6f, 7.7f, 8.8f},
 113:Core/Src/main.c ****     .tail = {0x00, 0x00, 0x80, 0x7f}
 114:Core/Src/main.c **** };
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** /* USER CODE END 0 */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** /**
 119:Core/Src/main.c ****   * @brief  The application entry point.
 120:Core/Src/main.c ****   * @retval int
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c **** int main(void)
 123:Core/Src/main.c **** {
 124:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 125:Core/Src/main.c ****   
 126:Core/Src/main.c ****   char tail[4] = {0x00, 0x00, 0x80, 0x7f};
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   C_left.sample = &supercap_ADC1[0];
 129:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 130:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 5


 131:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 132:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 133:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 134:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 135:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 136:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 137:Core/Src/main.c **** 	ADC4_12.sample = &supercap_ADC4[1];
 138:Core/Src/main.c **** 	
 139:Core/Src/main.c **** 	float temp;
 140:Core/Src/main.c ****   float data_array[7];
 141:Core/Src/main.c ****   /* USER CODE END 1 */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 146:Core/Src/main.c ****   HAL_Init();
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END Init */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Configure the system clock */
 153:Core/Src/main.c ****   SystemClock_Config();
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* USER CODE END SysInit */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* Initialize all configured peripherals */
 160:Core/Src/main.c ****   MX_GPIO_Init();
 161:Core/Src/main.c ****   MX_DMA_Init();
 162:Core/Src/main.c ****   MX_ADC1_Init();
 163:Core/Src/main.c ****   MX_ADC2_Init();
 164:Core/Src/main.c ****   MX_TIM1_Init();
 165:Core/Src/main.c ****   MX_USART1_UART_Init();
 166:Core/Src/main.c ****   MX_USART2_UART_Init();
 167:Core/Src/main.c ****   MX_USART3_UART_Init();
 168:Core/Src/main.c ****   MX_TIM3_Init();
 169:Core/Src/main.c ****   MX_TIM4_Init();
 170:Core/Src/main.c ****   MX_ADC4_Init();
 171:Core/Src/main.c ****   MX_FDCAN1_Init();
 172:Core/Src/main.c ****   MX_ADC5_Init();
 173:Core/Src/main.c ****   MX_ADC3_Init();
 174:Core/Src/main.c ****   MX_TIM2_Init();
 175:Core/Src/main.c ****   MX_TIM5_Init();
 176:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 177:Core/Src/main.c ****   FDCAN1_RXFilter.IdType = FDCAN_STANDARD_ID;
 178:Core/Src/main.c ****   FDCAN1_RXFilter.FilterIndex = 0;
 179:Core/Src/main.c ****   FDCAN1_RXFilter.FilterType = FDCAN_FILTER_MASK;
 180:Core/Src/main.c ****   FDCAN1_RXFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 181:Core/Src/main.c ****   FDCAN1_RXFilter.FilterID1 = 0x000;
 182:Core/Src/main.c ****   FDCAN1_RXFilter.FilterID2 = 0xFFF;
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   // Configure FDCAN1 TX header
 185:Core/Src/main.c ****   TxHeader.Identifier = 0x166;
 186:Core/Src/main.c ****   TxHeader.IdType = FDCAN_STANDARD_ID;
 187:Core/Src/main.c ****   TxHeader.TxFrameType = FDCAN_DATA_FRAME;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 6


 188:Core/Src/main.c ****   TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 189:Core/Src/main.c ****   TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 190:Core/Src/main.c ****   TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 191:Core/Src/main.c ****   TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 192:Core/Src/main.c ****   TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 193:Core/Src/main.c ****   TxHeader.MessageMarker = 0;
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   HAL_FDCAN_ConfigFilter(&hfdcan1, &FDCAN1_RXFilter);
 197:Core/Src/main.c ****   HAL_FDCAN_Start(&hfdcan1);
 198:Core/Src/main.c ****   while(1){
 199:Core/Src/main.c ****     // FDCAN1 message structure
 200:Core/Src/main.c ****     uint8_t TxData[1];
 201:Core/Src/main.c ****     
 202:Core/Src/main.c ****     // Prepare data to be sent
 203:Core/Src/main.c ****     TxData[0] = 66;
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****     // Send data using FDCAN1
 206:Core/Src/main.c ****     if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK) {
 207:Core/Src/main.c ****       //Error_Handler();
 208:Core/Src/main.c ****       HAL_Delay(1000);
 209:Core/Src/main.c ****     }
 210:Core/Src/main.c ****     HAL_Delay(100);
 211:Core/Src/main.c ****   }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 214:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 215:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 216:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 217:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)supercap_ADC1, 2);
 218:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 219:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 220:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)supercap_ADC4, 2);
 221:Core/Src/main.c ****   HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&data_packet, 36);
 222:Core/Src/main.c ****   CAP_STATE = INIT;
 223:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim1);
 224:Core/Src/main.c ****   Supercap_AUX_Init();
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   int16_t notes1[] = {11, 11, 6, 5, 5, 1, 2, 3, 3, 2, 1, -6};
 227:Core/Src/main.c ****   for(int i = 0; i < 2; i++){
 228:Core/Src/main.c ****     Supercap_AUX_Buzzer(90, notes1[i]);
 229:Core/Src/main.c ****     HAL_Delay(300);
 230:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 231:Core/Src/main.c ****     HAL_Delay(20);
 232:Core/Src/main.c ****   }
 233:Core/Src/main.c ****   Supercap_AUX_Buzzer(0, 0);
 234:Core/Src/main.c **** 	
 235:Core/Src/main.c **** 	Supercap_Function_Init(&C_sys);
 236:Core/Src/main.c **** 	Supercap_Function_Init(&C_right);
 237:Core/Src/main.c **** 	Supercap_Function_Init(&ADC4_12);
 238:Core/Src/main.c **** 	Supercap_Function_Init(&V_bat);
 239:Core/Src/main.c **** 	Supercap_Function_Init(&V_cap);
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   Supercap_PID_Init(&PID_45W_loop, 0.005f, 0.0001f, 0.0f, MAX_CAP_VOLTAGE, 0, 2500);
 242:Core/Src/main.c ****   Supercap_PID_Init(&PID_n7A_loop, 0.3f, 0.00001f, 0.001f, MAX_CAP_VOLTAGE, 0, 300);
 243:Core/Src/main.c ****   Supercap_PID_Init(&PID_7A_loop, 0.3f, 0.00001f, 0.001f, MAX_CAP_VOLTAGE, 0, 300);
 244:Core/Src/main.c **** 	Supercap_PID_Init(&PID_voltage_loop, 0.00001f, 0.00001f, 0.08f, MAX_DUTY, 0, 70);
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 7


 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   uint16_t notes2[] = {6, 5, 5, 1, 2, 3, 3, 2, 1, -6};
 247:Core/Src/main.c ****   for(int i = 0; i < 10; i++){
 248:Core/Src/main.c ****     Supercap_AUX_Buzzer(90, notes2[i]);
 249:Core/Src/main.c ****     HAL_Delay(200);
 250:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 251:Core/Src/main.c ****     HAL_Delay(15);
 252:Core/Src/main.c ****   }
 253:Core/Src/main.c ****   Supercap_AUX_Buzzer(0, 0);
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 256:Core/Src/main.c **** 	HAL_Delay(1000);
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   uint16_t notes3[] = {1, 2, 3, 5, 5, 6, 5, 3, 3, 2, 1, 2, 5};
 259:Core/Src/main.c ****   for(int i = 0; i < 13; i++){
 260:Core/Src/main.c ****     Supercap_AUX_Buzzer(90, notes3[i]);
 261:Core/Src/main.c ****     HAL_Delay(200);
 262:Core/Src/main.c ****     Supercap_AUX_Buzzer(0, 0);
 263:Core/Src/main.c ****     HAL_Delay(15);
 264:Core/Src/main.c ****   }
 265:Core/Src/main.c ****   Supercap_AUX_Buzzer(0, 0); 
 266:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim5);
 267:Core/Src/main.c **** 	
 268:Core/Src/main.c ****   /* USER CODE END 2 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* Infinite loop */
 271:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 272:Core/Src/main.c ****   while (1)
 273:Core/Src/main.c ****   {
 274:Core/Src/main.c ****     /* USER CODE END WHILE */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 277:Core/Src/main.c ****     
 278:Core/Src/main.c ****   }
 279:Core/Src/main.c ****   /* USER CODE END 3 */
 280:Core/Src/main.c **** }
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** /**
 283:Core/Src/main.c ****   * @brief System Clock Configuration
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** void SystemClock_Config(void)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 289:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 292:Core/Src/main.c ****   */
 293:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 294:Core/Src/main.c **** 
 295:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 296:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 297:Core/Src/main.c ****   */
 298:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 299:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 300:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 8


 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 303:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 304:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 305:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 306:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 307:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 308:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 316:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 317:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 318:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 319:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 320:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 323:Core/Src/main.c ****   {
 324:Core/Src/main.c ****     Error_Handler();
 325:Core/Src/main.c ****   }
 326:Core/Src/main.c **** }
 327:Core/Src/main.c **** 
 328:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /* USER CODE END 4 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c **** /**
 333:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 334:Core/Src/main.c ****   * @retval None
 335:Core/Src/main.c ****   */
 336:Core/Src/main.c **** void Error_Handler(void)
 337:Core/Src/main.c **** {
  79              		.loc 1 337 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ Volatile: function does not return.
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
 338:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 339:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 340:Core/Src/main.c ****   __disable_irq();
  85              		.loc 1 340 3 view .LVU8
  86              	.LBB4:
  87              	.LBI4:
  88              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 9


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 10


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 11


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 12


 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  89              		.loc 3 207 27 view .LVU9
  90              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  91              		.loc 3 209 3 view .LVU10
  92              		.syntax unified
  93              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  94 0000 72B6     		cpsid i
  95              	@ 0 "" 2
  96              		.thumb
  97              		.syntax unified
  98              	.L6:
  99              	.LBE5:
 100              	.LBE4:
 341:Core/Src/main.c ****   while (1)
 101              		.loc 1 341 3 view .LVU11
 342:Core/Src/main.c ****   {
 343:Core/Src/main.c ****   }
 102              		.loc 1 343 3 view .LVU12
 341:Core/Src/main.c ****   while (1)
 103              		.loc 1 341 9 view .LVU13
 104 0002 FEE7     		b	.L6
 105              		.cfi_endproc
 106              	.LFE335:
 108              		.section	.text.SystemClock_Config,"ax",%progbits
 109              		.align	1
 110              		.global	SystemClock_Config
 111              		.syntax unified
 112              		.thumb
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 13


 113              		.thumb_func
 115              	SystemClock_Config:
 116              	.LFB334:
 287:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 117              		.loc 1 287 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 80
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 00B5     		push	{lr}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 14, -4
 125 0002 95B0     		sub	sp, sp, #84
 126              	.LCFI4:
 127              		.cfi_def_cfa_offset 88
 288:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128              		.loc 1 288 3 view .LVU15
 288:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 129              		.loc 1 288 22 is_stmt 0 view .LVU16
 130 0004 3822     		movs	r2, #56
 131 0006 0021     		movs	r1, #0
 132 0008 06A8     		add	r0, sp, #24
 133 000a FFF7FEFF 		bl	memset
 134              	.LVL4:
 289:Core/Src/main.c **** 
 135              		.loc 1 289 3 is_stmt 1 view .LVU17
 289:Core/Src/main.c **** 
 136              		.loc 1 289 22 is_stmt 0 view .LVU18
 137 000e 0023     		movs	r3, #0
 138 0010 0193     		str	r3, [sp, #4]
 139 0012 0293     		str	r3, [sp, #8]
 140 0014 0393     		str	r3, [sp, #12]
 141 0016 0493     		str	r3, [sp, #16]
 142 0018 0593     		str	r3, [sp, #20]
 293:Core/Src/main.c **** 
 143              		.loc 1 293 3 is_stmt 1 view .LVU19
 144 001a 4FF40070 		mov	r0, #512
 145 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 146              	.LVL5:
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 147              		.loc 1 298 3 view .LVU20
 298:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 148              		.loc 1 298 36 is_stmt 0 view .LVU21
 149 0022 0223     		movs	r3, #2
 150 0024 0693     		str	r3, [sp, #24]
 299:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 151              		.loc 1 299 3 is_stmt 1 view .LVU22
 299:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 152              		.loc 1 299 30 is_stmt 0 view .LVU23
 153 0026 4FF48072 		mov	r2, #256
 154 002a 0992     		str	r2, [sp, #36]
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 155              		.loc 1 300 3 is_stmt 1 view .LVU24
 300:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156              		.loc 1 300 41 is_stmt 0 view .LVU25
 157 002c 4022     		movs	r2, #64
 158 002e 0A92     		str	r2, [sp, #40]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 14


 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 159              		.loc 1 301 3 is_stmt 1 view .LVU26
 301:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 160              		.loc 1 301 34 is_stmt 0 view .LVU27
 161 0030 0D93     		str	r3, [sp, #52]
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 162              		.loc 1 302 3 is_stmt 1 view .LVU28
 302:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 163              		.loc 1 302 35 is_stmt 0 view .LVU29
 164 0032 0E93     		str	r3, [sp, #56]
 303:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 165              		.loc 1 303 3 is_stmt 1 view .LVU30
 303:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 166              		.loc 1 303 30 is_stmt 0 view .LVU31
 167 0034 0422     		movs	r2, #4
 168 0036 0F92     		str	r2, [sp, #60]
 304:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 169              		.loc 1 304 3 is_stmt 1 view .LVU32
 304:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 170              		.loc 1 304 30 is_stmt 0 view .LVU33
 171 0038 4B22     		movs	r2, #75
 172 003a 1092     		str	r2, [sp, #64]
 305:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 173              		.loc 1 305 3 is_stmt 1 view .LVU34
 305:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 174              		.loc 1 305 30 is_stmt 0 view .LVU35
 175 003c 1193     		str	r3, [sp, #68]
 306:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 176              		.loc 1 306 3 is_stmt 1 view .LVU36
 306:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 177              		.loc 1 306 30 is_stmt 0 view .LVU37
 178 003e 1293     		str	r3, [sp, #72]
 307:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 179              		.loc 1 307 3 is_stmt 1 view .LVU38
 307:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180              		.loc 1 307 30 is_stmt 0 view .LVU39
 181 0040 1393     		str	r3, [sp, #76]
 308:Core/Src/main.c ****   {
 182              		.loc 1 308 3 is_stmt 1 view .LVU40
 308:Core/Src/main.c ****   {
 183              		.loc 1 308 7 is_stmt 0 view .LVU41
 184 0042 06A8     		add	r0, sp, #24
 185 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 186              	.LVL6:
 308:Core/Src/main.c ****   {
 187              		.loc 1 308 6 discriminator 1 view .LVU42
 188 0048 80B9     		cbnz	r0, .L11
 315:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 189              		.loc 1 315 3 is_stmt 1 view .LVU43
 315:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 190              		.loc 1 315 31 is_stmt 0 view .LVU44
 191 004a 0F23     		movs	r3, #15
 192 004c 0193     		str	r3, [sp, #4]
 317:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193              		.loc 1 317 3 is_stmt 1 view .LVU45
 317:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 194              		.loc 1 317 34 is_stmt 0 view .LVU46
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 15


 195 004e 0323     		movs	r3, #3
 196 0050 0293     		str	r3, [sp, #8]
 318:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 197              		.loc 1 318 3 is_stmt 1 view .LVU47
 318:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 198              		.loc 1 318 35 is_stmt 0 view .LVU48
 199 0052 0023     		movs	r3, #0
 200 0054 0393     		str	r3, [sp, #12]
 319:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 201              		.loc 1 319 3 is_stmt 1 view .LVU49
 319:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 202              		.loc 1 319 36 is_stmt 0 view .LVU50
 203 0056 0493     		str	r3, [sp, #16]
 320:Core/Src/main.c **** 
 204              		.loc 1 320 3 is_stmt 1 view .LVU51
 320:Core/Src/main.c **** 
 205              		.loc 1 320 36 is_stmt 0 view .LVU52
 206 0058 0593     		str	r3, [sp, #20]
 322:Core/Src/main.c ****   {
 207              		.loc 1 322 3 is_stmt 1 view .LVU53
 322:Core/Src/main.c ****   {
 208              		.loc 1 322 7 is_stmt 0 view .LVU54
 209 005a 0421     		movs	r1, #4
 210 005c 0DEB0100 		add	r0, sp, r1
 211 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 212              	.LVL7:
 322:Core/Src/main.c ****   {
 213              		.loc 1 322 6 discriminator 1 view .LVU55
 214 0064 20B9     		cbnz	r0, .L12
 326:Core/Src/main.c **** 
 215              		.loc 1 326 1 view .LVU56
 216 0066 15B0     		add	sp, sp, #84
 217              	.LCFI5:
 218              		.cfi_remember_state
 219              		.cfi_def_cfa_offset 4
 220              		@ sp needed
 221 0068 5DF804FB 		ldr	pc, [sp], #4
 222              	.L11:
 223              	.LCFI6:
 224              		.cfi_restore_state
 310:Core/Src/main.c ****   }
 225              		.loc 1 310 5 is_stmt 1 view .LVU57
 226 006c FFF7FEFF 		bl	Error_Handler
 227              	.LVL8:
 228              	.L12:
 324:Core/Src/main.c ****   }
 229              		.loc 1 324 5 view .LVU58
 230 0070 FFF7FEFF 		bl	Error_Handler
 231              	.LVL9:
 232              		.cfi_endproc
 233              	.LFE334:
 235              		.section	.text.main,"ax",%progbits
 236              		.align	1
 237              		.global	main
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 16


 242              	main:
 243              	.LFB333:
 123:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 244              		.loc 1 123 1 view -0
 245              		.cfi_startproc
 246              		@ Volatile: function does not return.
 247              		@ args = 0, pretend = 0, frame = 8
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 00B5     		push	{lr}
 250              	.LCFI7:
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 14, -4
 253 0002 83B0     		sub	sp, sp, #12
 254              	.LCFI8:
 255              		.cfi_def_cfa_offset 16
 126:Core/Src/main.c **** 
 256              		.loc 1 126 3 view .LVU60
 126:Core/Src/main.c **** 
 257              		.loc 1 126 8 is_stmt 0 view .LVU61
 258 0004 4FF0FF43 		mov	r3, #2139095040
 259 0008 0193     		str	r3, [sp, #4]
 128:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 260              		.loc 1 128 3 is_stmt 1 view .LVU62
 128:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 261              		.loc 1 128 17 is_stmt 0 view .LVU63
 262 000a 3A4B     		ldr	r3, .L18
 263 000c 3A4A     		ldr	r2, .L18+4
 264 000e 1360     		str	r3, [r2]
 129:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 265              		.loc 1 129 3 is_stmt 1 view .LVU64
 129:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 266              		.loc 1 129 16 is_stmt 0 view .LVU65
 267 0010 0233     		adds	r3, r3, #2
 268 0012 3A4A     		ldr	r2, .L18+8
 269 0014 1360     		str	r3, [r2]
 130:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 270              		.loc 1 130 3 is_stmt 1 view .LVU66
 130:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 271              		.loc 1 130 18 is_stmt 0 view .LVU67
 272 0016 3A4B     		ldr	r3, .L18+12
 273 0018 3A4A     		ldr	r2, .L18+16
 274 001a 1360     		str	r3, [r2]
 131:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 275              		.loc 1 131 3 is_stmt 1 view .LVU68
 131:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 276              		.loc 1 131 19 is_stmt 0 view .LVU69
 277 001c 3A4A     		ldr	r2, .L18+20
 278 001e 3B49     		ldr	r1, .L18+24
 279 0020 0A60     		str	r2, [r1]
 132:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 280              		.loc 1 132 3 is_stmt 1 view .LVU70
 132:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 281              		.loc 1 132 19 is_stmt 0 view .LVU71
 282 0022 901C     		adds	r0, r2, #2
 283 0024 3A49     		ldr	r1, .L18+28
 284 0026 0860     		str	r0, [r1]
 133:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 17


 285              		.loc 1 133 3 is_stmt 1 view .LVU72
 133:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 286              		.loc 1 133 16 is_stmt 0 view .LVU73
 287 0028 0432     		adds	r2, r2, #4
 288 002a 3A49     		ldr	r1, .L18+32
 289 002c 0A60     		str	r2, [r1]
 134:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 290              		.loc 1 134 3 is_stmt 1 view .LVU74
 134:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 291              		.loc 1 134 16 is_stmt 0 view .LVU75
 292 002e 043B     		subs	r3, r3, #4
 293 0030 394A     		ldr	r2, .L18+36
 294 0032 1360     		str	r3, [r2]
 135:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 295              		.loc 1 135 3 is_stmt 1 view .LVU76
 135:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 296              		.loc 1 135 16 is_stmt 0 view .LVU77
 297 0034 0233     		adds	r3, r3, #2
 298 0036 394A     		ldr	r2, .L18+40
 299 0038 1360     		str	r3, [r2]
 136:Core/Src/main.c **** 	ADC4_12.sample = &supercap_ADC4[1];
 300              		.loc 1 136 2 is_stmt 1 view .LVU78
 136:Core/Src/main.c **** 	ADC4_12.sample = &supercap_ADC4[1];
 301              		.loc 1 136 15 is_stmt 0 view .LVU79
 302 003a 394B     		ldr	r3, .L18+44
 303 003c 394A     		ldr	r2, .L18+48
 304 003e 1360     		str	r3, [r2]
 137:Core/Src/main.c **** 	
 305              		.loc 1 137 2 is_stmt 1 view .LVU80
 137:Core/Src/main.c **** 	
 306              		.loc 1 137 17 is_stmt 0 view .LVU81
 307 0040 0233     		adds	r3, r3, #2
 308 0042 394A     		ldr	r2, .L18+52
 309 0044 1360     		str	r3, [r2]
 139:Core/Src/main.c ****   float data_array[7];
 310              		.loc 1 139 2 is_stmt 1 view .LVU82
 140:Core/Src/main.c ****   /* USER CODE END 1 */
 311              		.loc 1 140 3 view .LVU83
 146:Core/Src/main.c **** 
 312              		.loc 1 146 3 view .LVU84
 313 0046 FFF7FEFF 		bl	HAL_Init
 314              	.LVL10:
 153:Core/Src/main.c **** 
 315              		.loc 1 153 3 view .LVU85
 316 004a FFF7FEFF 		bl	SystemClock_Config
 317              	.LVL11:
 160:Core/Src/main.c ****   MX_DMA_Init();
 318              		.loc 1 160 3 view .LVU86
 319 004e FFF7FEFF 		bl	MX_GPIO_Init
 320              	.LVL12:
 161:Core/Src/main.c ****   MX_ADC1_Init();
 321              		.loc 1 161 3 view .LVU87
 322 0052 FFF7FEFF 		bl	MX_DMA_Init
 323              	.LVL13:
 162:Core/Src/main.c ****   MX_ADC2_Init();
 324              		.loc 1 162 3 view .LVU88
 325 0056 FFF7FEFF 		bl	MX_ADC1_Init
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 18


 326              	.LVL14:
 163:Core/Src/main.c ****   MX_TIM1_Init();
 327              		.loc 1 163 3 view .LVU89
 328 005a FFF7FEFF 		bl	MX_ADC2_Init
 329              	.LVL15:
 164:Core/Src/main.c ****   MX_USART1_UART_Init();
 330              		.loc 1 164 3 view .LVU90
 331 005e FFF7FEFF 		bl	MX_TIM1_Init
 332              	.LVL16:
 165:Core/Src/main.c ****   MX_USART2_UART_Init();
 333              		.loc 1 165 3 view .LVU91
 334 0062 FFF7FEFF 		bl	MX_USART1_UART_Init
 335              	.LVL17:
 166:Core/Src/main.c ****   MX_USART3_UART_Init();
 336              		.loc 1 166 3 view .LVU92
 337 0066 FFF7FEFF 		bl	MX_USART2_UART_Init
 338              	.LVL18:
 167:Core/Src/main.c ****   MX_TIM3_Init();
 339              		.loc 1 167 3 view .LVU93
 340 006a FFF7FEFF 		bl	MX_USART3_UART_Init
 341              	.LVL19:
 168:Core/Src/main.c ****   MX_TIM4_Init();
 342              		.loc 1 168 3 view .LVU94
 343 006e FFF7FEFF 		bl	MX_TIM3_Init
 344              	.LVL20:
 169:Core/Src/main.c ****   MX_ADC4_Init();
 345              		.loc 1 169 3 view .LVU95
 346 0072 FFF7FEFF 		bl	MX_TIM4_Init
 347              	.LVL21:
 170:Core/Src/main.c ****   MX_FDCAN1_Init();
 348              		.loc 1 170 3 view .LVU96
 349 0076 FFF7FEFF 		bl	MX_ADC4_Init
 350              	.LVL22:
 171:Core/Src/main.c ****   MX_ADC5_Init();
 351              		.loc 1 171 3 view .LVU97
 352 007a FFF7FEFF 		bl	MX_FDCAN1_Init
 353              	.LVL23:
 172:Core/Src/main.c ****   MX_ADC3_Init();
 354              		.loc 1 172 3 view .LVU98
 355 007e FFF7FEFF 		bl	MX_ADC5_Init
 356              	.LVL24:
 173:Core/Src/main.c ****   MX_TIM2_Init();
 357              		.loc 1 173 3 view .LVU99
 358 0082 FFF7FEFF 		bl	MX_ADC3_Init
 359              	.LVL25:
 174:Core/Src/main.c ****   MX_TIM5_Init();
 360              		.loc 1 174 3 view .LVU100
 361 0086 FFF7FEFF 		bl	MX_TIM2_Init
 362              	.LVL26:
 175:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 363              		.loc 1 175 3 view .LVU101
 364 008a FFF7FEFF 		bl	MX_TIM5_Init
 365              	.LVL27:
 177:Core/Src/main.c ****   FDCAN1_RXFilter.FilterIndex = 0;
 366              		.loc 1 177 3 view .LVU102
 177:Core/Src/main.c ****   FDCAN1_RXFilter.FilterIndex = 0;
 367              		.loc 1 177 26 is_stmt 0 view .LVU103
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 19


 368 008e 2749     		ldr	r1, .L18+56
 369 0090 0023     		movs	r3, #0
 370 0092 0B60     		str	r3, [r1]
 178:Core/Src/main.c ****   FDCAN1_RXFilter.FilterType = FDCAN_FILTER_MASK;
 371              		.loc 1 178 3 is_stmt 1 view .LVU104
 178:Core/Src/main.c ****   FDCAN1_RXFilter.FilterType = FDCAN_FILTER_MASK;
 372              		.loc 1 178 31 is_stmt 0 view .LVU105
 373 0094 4B60     		str	r3, [r1, #4]
 179:Core/Src/main.c ****   FDCAN1_RXFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 374              		.loc 1 179 3 is_stmt 1 view .LVU106
 179:Core/Src/main.c ****   FDCAN1_RXFilter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 375              		.loc 1 179 30 is_stmt 0 view .LVU107
 376 0096 0222     		movs	r2, #2
 377 0098 8A60     		str	r2, [r1, #8]
 180:Core/Src/main.c ****   FDCAN1_RXFilter.FilterID1 = 0x000;
 378              		.loc 1 180 3 is_stmt 1 view .LVU108
 180:Core/Src/main.c ****   FDCAN1_RXFilter.FilterID1 = 0x000;
 379              		.loc 1 180 32 is_stmt 0 view .LVU109
 380 009a 0120     		movs	r0, #1
 381 009c C860     		str	r0, [r1, #12]
 181:Core/Src/main.c ****   FDCAN1_RXFilter.FilterID2 = 0xFFF;
 382              		.loc 1 181 3 is_stmt 1 view .LVU110
 181:Core/Src/main.c ****   FDCAN1_RXFilter.FilterID2 = 0xFFF;
 383              		.loc 1 181 29 is_stmt 0 view .LVU111
 384 009e 0B61     		str	r3, [r1, #16]
 182:Core/Src/main.c **** 
 385              		.loc 1 182 3 is_stmt 1 view .LVU112
 182:Core/Src/main.c **** 
 386              		.loc 1 182 29 is_stmt 0 view .LVU113
 387 00a0 40F6FF72 		movw	r2, #4095
 388 00a4 4A61     		str	r2, [r1, #20]
 185:Core/Src/main.c ****   TxHeader.IdType = FDCAN_STANDARD_ID;
 389              		.loc 1 185 3 is_stmt 1 view .LVU114
 185:Core/Src/main.c ****   TxHeader.IdType = FDCAN_STANDARD_ID;
 390              		.loc 1 185 23 is_stmt 0 view .LVU115
 391 00a6 224A     		ldr	r2, .L18+60
 392 00a8 4FF4B374 		mov	r4, #358
 393 00ac 1460     		str	r4, [r2]
 186:Core/Src/main.c ****   TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 394              		.loc 1 186 3 is_stmt 1 view .LVU116
 186:Core/Src/main.c ****   TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 395              		.loc 1 186 19 is_stmt 0 view .LVU117
 396 00ae 5360     		str	r3, [r2, #4]
 187:Core/Src/main.c ****   TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 397              		.loc 1 187 3 is_stmt 1 view .LVU118
 187:Core/Src/main.c ****   TxHeader.DataLength = FDCAN_DLC_BYTES_1;
 398              		.loc 1 187 24 is_stmt 0 view .LVU119
 399 00b0 9360     		str	r3, [r2, #8]
 188:Core/Src/main.c ****   TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 400              		.loc 1 188 3 is_stmt 1 view .LVU120
 188:Core/Src/main.c ****   TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 401              		.loc 1 188 23 is_stmt 0 view .LVU121
 402 00b2 D060     		str	r0, [r2, #12]
 189:Core/Src/main.c ****   TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 403              		.loc 1 189 3 is_stmt 1 view .LVU122
 189:Core/Src/main.c ****   TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 404              		.loc 1 189 32 is_stmt 0 view .LVU123
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 20


 405 00b4 1361     		str	r3, [r2, #16]
 190:Core/Src/main.c ****   TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 406              		.loc 1 190 3 is_stmt 1 view .LVU124
 190:Core/Src/main.c ****   TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 407              		.loc 1 190 26 is_stmt 0 view .LVU125
 408 00b6 5361     		str	r3, [r2, #20]
 191:Core/Src/main.c ****   TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 409              		.loc 1 191 3 is_stmt 1 view .LVU126
 191:Core/Src/main.c ****   TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 410              		.loc 1 191 21 is_stmt 0 view .LVU127
 411 00b8 9361     		str	r3, [r2, #24]
 192:Core/Src/main.c ****   TxHeader.MessageMarker = 0;
 412              		.loc 1 192 3 is_stmt 1 view .LVU128
 192:Core/Src/main.c ****   TxHeader.MessageMarker = 0;
 413              		.loc 1 192 31 is_stmt 0 view .LVU129
 414 00ba D361     		str	r3, [r2, #28]
 193:Core/Src/main.c **** 
 415              		.loc 1 193 3 is_stmt 1 view .LVU130
 193:Core/Src/main.c **** 
 416              		.loc 1 193 26 is_stmt 0 view .LVU131
 417 00bc 1362     		str	r3, [r2, #32]
 196:Core/Src/main.c ****   HAL_FDCAN_Start(&hfdcan1);
 418              		.loc 1 196 3 is_stmt 1 view .LVU132
 419 00be 1D4C     		ldr	r4, .L18+64
 420 00c0 2046     		mov	r0, r4
 421 00c2 FFF7FEFF 		bl	HAL_FDCAN_ConfigFilter
 422              	.LVL28:
 197:Core/Src/main.c ****   while(1){
 423              		.loc 1 197 3 view .LVU133
 424 00c6 2046     		mov	r0, r4
 425 00c8 FFF7FEFF 		bl	HAL_FDCAN_Start
 426              	.LVL29:
 427 00cc 06E0     		b	.L15
 428              	.L17:
 429              	.LBB6:
 208:Core/Src/main.c ****     }
 430              		.loc 1 208 7 view .LVU134
 431 00ce 4FF47A70 		mov	r0, #1000
 432 00d2 FFF7FEFF 		bl	HAL_Delay
 433              	.LVL30:
 434              	.L14:
 210:Core/Src/main.c ****   }
 435              		.loc 1 210 5 view .LVU135
 436 00d6 6420     		movs	r0, #100
 437 00d8 FFF7FEFF 		bl	HAL_Delay
 438              	.LVL31:
 439              	.LBE6:
 198:Core/Src/main.c ****     // FDCAN1 message structure
 440              		.loc 1 198 8 view .LVU136
 441              	.L15:
 198:Core/Src/main.c ****     // FDCAN1 message structure
 442              		.loc 1 198 3 view .LVU137
 443              	.LBB7:
 200:Core/Src/main.c ****     
 444              		.loc 1 200 5 view .LVU138
 203:Core/Src/main.c **** 
 445              		.loc 1 203 5 view .LVU139
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 21


 203:Core/Src/main.c **** 
 446              		.loc 1 203 15 is_stmt 0 view .LVU140
 447 00dc 4223     		movs	r3, #66
 448 00de 8DF80030 		strb	r3, [sp]
 206:Core/Src/main.c ****       //Error_Handler();
 449              		.loc 1 206 5 is_stmt 1 view .LVU141
 206:Core/Src/main.c ****       //Error_Handler();
 450              		.loc 1 206 9 is_stmt 0 view .LVU142
 451 00e2 6A46     		mov	r2, sp
 452 00e4 1249     		ldr	r1, .L18+60
 453 00e6 1348     		ldr	r0, .L18+64
 454 00e8 FFF7FEFF 		bl	HAL_FDCAN_AddMessageToTxFifoQ
 455              	.LVL32:
 206:Core/Src/main.c ****       //Error_Handler();
 456              		.loc 1 206 8 discriminator 1 view .LVU143
 457 00ec 0028     		cmp	r0, #0
 458 00ee EED1     		bne	.L17
 459 00f0 F1E7     		b	.L14
 460              	.L19:
 461 00f2 00BF     		.align	2
 462              	.L18:
 463 00f4 00000000 		.word	supercap_ADC1
 464 00f8 00000000 		.word	C_left
 465 00fc 00000000 		.word	C_sys
 466 0100 04000000 		.word	supercap_ADC3+4
 467 0104 00000000 		.word	C_right
 468 0108 00000000 		.word	supercap_ADC2
 469 010c 00000000 		.word	V_sys_op
 470 0110 00000000 		.word	V_cap_op
 471 0114 00000000 		.word	V_cap
 472 0118 00000000 		.word	V_bat
 473 011c 00000000 		.word	V_sys
 474 0120 00000000 		.word	supercap_ADC4
 475 0124 00000000 		.word	V_1V6
 476 0128 00000000 		.word	ADC4_12
 477 012c 00000000 		.word	FDCAN1_RXFilter
 478 0130 00000000 		.word	TxHeader
 479 0134 00000000 		.word	hfdcan1
 480              	.LBE7:
 481              		.cfi_endproc
 482              	.LFE333:
 484              		.global	data_packet
 485              		.section	.data.data_packet,"aw"
 486              		.align	2
 489              	data_packet:
 490 0000 CDCC8C3F 		.word	1066192077
 491 0004 CDCC0C40 		.word	1074580685
 492 0008 33335340 		.word	1079194419
 493 000c CDCC8C40 		.word	1082969293
 494 0010 0000B040 		.word	1085276160
 495 0014 3333D340 		.word	1087583027
 496 0018 6666F640 		.word	1089889894
 497 001c CDCC0C41 		.word	1091357901
 498 0020 0000807F 		.ascii	"\000\000\200\177"
 499              		.global	TIM3_AUTORELOAD_over100
 500              		.section	.bss.TIM3_AUTORELOAD_over100,"aw",%nobits
 501              		.align	2
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 22


 504              	TIM3_AUTORELOAD_over100:
 505 0000 00000000 		.space	4
 506              		.global	temp_counter
 507              		.section	.bss.temp_counter,"aw",%nobits
 508              		.align	1
 511              	temp_counter:
 512 0000 0000     		.space	2
 513              		.global	temp2
 514              		.section	.bss.temp2,"aw",%nobits
 515              		.align	2
 518              	temp2:
 519 0000 00000000 		.space	4
 520              		.global	CAP_STATE
 521              		.section	.bss.CAP_STATE,"aw",%nobits
 524              	CAP_STATE:
 525 0000 00       		.space	1
 526              		.global	PID_voltage_loop
 527              		.section	.bss.PID_voltage_loop,"aw",%nobits
 528              		.align	2
 531              	PID_voltage_loop:
 532 0000 00000000 		.space	28
 532      00000000 
 532      00000000 
 532      00000000 
 532      00000000 
 533              		.global	PID_7A_loop
 534              		.section	.bss.PID_7A_loop,"aw",%nobits
 535              		.align	2
 538              	PID_7A_loop:
 539 0000 00000000 		.space	28
 539      00000000 
 539      00000000 
 539      00000000 
 539      00000000 
 540              		.global	PID_n7A_loop
 541              		.section	.bss.PID_n7A_loop,"aw",%nobits
 542              		.align	2
 545              	PID_n7A_loop:
 546 0000 00000000 		.space	28
 546      00000000 
 546      00000000 
 546      00000000 
 546      00000000 
 547              		.global	PID_45W_loop
 548              		.section	.bss.PID_45W_loop,"aw",%nobits
 549              		.align	2
 552              	PID_45W_loop:
 553 0000 00000000 		.space	28
 553      00000000 
 553      00000000 
 553      00000000 
 553      00000000 
 554              		.global	C_left_kalman
 555              		.section	.data.C_left_kalman,"aw"
 556              		.align	2
 559              	C_left_kalman:
 560 0000 00000000 		.space	16
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 23


 560      00000000 
 560      00000000 
 560      00000000 
 561 0010 0000003F 		.word	1056964608
 562 0014 0000803F 		.word	1065353216
 563              		.global	ADC4_12
 564              		.section	.bss.ADC4_12,"aw",%nobits
 565              		.align	2
 568              	ADC4_12:
 569 0000 00000000 		.space	20
 569      00000000 
 569      00000000 
 569      00000000 
 569      00000000 
 570              		.global	V_1V6
 571              		.section	.bss.V_1V6,"aw",%nobits
 572              		.align	2
 575              	V_1V6:
 576 0000 00000000 		.space	20
 576      00000000 
 576      00000000 
 576      00000000 
 576      00000000 
 577              		.global	V_sys
 578              		.section	.bss.V_sys,"aw",%nobits
 579              		.align	2
 582              	V_sys:
 583 0000 00000000 		.space	20
 583      00000000 
 583      00000000 
 583      00000000 
 583      00000000 
 584              		.global	V_bat
 585              		.section	.bss.V_bat,"aw",%nobits
 586              		.align	2
 589              	V_bat:
 590 0000 00000000 		.space	20
 590      00000000 
 590      00000000 
 590      00000000 
 590      00000000 
 591              		.global	V_cap
 592              		.section	.bss.V_cap,"aw",%nobits
 593              		.align	2
 596              	V_cap:
 597 0000 00000000 		.space	20
 597      00000000 
 597      00000000 
 597      00000000 
 597      00000000 
 598              		.global	V_cap_op
 599              		.section	.bss.V_cap_op,"aw",%nobits
 600              		.align	2
 603              	V_cap_op:
 604 0000 00000000 		.space	20
 604      00000000 
 604      00000000 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 24


 604      00000000 
 604      00000000 
 605              		.global	V_sys_op
 606              		.section	.bss.V_sys_op,"aw",%nobits
 607              		.align	2
 610              	V_sys_op:
 611 0000 00000000 		.space	20
 611      00000000 
 611      00000000 
 611      00000000 
 611      00000000 
 612              		.global	C_right
 613              		.section	.bss.C_right,"aw",%nobits
 614              		.align	2
 617              	C_right:
 618 0000 00000000 		.space	20
 618      00000000 
 618      00000000 
 618      00000000 
 618      00000000 
 619              		.global	C_sys
 620              		.section	.bss.C_sys,"aw",%nobits
 621              		.align	2
 624              	C_sys:
 625 0000 00000000 		.space	20
 625      00000000 
 625      00000000 
 625      00000000 
 625      00000000 
 626              		.global	C_left
 627              		.section	.bss.C_left,"aw",%nobits
 628              		.align	2
 631              	C_left:
 632 0000 00000000 		.space	20
 632      00000000 
 632      00000000 
 632      00000000 
 632      00000000 
 633              		.global	supercap_ADC4
 634              		.section	.bss.supercap_ADC4,"aw",%nobits
 635              		.align	2
 638              	supercap_ADC4:
 639 0000 00000000 		.space	4
 640              		.global	supercap_ADC3
 641              		.section	.bss.supercap_ADC3,"aw",%nobits
 642              		.align	2
 645              	supercap_ADC3:
 646 0000 00000000 		.space	6
 646      0000
 647              		.global	supercap_ADC2
 648              		.section	.bss.supercap_ADC2,"aw",%nobits
 649              		.align	2
 652              	supercap_ADC2:
 653 0000 00000000 		.space	6
 653      0000
 654              		.global	supercap_ADC1
 655              		.section	.bss.supercap_ADC1,"aw",%nobits
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 25


 656              		.align	2
 659              	supercap_ADC1:
 660 0000 00000000 		.space	4
 661              		.text
 662              	.Letext0:
 663              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 664              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 665              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g473xx.h"
 666              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 667              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 668              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 669              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 670              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 671              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 672              		.file 13 "Core/Inc/fdcan.h"
 673              		.file 14 "Core/Inc/usart.h"
 674              		.file 15 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/lib/gcc/arm-none-eabi/1
 675              		.file 16 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 676              		.file 17 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 677              		.file 18 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 678              		.file 19 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 679              		.file 20 "Core/Inc/Kalman_Filter.h"
 680              		.file 21 "Core/Inc/supercap.h"
 681              		.file 22 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 682              		.file 23 "Core/Inc/tim.h"
 683              		.file 24 "Core/Inc/adc.h"
 684              		.file 25 "Core/Inc/dma.h"
 685              		.file 26 "Core/Inc/gpio.h"
 686              		.file 27 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 687              		.file 28 "<built-in>"
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:21     .text.fputc:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:27     .text.fputc:00000000 fputc
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:66     .text.fputc:0000001c $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:71     .text.Error_Handler:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:77     .text.Error_Handler:00000000 Error_Handler
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:109    .text.SystemClock_Config:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:115    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:236    .text.main:00000000 $t
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:242    .text.main:00000000 main
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:463    .text.main:000000f4 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:659    .bss.supercap_ADC1:00000000 supercap_ADC1
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:631    .bss.C_left:00000000 C_left
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:624    .bss.C_sys:00000000 C_sys
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:645    .bss.supercap_ADC3:00000000 supercap_ADC3
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:617    .bss.C_right:00000000 C_right
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:652    .bss.supercap_ADC2:00000000 supercap_ADC2
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:610    .bss.V_sys_op:00000000 V_sys_op
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:603    .bss.V_cap_op:00000000 V_cap_op
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:596    .bss.V_cap:00000000 V_cap
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:589    .bss.V_bat:00000000 V_bat
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:582    .bss.V_sys:00000000 V_sys
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:638    .bss.supercap_ADC4:00000000 supercap_ADC4
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:575    .bss.V_1V6:00000000 V_1V6
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:568    .bss.ADC4_12:00000000 ADC4_12
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:489    .data.data_packet:00000000 data_packet
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:486    .data.data_packet:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:504    .bss.TIM3_AUTORELOAD_over100:00000000 TIM3_AUTORELOAD_over100
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:501    .bss.TIM3_AUTORELOAD_over100:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:511    .bss.temp_counter:00000000 temp_counter
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:508    .bss.temp_counter:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:518    .bss.temp2:00000000 temp2
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:515    .bss.temp2:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:524    .bss.CAP_STATE:00000000 CAP_STATE
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:525    .bss.CAP_STATE:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:531    .bss.PID_voltage_loop:00000000 PID_voltage_loop
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:528    .bss.PID_voltage_loop:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:538    .bss.PID_7A_loop:00000000 PID_7A_loop
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:535    .bss.PID_7A_loop:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:545    .bss.PID_n7A_loop:00000000 PID_n7A_loop
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:542    .bss.PID_n7A_loop:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:552    .bss.PID_45W_loop:00000000 PID_45W_loop
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:549    .bss.PID_45W_loop:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:559    .data.C_left_kalman:00000000 C_left_kalman
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:556    .data.C_left_kalman:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:565    .bss.ADC4_12:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:572    .bss.V_1V6:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:579    .bss.V_sys:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:586    .bss.V_bat:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:593    .bss.V_cap:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:600    .bss.V_cap_op:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:607    .bss.V_sys_op:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:614    .bss.C_right:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:621    .bss.C_sys:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:628    .bss.C_left:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:635    .bss.supercap_ADC4:00000000 $d
ARM GAS  C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s 			page 27


C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:642    .bss.supercap_ADC3:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:649    .bss.supercap_ADC2:00000000 $d
C:\Users\purdu\AppData\Local\Temp\ccyyr3dp.s:656    .bss.supercap_ADC1:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart3
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_ADC2_Init
MX_TIM1_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_TIM3_Init
MX_TIM4_Init
MX_ADC4_Init
MX_FDCAN1_Init
MX_ADC5_Init
MX_ADC3_Init
MX_TIM2_Init
MX_TIM5_Init
HAL_FDCAN_ConfigFilter
HAL_FDCAN_Start
HAL_Delay
HAL_FDCAN_AddMessageToTxFifoQ
FDCAN1_RXFilter
TxHeader
hfdcan1
