###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        77085   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        58753   # Number of read row buffer hits
num_read_cmds                  =        77085   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18360   # Number of ACT commands
num_pre_cmds                   =        18338   # Number of PRE commands
num_ondemand_pres              =         5474   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6515071   # Cyles of rank active rank.0
rank_active_cycles.1           =      5920608   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3484929   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4079392   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        71792   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          217   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           33   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           46   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         4938   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        33601   # Read request latency (cycles)
read_latency[40-59]            =        15821   # Read request latency (cycles)
read_latency[60-79]            =        10387   # Read request latency (cycles)
read_latency[80-99]            =         4371   # Read request latency (cycles)
read_latency[100-119]          =         2814   # Read request latency (cycles)
read_latency[120-139]          =         1728   # Read request latency (cycles)
read_latency[140-159]          =          977   # Read request latency (cycles)
read_latency[160-179]          =          749   # Read request latency (cycles)
read_latency[180-199]          =          584   # Read request latency (cycles)
read_latency[200-]             =         6053   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.10807e+08   # Read energy
act_energy                     =   5.0233e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.67277e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.95811e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   4.0654e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.69446e+09   # Active standby energy rank.1
average_read_latency           =      85.2792   # Average read request latency (cycles)
average_interarrival           =      129.712   # Average request interarrival latency (cycles)
total_energy                   =  1.24564e+10   # Total energy (pJ)
average_power                  =      1245.64   # Average power (mW)
average_bandwidth              =     0.657792   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        71086   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        53924   # Number of read row buffer hits
num_read_cmds                  =        71086   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17199   # Number of ACT commands
num_pre_cmds                   =        17181   # Number of PRE commands
num_ondemand_pres              =         5271   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6183859   # Cyles of rank active rank.0
rank_active_cycles.1           =      6172272   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3816141   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3827728   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        65764   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          257   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           54   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           48   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           25   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         4887   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        32743   # Read request latency (cycles)
read_latency[40-59]            =        15223   # Read request latency (cycles)
read_latency[60-79]            =         9232   # Read request latency (cycles)
read_latency[80-99]            =         3501   # Read request latency (cycles)
read_latency[100-119]          =         2399   # Read request latency (cycles)
read_latency[120-139]          =         1453   # Read request latency (cycles)
read_latency[140-159]          =          735   # Read request latency (cycles)
read_latency[160-179]          =          595   # Read request latency (cycles)
read_latency[180-199]          =          454   # Read request latency (cycles)
read_latency[200-]             =         4751   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.86619e+08   # Read energy
act_energy                     =  4.70565e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83175e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.83731e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.85873e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.8515e+09   # Active standby energy rank.1
average_read_latency           =      72.0743   # Average read request latency (cycles)
average_interarrival           =      140.659   # Average request interarrival latency (cycles)
total_energy                   =  1.24176e+10   # Total energy (pJ)
average_power                  =      1241.76   # Average power (mW)
average_bandwidth              =     0.606601   # Average bandwidth
