# Computer Organization â€“ Final Project

## ğŸ§  Project Overview

This final project implements a pipelined CPU datapath with five major stages. We designed the architecture using Verilog and verified it with ModelSim simulations.

---

## ğŸ“Œ Datapath Diagram

Below is our final pipelined CPU datapath, covering instruction fetch, decode, execute, memory, and write-back stages:

![Datapath Diagram](./datapath.png)

> ğŸ“ _Please ensure the file `datapath.png` is uploaded to the GitHub repo for the image to render properly._

---

## ğŸ”§ Architecture Breakdown

### 1. Instruction Fetch (IF)
- Components: PC, ADD, Instruction Memory, PC MUX, Jump MUX, Branch AND gate, IF/ID register.
- Logic:
  - PC MUX decides between PC+4 and branch target.
  - Jump MUX handles jump operations.
  - AND gate checks whether a branch should be taken.

### 2. Instruction Decode (ID)
- Components: Register File, Branch Comparator, Sign Extend, Control Unit (pipelined), ID/EX register.
- Logic:
  - Branch comparator checks if RD1 == RD2.
  - Control unit decodes instruction and signals execution behavior.

### 3. Execute (EX)
- Components: ALU, Multiplier, HiLo register, ALU Control, EX/MEM register, 2-to-1 MUXs.
- Logic:
  - Chooses between register data and extended immediate via ALUSrc MUX.
  - Selects destination register via RegDst MUX.
  - Handles MULTU, MADDU with HiLo logic.

### 4. Memory (MEM)
- Components: Data Memory, MEM/WB register.
- Logic:
  - Reads or writes to memory based on control signals.

### 5. Write Back (WB)
- Components: 2-to-1 MUX, Register File.
- Logic:
  - Determines whether to write ALU or Memory output back to register.

### ALU
- **1-bit ALU**ï¼šæ”¯æ´ ANDã€ORã€ADDã€SUB ç­‰åŸºæœ¬é‹ç®—ã€‚
- **Full Adder**ï¼šç”± XORã€ANDã€OR gate å¯¦ç¾ã€‚
- **32-bit ALU**ï¼šä»¥ 32 å€‹ 1-bit ALU çµ„æˆï¼Œé€é `invert` æ§åˆ¶é‹ç®—ç‚ºåŠ æ³•æˆ–æ¸›æ³•ã€‚

### Multiplier
- å°‡ dataA å„²å­˜ç‚º multiplicandï¼ŒdataB ç‚º multiplierã€‚
- æ¯æ¬¡å¾ªç’°åˆ¤æ–·æœ€ä½ä½æ˜¯å¦ç‚º 1ï¼Œä¸¦åŸ·è¡Œç´¯åŠ èˆ‡ä½ç§»ï¼Œå…±é€²è¡Œ 32 æ¬¡é‹ç®—å¾Œè¼¸å‡ºä¹˜ç©ã€‚

### Shifter
- ä½¿ç”¨äº”å±¤ Barrel Shifterï¼Œæ¯å±¤æ ¹æ“šä½ç§»é‡ä½¿ç”¨ 2x1 MUX æ§åˆ¶ï¼Œå…±éœ€ 160 å€‹ MUXã€‚

### HiLo æš«å­˜å™¨
- æ¥æ”¶ä¹˜æ³•å™¨è¼¸å‡ºçµæœçš„ 64-bit æ•¸å€¼ï¼Œå°‡é«˜ 32 ä½è¼¸å‡ºè‡³ HiOutï¼Œä½ 32 ä½è¼¸å‡ºè‡³ LoOutã€‚

### MUX
- ä»¥ä¸‰å…ƒé‹ç®—å­å¯¦ç¾ï¼Œæ ¹æ“šæ§åˆ¶è¨Šè™Ÿé¸æ“‡è¼¸å‡ºä¾†æºã€‚

### ALU Control
- æ ¹æ“šæŒ‡ä»¤é¸æ“‡é‹ç®—æ¨¡çµ„ï¼ˆå¦‚ ALUã€ä¹˜æ³•å™¨ã€Shifter ç­‰ï¼‰ä¸¦ç”¢ç”Ÿå°æ‡‰æ§åˆ¶è¨Šè™Ÿã€‚

### TestBench
- å¾æª”æ¡ˆè®€å…¥æ¸¬è³‡ä¸¦é©—è­‰æ¨¡çµ„é‹ä½œæ˜¯å¦æ­£ç¢ºï¼Œé…åˆ ModelSim ç”¢å‡º Waveformã€‚

---

## âœ… Instruction Verification Examples

| Instruction         | Operation Check                                     |
|---------------------|-----------------------------------------------------|
| `add $s1, $s2, $s1` | 2 + 3 = 5 â†’ `$s1 = 5`                               |
| `sub $s2, $s0, $s2` | 3 - 1 = 2 â†’ `$s2 = 2`                               |
| `and $s1, $s0, $s2` | 5 & 1 = 1 â†’ `$s2 = 1`                               |
| `or $s2, $s0, $s2`  | 2 \| 1 = 3 â†’ `$s2 = 3`                              |
| `srl $s1, $s2, 1`   | 5 >> 1 = 2 â†’ `$s2 = 2`                              |
| `slt $s1, $s2, $s3` | 5 < 3 = 0 â†’ `$s3 = 0`                               |
| `addiu $s1, $s0, 1` | 5 + 1 = 6 â†’ `$s0 = 6`                               |
| `lw $s1, 0($t7)`    | Load memory â†’ `$s1 = mem[t7 + 0]`                   |
| `sw $zero, 24($s2)` | Store 0 â†’ `mem[s2 + 24] = 0`                        |
| `multu $s3, $s2`    | 0 * 2 = 0 â†’ `HiLo = 0`                              |
| `maddu $s2, $s3`    | 2 * 1 + HiLo = 2 â†’ `HiLo = 2`                       |
| `mfhi $s1`          | `$s1 = Hi`                                          |
| `mflo $s2`          | `$s2 = Lo`                                          |
| `j 7`               | Jump to PC = 28                                     |
| `beq $s1, $s2, 3`   | If $s1 == $s2 â†’ branch taken                        |

---

## ğŸ” Simulation Results

- All instruction behaviors verified in ModelSim.
- Waveform results matched expected register/memory updates.
- Pipeline registers confirmed correct data propagation.
