// Seed: 3035732141
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  assign id_3 = 1;
  module_2 modCall_1 ();
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  logic id_2,
    output logic id_3,
    output tri   id_4,
    output wor   id_5,
    input  tri   id_6
);
  initial id_3 <= -1'b0;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign id_3 = id_2;
endmodule
module module_2 ();
  wire id_2;
  assign id_1 = id_1;
  bit id_3;
  always begin : LABEL_0
    id_1 <= id_3;
  end : SymbolIdentifier
  wire id_4;
  id_5(
      .id_0("")
  );
endmodule
