Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 20 20:46:22 2025
| Host         : DESKTOP-224J6KP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            4 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              72 |           15 |
| Yes          | Yes                   | No                     |             128 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                                     Enable Signal                                    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | rx_UART/s_next                                                                       | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG | rx_UART/n_next                                                                       | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG | tx_UART/s_next                                                                       | rst_IBUF         |                2 |             10 |
|  clk_IBUF_BUFG | tx_UART/n_next                                                                       | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG |                                                                                      |                  |                5 |             16 |
|  clk_IBUF_BUFG | rx_UART/b_next                                                                       | rst_IBUF         |                2 |             16 |
|  clk_IBUF_BUFG | tx_UART/b_next                                                                       | rst_IBUF         |                1 |             16 |
|  clk_IBUF_BUFG |                                                                                      | rst_IBUF         |                7 |             24 |
|  clk_IBUF_BUFG | rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rst_IBUF         |                2 |             32 |
|  clk_IBUF_BUFG | rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rst_IBUF         |                4 |             32 |
|  clk_IBUF_BUFG | tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rst_IBUF         |                3 |             32 |
|  clk_IBUF_BUFG | tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rst_IBUF         |                4 |             32 |
+----------------+--------------------------------------------------------------------------------------+------------------+------------------+----------------+


