# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab3_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Copying C:/Apps/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Lab3.vo}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:21 on Oct 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Lab3.vo 
# -- Compiling module Lab3
# -- Compiling module hard_block
# 
# Top level modules:
# 	Lab3
# End time: 16:11:22 on Oct 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+Z:/COEN21/Lab\ 3/simulation/qsim {Z:/COEN21/Lab 3/simulation/qsim/Waveform.vwf.vt}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:11:22 on Oct 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/COEN21/Lab 3/simulation/qsim" Z:/COEN21/Lab 3/simulation/qsim/Waveform.vwf.vt 
# -- Compiling module Lab3_vlg_vec_tst
# 
# Top level modules:
# 	Lab3_vlg_vec_tst
# End time: 16:11:22 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  Lab3_vlg_vec_tst
# vsim -t 1ps -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" Lab3_vlg_vec_tst 
# Start time: 16:11:22 on Oct 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.Lab3_vlg_vec_tst(fast)
# Loading work.Lab3(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : Z:/COEN21/Lab 3/simulation/qsim/Waveform.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /Lab3_vlg_vec_tst
# 1
# Break in Module Lab3_vlg_vec_tst at Z:/COEN21/Lab 3/simulation/qsim/Waveform.vwf.vt line 45
# Causality operation skipped due to absence of debug database file
# End time: 16:14:28 on Oct 13,2022, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
