<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/samv7/chip/sam_mcan.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ae8aa93de34df8a2b24b403cfc5564c0.html">samv7</a></li><li class="navelem"><a class="el" href="dir_376aa7fd64909a9e291ecf4a80f1f2e9.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sam_mcan.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/samv7/chip/sam_mcan.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Controller Area Network (MCAN) definitions for the SAMV71</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Copyright (C) 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_SAMV7_CHIP_SAM_MCAN_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_SAMV7_CHIP_SAM_MCAN_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;chip/sam_memorymap.h&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* MCAN register offsets ****************************************************************/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                          <span class="comment">/* 0x0000-0x0004 Reserved */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SAM_MCAN_CUST_OFFSET       0x0008 </span><span class="comment">/* Customer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_FBTP_OFFSET       0x000c </span><span class="comment">/* Fast Bit Timing and Prescaler Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TEST_OFFSET       0x0010 </span><span class="comment">/* Test Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RWD_OFFSET        0x0014 </span><span class="comment">/* RAM Watchdog Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_CCCR_OFFSET       0x0018 </span><span class="comment">/* CC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_BTP_OFFSET        0x001c </span><span class="comment">/* Bit Timing and Prescaler Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TSCC_OFFSET       0x0020 </span><span class="comment">/* Timestamp Counter Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TSCV_OFFSET       0x0024 </span><span class="comment">/* Timestamp Counter Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TOCC_OFFSET       0x0028 </span><span class="comment">/* Timeout Counter Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TOCV_OFFSET       0x002c </span><span class="comment">/* Timeout Counter Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span>                                          <span class="comment">/* 0x0030-0x003c Reserved */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SAM_MCAN_ECR_OFFSET        0x0040 </span><span class="comment">/* Error Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_PSR_OFFSET        0x0044 </span><span class="comment">/* Protocol Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span>                                          <span class="comment">/* 0x0048-0x004c Reserved */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SAM_MCAN_IR_OFFSET         0x0050 </span><span class="comment">/* Interrupt Register*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_IE_OFFSET         0x0054 </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_ILS_OFFSET        0x0058 </span><span class="comment">/* Interrupt Line Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_ILE_OFFSET        0x005c </span><span class="comment">/* Interrupt Line Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span>                                          <span class="comment">/* 0x0060-0x007c Reserved */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SAM_MCAN_GFC_OFFSET        0x0080 </span><span class="comment">/* Global Filter Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_SIDFC_OFFSET      0x0084 </span><span class="comment">/* Standard ID Filter Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_XIDFC_OFFSET      0x0088 </span><span class="comment">/* Extended ID Filter Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span>                                          <span class="comment">/* 0x008c Reserved */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SAM_MCAN_XIDAM_OFFSET      0x0090 </span><span class="comment">/* Extended ID AND Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_HPMS_OFFSET       0x0094 </span><span class="comment">/* High Priority Message Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_NDAT1_OFFSET      0x0098 </span><span class="comment">/* New Data 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_NDAT2_OFFSET      0x009c </span><span class="comment">/* New Data 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXF0C_OFFSET      0x00a0 </span><span class="comment">/* Receive FIFO 0 Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXF0S_OFFSET      0x00a4 </span><span class="comment">/* Receive FIFO 0 Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXF0A_OFFSET      0x00a8 </span><span class="comment">/* Receive FIFO 0 Acknowledge Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXBC_OFFSET       0x00ac </span><span class="comment">/* Receive Rx Buffer Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXF1C_OFFSET      0x00b0 </span><span class="comment">/* Receive FIFO 1 Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXF1S_OFFSET      0x00b4 </span><span class="comment">/* Receive FIFO 1 Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXF1A_OFFSET      0x00b8 </span><span class="comment">/* Receive FIFO 1 Acknowledge Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_RXESC_OFFSET      0x00bc </span><span class="comment">/* Receive Buffer / FIFO Element Size Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBC_OFFSET       0x00c0 </span><span class="comment">/* Transmit Buffer Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXFQS_OFFSET      0x00c4 </span><span class="comment">/* Transmit FIFO/Queue Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXESC_OFFSET      0x00c8 </span><span class="comment">/* Transmit Buffer Element Size Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBRP_OFFSET      0x00cc </span><span class="comment">/* Transmit Buffer Request Pending Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBAR_OFFSET      0x00d0 </span><span class="comment">/* Transmit Buffer Add Request Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBCR_OFFSET      0x00d4 </span><span class="comment">/* Transmit Buffer Cancellation Request Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBTO_OFFSET      0x00d8 </span><span class="comment">/* Transmit Buffer Transmission Occurred Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBCF_OFFSET      0x00dc </span><span class="comment">/* Transmit Buffer Cancellation Finished Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBTIE_OFFSET     0x00e0 </span><span class="comment">/* Transmit Buffer Transmission Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXBCIE_OFFSET     0x00e4 </span><span class="comment">/* Transmit Buffer Cancellation Finished Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span>                                          <span class="comment">/* 0x00e8-0x00ec Reserved */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SAM_MCAN_TXEFC_OFFSET      0x00f0 </span><span class="comment">/* Transmit Event FIFO Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXEFS_OFFSET      0x00f4 </span><span class="comment">/* Transmit Event FIFO Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN_TXEFA_OFFSET      0x00f8 </span><span class="comment">/* Transmit Event FIFO Acknowledge Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span>                                          <span class="comment">/* 0x00fc Reserved */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* MCAN register addresses **************************************************************/</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SAM_MCAN0_CUST             (SAM_MCAN0_BASE+SAM_MCAN_CUST_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_FBTP             (SAM_MCAN0_BASE+SAM_MCAN_FBTP_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TEST             (SAM_MCAN0_BASE+SAM_MCAN_TEST_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RWD              (SAM_MCAN0_BASE+SAM_MCAN_RWD_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_CCCR             (SAM_MCAN0_BASE+SAM_MCAN_CCCR_OFFSET)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_BTP              (SAM_MCAN0_BASE+SAM_MCAN_BTP_OFFSET)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TSCC             (SAM_MCAN0_BASE+SAM_MCAN_TSCC_OFFSET)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TSCV             (SAM_MCAN0_BASE+SAM_MCAN_TSCV_OFFSET)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TOCC             (SAM_MCAN0_BASE+SAM_MCAN_TOCC_OFFSET)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TOCV             (SAM_MCAN0_BASE+SAM_MCAN_TOCV_OFFSET)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_ECR              (SAM_MCAN0_BASE+SAM_MCAN_ECR_OFFSET)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_PSR              (SAM_MCAN0_BASE+SAM_MCAN_PSR_OFFSET)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_IR               (SAM_MCAN0_BASE+SAM_MCAN_IR_OFFSET)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_IE               (SAM_MCAN0_BASE+SAM_MCAN_IE_OFFSET)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_ILS              (SAM_MCAN0_BASE+SAM_MCAN_ILS_OFFSET)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_ILE              (SAM_MCAN0_BASE+SAM_MCAN_ILE_OFFSET)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_GFC              (SAM_MCAN0_BASE+SAM_MCAN_GFC_OFFSET)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_SIDFC            (SAM_MCAN0_BASE+SAM_MCAN_SIDFC_OFFSET)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_XIDFC            (SAM_MCAN0_BASE+SAM_MCAN_XIDFC_OFFSET)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_XIDAM            (SAM_MCAN0_BASE+SAM_MCAN_XIDAM_OFFSET)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_HPMS             (SAM_MCAN0_BASE+SAM_MCAN_HPMS_OFFSET)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_NDAT1            (SAM_MCAN0_BASE+SAM_MCAN_NDAT1_OFFSET)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_NDAT2            (SAM_MCAN0_BASE+SAM_MCAN_NDAT2_OFFSET)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXF0C            (SAM_MCAN0_BASE+SAM_MCAN_RXF0C_OFFSET)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXF0S            (SAM_MCAN0_BASE+SAM_MCAN_RXF0S_OFFSET)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXF0A            (SAM_MCAN0_BASE+SAM_MCAN_RXF0A_OFFSET)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXBC             (SAM_MCAN0_BASE+SAM_MCAN_RXBC_OFFSET)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXF1C            (SAM_MCAN0_BASE+SAM_MCAN_RXF1C_OFFSET)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXF1S            (SAM_MCAN0_BASE+SAM_MCAN_RXF1S_OFFSET)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXF1A            (SAM_MCAN0_BASE+SAM_MCAN_RXF1A_OFFSET)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_RXESC            (SAM_MCAN0_BASE+SAM_MCAN_RXESC_OFFSET)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBC             (SAM_MCAN0_BASE+SAM_MCAN_TXBC_OFFSET)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXFQS            (SAM_MCAN0_BASE+SAM_MCAN_TXFQS_OFFSET)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXESC            (SAM_MCAN0_BASE+SAM_MCAN_TXESC_OFFSET)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBRP            (SAM_MCAN0_BASE+SAM_MCAN_TXBRP_OFFSET)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBAR            (SAM_MCAN0_BASE+SAM_MCAN_TXBAR_OFFSET)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBCR            (SAM_MCAN0_BASE+SAM_MCAN_TXBCR_OFFSET)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBTO            (SAM_MCAN0_BASE+SAM_MCAN_TXBTO_OFFSET)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBCF            (SAM_MCAN0_BASE+SAM_MCAN_TXBCF_OFFSET)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBTIE           (SAM_MCAN0_BASE+SAM_MCAN_TXBTIE_OFFSET)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXBCIE           (SAM_MCAN0_BASE+SAM_MCAN_TXBCIE_OFFSET)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXEFC            (SAM_MCAN0_BASE+SAM_MCAN_TXEFC_OFFSET)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXEFS            (SAM_MCAN0_BASE+SAM_MCAN_TXEFS_OFFSET)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN0_TXEFA            (SAM_MCAN0_BASE+SAM_MCAN_TXEFA_OFFSET)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SAM_MCAN1_CUST             (SAM_MCAN1_BASE+SAM_MCAN_CUST_OFFSET)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_FBTP             (SAM_MCAN1_BASE+SAM_MCAN_FBTP_OFFSET)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TEST             (SAM_MCAN1_BASE+SAM_MCAN_TEST_OFFSET)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RWD              (SAM_MCAN1_BASE+SAM_MCAN_RWD_OFFSET)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_CCCR             (SAM_MCAN1_BASE+SAM_MCAN_CCCR_OFFSET)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_BTP              (SAM_MCAN1_BASE+SAM_MCAN_BTP_OFFSET)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TSCC             (SAM_MCAN1_BASE+SAM_MCAN_TSCC_OFFSET)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TSCV             (SAM_MCAN1_BASE+SAM_MCAN_TSCV_OFFSET)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TOCC             (SAM_MCAN1_BASE+SAM_MCAN_TOCC_OFFSET)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TOCV             (SAM_MCAN1_BASE+SAM_MCAN_TOCV_OFFSET)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_ECR              (SAM_MCAN1_BASE+SAM_MCAN_ECR_OFFSET)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_PSR              (SAM_MCAN1_BASE+SAM_MCAN_PSR_OFFSET)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_IR               (SAM_MCAN1_BASE+SAM_MCAN_IR_OFFSET)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_IE               (SAM_MCAN1_BASE+SAM_MCAN_IE_OFFSET)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_ILS              (SAM_MCAN1_BASE+SAM_MCAN_ILS_OFFSET)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_ILE              (SAM_MCAN1_BASE+SAM_MCAN_ILE_OFFSET)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_GFC              (SAM_MCAN1_BASE+SAM_MCAN_GFC_OFFSET)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_SIDFC            (SAM_MCAN1_BASE+SAM_MCAN_SIDFC_OFFSET)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_XIDFC            (SAM_MCAN1_BASE+SAM_MCAN_XIDFC_OFFSET)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_XIDAM            (SAM_MCAN1_BASE+SAM_MCAN_XIDAM_OFFSET)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_HPMS             (SAM_MCAN1_BASE+SAM_MCAN_HPMS_OFFSET)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_NDAT1            (SAM_MCAN1_BASE+SAM_MCAN_NDAT1_OFFSET)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_NDAT2            (SAM_MCAN1_BASE+SAM_MCAN_NDAT2_OFFSET)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXF0C            (SAM_MCAN1_BASE+SAM_MCAN_RXF0C_OFFSET)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXF0S            (SAM_MCAN1_BASE+SAM_MCAN_RXF0S_OFFSET)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXF0A            (SAM_MCAN1_BASE+SAM_MCAN_RXF0A_OFFSET)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXBC             (SAM_MCAN1_BASE+SAM_MCAN_RXBC_OFFSET)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXF1C            (SAM_MCAN1_BASE+SAM_MCAN_RXF1C_OFFSET)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXF1S            (SAM_MCAN1_BASE+SAM_MCAN_RXF1S_OFFSET)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXF1A            (SAM_MCAN1_BASE+SAM_MCAN_RXF1A_OFFSET)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_RXESC            (SAM_MCAN1_BASE+SAM_MCAN_RXESC_OFFSET)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBC             (SAM_MCAN1_BASE+SAM_MCAN_TXBC_OFFSET)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXFQS            (SAM_MCAN1_BASE+SAM_MCAN_TXFQS_OFFSET)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXESC            (SAM_MCAN1_BASE+SAM_MCAN_TXESC_OFFSET)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBRP            (SAM_MCAN1_BASE+SAM_MCAN_TXBRP_OFFSET)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBAR            (SAM_MCAN1_BASE+SAM_MCAN_TXBAR_OFFSET)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBCR            (SAM_MCAN1_BASE+SAM_MCAN_TXBCR_OFFSET)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBTO            (SAM_MCAN1_BASE+SAM_MCAN_TXBTO_OFFSET)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBCF            (SAM_MCAN1_BASE+SAM_MCAN_TXBCF_OFFSET)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBTIE           (SAM_MCAN1_BASE+SAM_MCAN_TXBTIE_OFFSET)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXBCIE           (SAM_MCAN1_BASE+SAM_MCAN_TXBCIE_OFFSET)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXEFC            (SAM_MCAN1_BASE+SAM_MCAN_TXEFC_OFFSET)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXEFS            (SAM_MCAN1_BASE+SAM_MCAN_TXEFS_OFFSET)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SAM_MCAN1_TXEFA            (SAM_MCAN1_BASE+SAM_MCAN_TXEFA_OFFSET)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* MCAN register bit definitions ********************************************************/</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* Customer Register (32-bit value)*/</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* Fast Bit Timing and Prescaler Register */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define MCAN_FBTP_FSJW_SHIFT       (0)       </span><span class="comment">/* Bits 0-1: Fast (Re) Synchronization Jump Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FSJW_MASK        (3 &lt;&lt; MCAN_FBTP_FSJW_SHIFT)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_FBTP_FSJW(n)        ((uint32_t)(n) &lt;&lt; MCAN_FBTP_FSJW_SHIFT)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG2_SHIFT     (4)       </span><span class="comment">/* Bits 4-6: Fast Time Segment After Sample Point */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG2_MASK      (7 &lt;&lt; MCAN_FBTP_FTSEG2_SHIFT)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_FBTP_FTSEG2(n)      ((uint32_t)(n) &lt;&lt; MCAN_FBTP_FTSEG2_SHIFT)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG1_SHIFT     (8)       </span><span class="comment">/* Bits 8-11: Fast Time Segment Before Sample Point */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FTSEG1_MASK      (15 &lt;&lt; MCAN_FBTP_FTSEG1_SHIFT)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_FBTP_FTSEG1(n)      ((uint32_t)(n) &lt;&lt; MCAN_FBTP_FTSEG1_SHIFT)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FBRP_SHIFT       (16)      </span><span class="comment">/* Bits 16-20: Fast Baud Rate Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_FBRP_MASK        (31 &lt;&lt; MCAN_FBTP_FBRP_SHIFT)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_FBTP_FBRP(n)        ((uint32_t)(n) &lt;&lt; MCAN_FBTP_FBRP_SHIFT)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_TDC              (1 &lt;&lt; 23) </span><span class="comment">/* Bit: 23: Transceiver Delay Compensation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_TDCO_SHIFT       (24)      </span><span class="comment">/* Bits 24-28: Transceiver Delay Compensation Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_FBTP_TDCO_MASK        (31 &lt;&lt; MCAN_FBTP_TDC_SHIFT)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_FBTP_TDCO(n)        ((uint32_t)(n) &lt;&lt; MCAN_FBTP_TDC_SHIFT)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Test Register */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define MCAN_TEST_LBCK             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Loop Back Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TEST_TX_SHIFT         (5)       </span><span class="comment">/* Bits 5-6: Control of Transmit Pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TEST_TX_MASK          (3 &lt;&lt; MCAN_TEST_TX_SHIFT)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TEST_TX_RESET       (0 &lt;&lt; MCAN_TEST_TX_SHIFT) </span><span class="comment">/* Reset value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TEST_TX_SPMON       (1 &lt;&lt; MCAN_TEST_TX_SHIFT) </span><span class="comment">/* Sample Point can be monitored at CANTX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TEST_TX_DOMINANT    (2 &lt;&lt; MCAN_TEST_TX_SHIFT) </span><span class="comment">/* Dominant (0) level at CANTX. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TEST_TX_RECESSIVE   (3 &lt;&lt; MCAN_TEST_TX_SHIFT) </span><span class="comment">/* Recessive (1) at CANTX. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TEST_RX               (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Receive Pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TEST_TDCV_SHIFT       (8)       </span><span class="comment">/* Bits 8-13: Transceiver Delay Compensation Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TEST_TDCV_MASK        (0x3f &lt;&lt; MCAN_TEST_TDCV_SHIFT)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TEST_TDCV(n)        ((uint32_t)(n) &lt;&lt; MCAN_TEST_TDCV_SHIFT)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* RAM Watchdog Register */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define MCAN_RWD_WDC_SHIFT         (0)       </span><span class="comment">/* Bits 0-7: Watchdog Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RWD_WDC_MASK          (0xff &lt;&lt; MCAN_RWD_WDC_SHIFT)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RWD_WDC(n)          ((uint32_t)(n) &lt;&lt; MCAN_RWD_WDC_SHIFT)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RWD_WDV_SHIFT         (8)       </span><span class="comment">/* Bits 8-15: Watchdog Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RWD_WDV_MASK          (0xff &lt;&lt; MCAN_RWD_WDV_SHIFT)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RWD_WDV(n)          ((uint32_t)(n) &lt;&lt; MCAN_RWD_WDV_SHIFT)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* CC Control Register */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define MCAN_CCCR_INIT             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Initialization */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CCE              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Configuration Change Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_ASM              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Restricted Operation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CSA              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Clock Stop Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CSR              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Clock Stop Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_MON              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Bus Monitoring Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_DAR              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Disable Automatic Retransmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_TEST             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Test Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CME_SHIFT        (8)       </span><span class="comment">/* Bits 8-9: CAN Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CME_MASK         (3 &lt;&lt; MCAN_CCCR_CME_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_CCCR_CME_ISO11898_1 (0 &lt;&lt; MCAN_CCCR_CME_SHIFT) </span><span class="comment">/* CAN operation according to ISO11898-1 enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_CCCR_CME_FD         (1 &lt;&lt; MCAN_CCCR_CME_SHIFT) </span><span class="comment">/* CAN FD operation enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_CCCR_CME_FD_BSW     (2 &lt;&lt; MCAN_CCCR_CME_SHIFT) </span><span class="comment">/* CAN FD operation with bit rate switching enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CMR_SHIFT        (10)      </span><span class="comment">/* Bits 10-11: CAN Mode Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_CMR_MASK         (3 &lt;&lt; MCAN_CCCR_CMR_SHIFT)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_CCCR_CMR_NOCHG      (0 &lt;&lt; MCAN_CCCR_CMR_SHIFT) </span><span class="comment">/* No mode change */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_CCCR_CMR_FD         (1 &lt;&lt; MCAN_CCCR_CMR_SHIFT) </span><span class="comment">/* Request CAN FD operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_CCCR_CMR_FD_BSW     (2 &lt;&lt; MCAN_CCCR_CMR_SHIFT) </span><span class="comment">/* Request CAN FD operation with bit rate switching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_CCCR_CMR_ISO11898_1 (3 &lt;&lt; MCAN_CCCR_CMR_SHIFT) </span><span class="comment">/* Request CAN operation according ISO11898-1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_FDO              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: CAN FD Operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_FDBS             (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: CAN FD Bit Rate Switching */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_CCCR_TXP              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Transmit Pause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* Bit Timing and Prescaler Register */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define MCAN_BTP_SJW_SHIFT         (0)       </span><span class="comment">/* Bits 0-3: (Re) Synchronization Jump Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_SJW_MASK          (15 &lt;&lt; MCAN_BTP_SJW_SHIFT)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_BTP_SJW(n)          ((uint32_t)(n) &lt;&lt; MCAN_BTP_SJW_SHIFT)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG2_SHIFT       (4)       </span><span class="comment">/* Bits 4-7: Time Segment After Sample Point */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG2_MASK        (15 &lt;&lt; MCAN_BTP_TSEG2_SHIFT)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_BTP_TSEG2(n)        ((uint32_t)(n) &lt;&lt; MCAN_BTP_TSEG2_SHIFT)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG1_SHIFT       (8)       </span><span class="comment">/* Bits 8-13: Time Segment Before Sample Point */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_TSEG1_MASK        (0x3f &lt;&lt; MCAN_BTP_TSEG1_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_BTP_TSEG1(n)        ((uint32_t)(n) &lt;&lt; MCAN_BTP_TSEG1_SHIFT)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_BRP_SHIFT         (16)      </span><span class="comment">/* Bits 16-25: Baud Rate Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_BTP_BRP_MASK          (0x3ff &lt;&lt; MCAN_BTP_BRP_SHIFT)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_BTP_BRP(n)          ((uint32_t)(n) &lt;&lt; MCAN_BTP_BRP_SHIFT)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* Timestamp Counter Configuration Register */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define MCAN_TSCC_TSS_SHIFT        (0)       </span><span class="comment">/* Bits 0-1: Timestamp Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TSCC_TSS_MASK         (3 &lt;&lt; MCAN_TSCC_TSS_SHIFT)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TSCC_TSS_ ZERO      (0 &lt;&lt; MCAN_TSCC_TSS_SHIFT) </span><span class="comment">/* Timestamp counter value always 0x0000 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TSCC_TSS_TCP_INC    (1 &lt;&lt; MCAN_TSCC_TSS_SHIFT) </span><span class="comment">/* Timestamp counter value incremented according to TCP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TSCC_TSS_EXT_TS     (2 &lt;&lt; MCAN_TSCC_TSS_SHIFT) </span><span class="comment">/* External timestamp counter value used */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TSCC_TCP_SHIFT        (16)      </span><span class="comment">/* Bits 16-19: Timestamp Counter Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TSCC_TCP_MASK         (15 &lt;&lt; MCAN_TSCC_TCP_SHIFT)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TSCC_TCP(n)         ((uint32_t)(n) &lt;&lt; MCAN_TSCC_TCP_SHIFT)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* Timestamp Counter Value Register */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define MCAN_TSCV_MASK             0x0000ffff </span><span class="comment">/* Timestamp counter mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/* Timeout Counter Configuration Register */</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define MCAN_TOCC_ETOC             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Enable Timeout Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TOCC_TOS_SHIFT        (1)       </span><span class="comment">/* Bits 1-2: Timeout Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TOCC_TOS_MASK         (3 &lt;&lt; MCAN_TOCC_TOS_SHIFT)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TOCC_TOS_CONTINUOUS   (0 &lt;&lt; MCAN_TOCC_TOS_SHIFT) </span><span class="comment">/* Continuous operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TOCC_TOS_TX_TIMEOUT   (1 &lt;&lt; MCAN_TOCC_TOS_SHIFT) </span><span class="comment">/* Timeout controlled by Tx Event FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TOCC_TOS_RX0_TIMEOUT  (2 &lt;&lt; MCAN_TOCC_TOS_SHIFT) </span><span class="comment">/* Timeout controlled by Receive FIFO 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TOCC_TOS_RX1_TIMEOUT  (3 &lt;&lt; MCAN_TOCC_TOS_SHIFT) </span><span class="comment">/* Timeout controlled by Receive FIFO 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TOCC_TOP_SHIFT        (16)      </span><span class="comment">/* Bits 16-31: Timeout Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TOCC_TOP_MASK         (0xffff &lt;&lt; MCAN_TOCC_TOP_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TOCC_TOP(n)         ((uint32_t)(n) &lt;&lt; MCAN_TOCC_TOP_SHIFT)</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Timeout Counter Value Register */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define MCAN_TOCV_MASK             0x0000ffff </span><span class="comment">/* Timeout counter mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* Error Counter Register */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define MCAN_ECR_TEC_SHIFT         (0)       </span><span class="comment">/* Bits 0-7: Transmit Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_TEC_MASK          (0xff &lt;&lt; MCAN_ECR_TEC_SHIFT)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_ECR_TEC(n)          ((uint32_t)(n) &lt;&lt; MCAN_ECR_TEC_SHIFT)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_REC_SHIFT         (8)       </span><span class="comment">/* Bits 8-14: Receive Error Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_REC_MASK          (0x7f &lt;&lt; MCAN_ECR_REC_SHIFT)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_ECR_REC(n)          ((uint32_t)(n) &lt;&lt; MCAN_ECR_REC_SHIFT)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_RP                (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Receive Error Passive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_CEL_SHIFT         (16)      </span><span class="comment">/* Bits 16-23: CAN Error Logging */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_ECR_CEL_MASK          (0xff &lt;&lt; MCAN_ECR_CEL_SHIFT)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_ECR_CEL(n)          ((uint32_t)(n) &lt;&lt; MCAN_ECR_CEL_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* Protocol Status Register */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* Error codes */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define MCAN_PSR_EC_NO_ERROR       (0)       </span><span class="comment">/* No error occurred since LEC has been reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EC_STUFF_ERROR    (1)       </span><span class="comment">/* More than 5 equal bits in a sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EC_FORM_ERROR     (2)       </span><span class="comment">/* Part of a received frame has wrong format */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EC_ACK_ERROR      (3)       </span><span class="comment">/* Message not acknowledged by another node */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EC_BIT1_ERROR     (4)       </span><span class="comment">/* Send with recessive level, but bus value was dominant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EC_BIT0_ERROR     (5)       </span><span class="comment">/* Send with dominant level, but bus value was recessive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EC_CRC_ERROR      (6)       </span><span class="comment">/* CRC received message incorrect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EC_NO_CHANGE      (7)       </span><span class="comment">/* No CAN bus event was detected since last read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define MCAN_PSR_LEC_SHIFT         (0)       </span><span class="comment">/* Bits 0-2: Last Error Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_LEC_MASK          (7 &lt;&lt; MCAN_PSR_LEC_SHIFT)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_PSR_LEC(n)          ((uint32_t)(n) &lt;&lt; MCAN_PSR_LEC_SHIFT) </span><span class="comment">/* See error codes above */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_ACT_SHIFT         (3)       </span><span class="comment">/* Bits 3-4: Activity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_ACT_MASK          (3 &lt;&lt; MCAN_PSR_ACT_SHIFT)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_PSR_ACT_SYNCHING    (0 &lt;&lt; MCAN_PSR_ACT_SHIFT) </span><span class="comment">/* Node is synchronizing on CAN communication */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_PSR_ACT_IDLE        (1 &lt;&lt; MCAN_PSR_ACT_SHIFT) </span><span class="comment">/* Node is neither receiver nor transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_PSR_ACT_RECEIVER    (2 &lt;&lt; MCAN_PSR_ACT_SHIFT) </span><span class="comment">/* Node is operating as receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_PSR_ACT_TRANSMITTER (3 &lt;&lt; MCAN_PSR_ACT_SHIFT) </span><span class="comment">/* Node is operating as transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EP                (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Error Passive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_EW                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Warning Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_BO                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Bus_Off Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_FLEC_SHIFT        (8)       </span><span class="comment">/* Bits 8-10: Fast Last Error Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_FLEC_MASK         (7 &lt;&lt; MCAN_PSR_FLEC_SHIFT)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_PSR_FLEC(n)         ((uint32_t)(n) &lt;&lt; MCAN_PSR_FLEC_SHIFT) </span><span class="comment">/* See error codes above */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_RESI              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: ESI Flag of Last Received CAN FD Message */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_RBRS              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: BRS Flag of Last Received CAN FD Message */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_PSR_REDL              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Received a CAN FD Message */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* Common bit definitions for Interrupt Register, Interrupt Enable Register, Interrupt</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * Line Select Register</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define MCAN_INT_RF0N              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Receive FIFO 0 New Message */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_RF0W              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Receive FIFO 0 Watermark Reached */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_RF0F              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Receive FIFO 0 Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_RF0L              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Receive FIFO 0 Message Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_RF1N              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Receive FIFO 1 New Message */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_RF1W              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Receive FIFO 1 Watermark Reached */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_RF1F              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Receive FIFO 1 Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_RF1L              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Receive FIFO 1 Message Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_HPM               (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  High Priority Message Received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TC                (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Transmission Completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TCF               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Transmission Cancellation Finished */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TFE               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Tx FIFO Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TEFN              (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Tx Event FIFO New Entry */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TEFW              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Tx Event FIFO Watermark Reached */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TEFF              (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Tx Event FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TEFL              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Tx Event FIFO Element Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TSW               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timestamp Wraparound */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_MRAF              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Message RAM Access Failure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_TOO               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timeout Occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_DRX               (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Message stored to Dedicated Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_ELO               (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Error Logging Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_EP                (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Error Passive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_EW                (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Warning Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_BO                (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Bus_Off Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_WDI               (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Watchdog Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_CRCE              (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Receive CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_BE                (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_ACKE              (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Acknowledge Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_FOE               (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Format Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_INT_STE               (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Stuff Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define MCAN_INT_ALL               (0xffcfffff)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* Interrupt Line Enable Register */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define MCAN_ILE_EINT0             (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Enable Interrupt Line 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_ILE_EINT1             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Enable Interrupt Line 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* Global Filter Configuration Register */</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define MCAN_GFC_RRFE              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Reject Remote Frames Extended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_GFC_RRFS              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Reject Remote Frames Standard */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_GFC_ANFE_SHIFT        (2)       </span><span class="comment">/* Bits 2-3: Accept Non-matching Frames Extended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_GFC_ANFE_MASK         (3 &lt;&lt; MCAN_GFC_ANFE_SHIFT)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_GFC_ANFE_RX_FIFO0   (0 &lt;&lt; MCAN_GFC_ANFE_SHIFT) </span><span class="comment">/* Message stored in Receive FIFO 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_GFC_ANFE_RX_FIFO1   (1 &lt;&lt; MCAN_GFC_ANFE_SHIFT) </span><span class="comment">/* Message stored in Receive FIFO 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_GFC_ANFE_REJECTED   (2 &lt;&lt; MCAN_GFC_ANFE_SHIFT) </span><span class="comment">/* 2-3 Message rejected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_GFC_ANFS_SHIFT        (4)       </span><span class="comment">/* Bits 4-5: Accept Non-matching Frames Standard */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_GFC_ANFS_MASK         (3 &lt;&lt; MCAN_GFC_ANFS_SHIFT)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_GFC_ANFS_RX_FIFO0   (0 &lt;&lt; MCAN_GFC_ANFS_SHIFT) </span><span class="comment">/* Message stored in Receive FIFO 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_GFC_ANFS_RX_FIFO1   (1 &lt;&lt; MCAN_GFC_ANFS_SHIFT) </span><span class="comment">/* Message stored in Receive FIFO 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_GFC_ANFS_REJECTED   (2 &lt;&lt; MCAN_GFC_ANFS_SHIFT) </span><span class="comment">/* 2-3 Message rejected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* Standard ID Filter Configuration Register */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define MCAN_SIDFC_FLSSA_SHIFT     (2)       </span><span class="comment">/* Bits 2-15: Filter List Standard Start Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_SIDFC_FLSSA_MASK      (0x3fff &lt;&lt; MCAN_SIDFC_FLSSA_SHIFT)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_SIDFC_FLSSA(n)      ((uint32_t)(n) &lt;&lt; MCAN_SIDFC_FLSSA_SHIFT)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_SIDFC_LSS_SHIFT       (16)      </span><span class="comment">/* Bits 16-23: List Size Standard */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_SIDFC_LSS_MASK        (0xff &lt;&lt; MCAN_SIDFC_LSS_SHIFT)</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_SIDFC_LSS(n)        ((uint32_t)(n) &lt;&lt; MCAN_SIDFC_LSS_SHIFT)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Extended ID Filter Configuration Register */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define MCAN_XIDFC_FLESA_SHIFT     (2)       </span><span class="comment">/* Bits 2-15: Filter List Extended Start Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_XIDFC_FLESA_MASK      (0x3fff &lt;&lt; MCAN_XIDFC_FLESA_SHIFT)</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_XIDFC_FLESA(n)      ((uint32_t)(n) &lt;&lt; MCAN_XIDFC_FLESA_SHIFT)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_XIDFC_LSE_SHIFT       (16)      </span><span class="comment">/* Bits 16-22: List Size Extended */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_XIDFC_LSE_MASK        (0x7f &lt;&lt; MCAN_XIDFC_LSE_SHIFT)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_XIDFC_LSE(n)        ((uint32_t)(n) &lt;&lt; MCAN_XIDFC_LSE_SHIFT)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* Extended ID AND Mask Register */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define MCAN_XIDAM_MASK            0x1fffffff </span><span class="comment">/* Extended ID mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* High Priority Message Status Register */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define MCAN_HPMS_BIDX_SHIFT       (0)       </span><span class="comment">/* Bits 0-5: Buffer Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_BIDX_MASK        (0x3f &lt;&lt; MCAN_HPMS_BIDX_SHIFT)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_HPMS_BIDX(n)        ((uint32_t)(n) &lt;&lt; MCAN_HPMS_BIDX_SHIFT)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_MSI_SHIFT        (6)       </span><span class="comment">/* Bits 6-7: Message Storage Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_MSI_MASK         (3 &lt;&lt; MCAN_HPMS_MSI_SHIFT)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_HPMS_MSI_NOFIFO     (0 &lt;&lt; MCAN_HPMS_MSI_SHIFT) </span><span class="comment">/* No FIFO selected. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_HPMS_MSI_LOST       (1 &lt;&lt; MCAN_HPMS_MSI_SHIFT) </span><span class="comment">/* FIFO message. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_HPMS_MSI_FIFO0      (2 &lt;&lt; MCAN_HPMS_MSI_SHIFT) </span><span class="comment">/* Message stored in FIFO 0. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_HPMS_MSI_FIFO1      (3 &lt;&lt; MCAN_HPMS_MSI_SHIFT) </span><span class="comment">/* Message stored in FIFO 1. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_FIDX_SHIFT       (8)       </span><span class="comment">/* Bits 8-14: Filter Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_FIDX_MASK        (0x7f &lt;&lt; MCAN_HPMS_FIDX_SHIFT)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_HPMS_FIDX(n)        ((uint32_t)(n) &lt;&lt; MCAN_HPMS_FIDX_SHIFT)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_HPMS_FLST             (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Filter List */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* New Data 1 Register */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define MCAN_NDAT1(n)              (1 &lt;&lt; (n)) </span><span class="comment">/* New data for buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* New Data 2 Register */</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define MCAN_NDAT2(n)              (1 &lt;&lt; ((n)-32)) </span><span class="comment">/* New data for buffer n, n=32-63 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* Receive FIFO 0 Configuration Register */</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define MCAN_RXF0C_F0SA_SHIFT      (2)       </span><span class="comment">/* Bits 2-15: Receive FIFO 0 Start Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0SA_MASK       (0x3fff &lt;&lt; MCAN_RXF0C_F0SA_SHIFT)</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF0C_F0SA(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF0C_F0SA_SHIFT)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0S_SHIFT       (16)      </span><span class="comment">/* Bits 16-22: Receive FIFO 0 Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0S_MASK        (0x7f &lt;&lt; MCAN_RXF0C_F0S_SHIFT)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF0C_F0S(n)        ((uint32_t)(n) &lt;&lt; MCAN_RXF0C_F0S_SHIFT)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0WM_SHIFT      (24)      </span><span class="comment">/* Bits 24-30: Receive FIFO 0 Watermark */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0WM_MASK       (0x7f &lt;&lt; MCAN_RXF0C_F0WM_SHIFT)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF0C_F0WM(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF0C_F0WM_SHIFT)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0C_F0OM            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: FIFO 0 Operation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* Receive FIFO 0 Status Register */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define MCAN_RXF0S_F0FL_SHIFT      (0)       </span><span class="comment">/* Bits 0-6: Receive FIFO 0 Fill Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0FL_MASK       (0x7f &lt;&lt; MCAN_RXF0S_F0FL_SHIFT)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF0S_F0FL(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF0S_F0FL_SHIFT)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0GI_SHIFT      (8)       </span><span class="comment">/* Bits 8-13: Receive FIFO 0 Get Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0GI_MASK       (0x3f &lt;&lt; MCAN_RXF0S_F0GI_SHIFT)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF0S_F0GI(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF0S_F0GI_SHIFT)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0PI_SHIFT      (16)      </span><span class="comment">/* Bits 16-21: Receive FIFO 0 Put Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0PI_MASK       (0x3f &lt;&lt; MCAN_RXF0S_F0PI_SHIFT)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF0S_F0PI(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF0S_F0PI_SHIFT)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_F0F             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Receive FIFO 0 Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF0S_RF0L            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Receive FIFO 0 Message Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* Receive FIFO 0 Acknowledge Register */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define MCAN_RXF0A_MASK            0x0000003f </span><span class="comment">/* Receive FIFO 0 acknowledge index mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/* Receive Rx Buffer Configuration Register */</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define MCAN_RXBC_MASK             0x0000fffc </span><span class="comment">/* Receive buffer start address mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* Receive FIFO 1 Configuration Register */</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define MCAN_RXF1C_F1SA_SHIFT      (2)       </span><span class="comment">/* Bits 2-15: Receive FIFO 1 Start Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1SA_MASK       (0x3fff &lt;&lt; MCAN_RXF1C_F1SA_SHIFT)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1C_F1SA(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF1C_F1SA_SHIFT)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1S_SHIFT       (16)      </span><span class="comment">/* Bits 16-22: Receive FIFO 1 Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1S_MASK        (0x7f &lt;&lt; MCAN_RXF1C_F1S_SHIFT)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1C_F1S(n)        ((uint32_t)(n) &lt;&lt; MCAN_RXF1C_F1S_SHIFT)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1WM_SHIFT      (24)      </span><span class="comment">/* Bits 24-30: Receive FIFO 1 Watermark */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1WM_MASK       (0x7f &lt;&lt; MCAN_RXF1C_F1WM_SHIFT)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1C_F1WM(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF1C_F1WM_SHIFT)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1C_F1OM            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: FIFO 1 Operation Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* Receive FIFO 1 Status Register */</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define MCAN_RXF1S_F1FL_SHIFT      (0)       </span><span class="comment">/* Bits 0-6: Receive FIFO 1 Fill Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1FL_MASK       (0x7f &lt;&lt; MCAN_RXF1S_F1FL_SHIFT)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1S_F1FL(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF1S_F1FL_SHIFT)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1GI_SHIFT      (8)       </span><span class="comment">/* Bits 8-13: Receive FIFO 1 Get Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1GI_MASK       (0x3f &lt;&lt; MCAN_RXF1S_F1GI_SHIFT)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1S_F1GI(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF1S_F1GI_SHIFT)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1PI_SHIFT      (16)      </span><span class="comment">/* Bits 16-21: Receive FIFO 1 Put Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1PI_MASK       (0x3f &lt;&lt; MCAN_RXF1S_F1PI_SHIFT)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1S_F1PI(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXF1S_F1PI_SHIFT)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_F1F             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Receive FIFO 1 Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_RF1L            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Receive FIFO 1 Message Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_DMS_SHIFT       (30)      </span><span class="comment">/* Bits 30-31: Debug Message Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXF1S_DMS_MASK        (3 &lt;&lt; MCAN_RXF1S_DMS_SHIFT)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1S_DMS_IDLE      (0 &lt;&lt; MCAN_RXF1S_DMS_SHIFT) </span><span class="comment">/* Idle state */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1S_DMS_MSG_A     (1 &lt;&lt; MCAN_RXF1S_DMS_SHIFT) </span><span class="comment">/* Debug message A received. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1S_DMS_MSG_AB    (2 &lt;&lt; MCAN_RXF1S_DMS_SHIFT) </span><span class="comment">/* Debug messages A, B received. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXF1S_DMS_MSG_ABC   (3 &lt;&lt; MCAN_RXF1S_DMS_SHIFT) </span><span class="comment">/* Debug messages A, B, C received, DMA request is set. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* Receive FIFO 1 Acknowledge Register */</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define MCAN_RXF1A_MASK            0x0000003f </span><span class="comment">/* Receive FIFO 1 acknowledge index mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* Receive Buffer / FIFO Element Size Configuration Register */</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define MCAN_RXESC_F0DS_SHIFT      (0)       </span><span class="comment">/* Bits 0-2: Receive FIFO 0 Data Field Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_F0DS_MASK       (7 &lt;&lt; MCAN_RXESC_F0DS_SHIFT)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXESC_F0DS_SHIFT)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_8B       (0 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 8-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_12B      (1 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 12-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_16B      (2 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 16-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_20B      (3 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 20-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_24B      (4 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 24-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_32B      (5 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 32-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_48B      (6 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 48-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F0DS_64B      (7 &lt;&lt; MCAN_RXESC_F0DS_SHIFT) </span><span class="comment">/* 64-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_F1DS_SHIFT      (4)       </span><span class="comment">/* Bits 4-6: Receive FIFO 1 Data Field Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_F1DS_MASK       (7 &lt;&lt; MCAN_RXESC_F1DS_SHIFT)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXESC_F1DS_SHIFT)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_8B       (0 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 8-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_12B      (1 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 12-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_16B      (2 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 16-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_20B      (3 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 20-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_24B      (4 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 24-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_32B      (5 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 32-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_48B      (6 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 48-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_F1DS_64B      (7 &lt;&lt; MCAN_RXESC_F1DS_SHIFT) </span><span class="comment">/* 64-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_RBDS_SHIFT      (8)       </span><span class="comment">/* Bits 8-10: Receive Buffer Data Field Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_RXESC_RBDS_MASK       (7 &lt;&lt; MCAN_RXESC_RBDS_SHIFT)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS(n)       ((uint32_t)(n) &lt;&lt; MCAN_RXESC_RBDS_SHIFT)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_8B       (0 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 8-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_12B      (1 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 12-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_16B      (2 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 16-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_20B      (3 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 20-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_24B      (4 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 24-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_32B      (5 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 32-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_48B      (6 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 48-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_RXESC_RBDS_64B      (7 &lt;&lt; MCAN_RXESC_RBDS_SHIFT) </span><span class="comment">/* 64-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/* Transmit Buffer Configuration Register */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define MCAN_TXBC_TBSA_SHIFT       (2)       </span><span class="comment">/* Bits 2-15: Tx Buffers Start Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TBSA_MASK        (0x3fff &lt;&lt; MCAN_TXBC_TBSA_SHIFT)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXBC_TBSA(n)        ((uint32_t)(n) &lt;&lt; MCAN_TXBC_TBSA_SHIFT)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_NDTB_SHIFT       (16)      </span><span class="comment">/* Bits 16-21: Number of Dedicated Transmit Buffers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_NDTB_MASK        (0x3f &lt;&lt; MCAN_TXBC_NDTB_SHIFT)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXBC_NDTB(n)        ((uint32_t)(n) &lt;&lt; MCAN_TXBC_NDTB_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TFQS_SHIFT       (24)      </span><span class="comment">/* Bits 24-29: Transmit FIFO/Queue Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TFQS_MASK        (0x3f &lt;&lt; MCAN_TXBC_TFQS_SHIFT)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXBC_TFQS(n)        ((uint32_t)(n) &lt;&lt; MCAN_TXBC_TFQS_SHIFT)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXBC_TFQM             (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Tx FIFO/Queue Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* Transmit FIFO/Queue Status Register */</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define MCAN_TXFQS_TFFL_SHIFT      (0)       </span><span class="comment">/* Bits 0-5: Tx FIFO Free Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFFL_MASK       (0x3f &lt;&lt; MCAN_TXFQS_TFFL_SHIFT)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXFQS_TFFL(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXFQS_TFFL_SHIFT)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFGI_SHIFT      (8)       </span><span class="comment">/* Bits 8-12: Tx FIFO Get Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFGI_MASK       (0x1f &lt;&lt; MCAN_TXFQS_TFGI_SHIFT)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXFQS_TFGI(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXFQS_TFGI_SHIFT)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFQPI_SHIFT     (16)      </span><span class="comment">/* Bits 16-20: Tx FIFO/Queue Put Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFQPI_MASK      (0x1f &lt;&lt; MCAN_TXFQS_TFQPI_SHIFT)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXFQS_TFQPI(n)      ((uint32_t)(n) &lt;&lt; MCAN_TXFQS_TFQPI_SHIFT)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXFQS_TFQF            (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Tx FIFO/Queue Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* Transmit Buffer Element Size Configuration Register */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define MCAN_TXESC_TBDS_SHIFT      (0)       </span><span class="comment">/* Bits 0-2: Tx Buffer Data Field Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXESC_TBDS_MASK       (7 &lt;&lt; MCAN_TXESC_TBDS_SHIFT)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXESC_TBDS_SHIFT)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_8B       (0 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 8-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_12B      (1 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 12-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_16B      (2 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 16-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_20B      (3 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 20-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_24B      (4 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 24-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_32B      (5 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 32-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_48B      (6 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 48-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXESC_TBDS_64B      (7 &lt;&lt; MCAN_TXESC_TBDS_SHIFT) </span><span class="comment">/* 64-byte data field */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* Transmit Buffer Request Pending Register */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define MCAN_TXBRP(n)              (1 &lt;&lt; (n)) </span><span class="comment">/* Transmission request pending for buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/* Transmit Buffer Add Request Register */</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define MCAN_TXBAR(n)              (1 &lt;&lt; (n)) </span><span class="comment">/* Add request for transmit buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* Transmit Buffer Cancellation Request Register */</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define MCAN_TXBCR(n)              (1 &lt;&lt; (n)) </span><span class="comment">/* Cancellation request for transmit buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">/* Transmit Buffer Transmission Occurred Register */</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define MCAN_TXBTO(n)              (1 &lt;&lt; (n)) </span><span class="comment">/* Transmission occurred for buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* Transmit Buffer Cancellation Finished Register */</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define MCAN_TXBCF(n)              (1 &lt;&lt; (n)) </span><span class="comment">/* Cancellation finished for transmit buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* Transmit Buffer Transmission Interrupt Enable Register */</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define MCAN_TXBTIE(n)             (1 &lt;&lt; (n)) </span><span class="comment">/* Transmission interrupt enable for buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/* Transmit Buffer Cancellation Finished Interrupt Enable Register */</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define MCAN_TXBTIE(n)             (1 &lt;&lt; (n)) </span><span class="comment">/* Cancellation finished interrupt enable for transmit buffer n, n=0-31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* Transmit Event FIFO Configuration Register */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define MCAN_TXEFC_EFSA_SHIFT      (2)       </span><span class="comment">/* Bits 2-15: Event FIFO Start Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFSA_MASK       (0x3fff &lt;&lt; MCAN_TXEFC_EFSA_SHIFT)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXEFC_EFSA(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXEFC_EFSA_SHIFT)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFS_SHIFT       (16)      </span><span class="comment">/* Bits 16-21: Event FIFO Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFS_MASK        (0x3f &lt;&lt; MCAN_TXEFC_EFS_SHIFT)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXEFC_EFS(n)        ((uint32_t)(n) &lt;&lt; MCAN_TXEFC_EFS_SHIFT)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFWM_SHIFT      (24)      </span><span class="comment">/* Bits 24-29: Event FIFO Watermark */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFC_EFWM_MASK       (0x3f &lt;&lt; MCAN_TXEFC_EFWM_SHIFT)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXEFC_EFWM(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXEFC_EFWM_SHIFT)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/* Transmit Event FIFO Status Register */</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define MCAN_TXEFS_EFFL_SHIFT      (0)       </span><span class="comment">/* Bits 0-5: Event FIFO Fill Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFFL_MASK       (0x3f &lt;&lt; MCAN_TXEFS_EFFL_SHIFT)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXEFS_EFFL(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXEFS_EFFL_SHIFT)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFGI_SHIFT      (8)       </span><span class="comment">/* Bits 8-12: Event FIFO Get Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFGI_MASK       (0x1f &lt;&lt; MCAN_TXEFS_EFGI_SHIFT)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXEFS_EFGI(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXEFS_EFGI_SHIFT)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFPI_SHIFT      (16)      </span><span class="comment">/* Bits 16-20: Event FIFO Put Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFPI_MASK       (0x1f &lt;&lt; MCAN_TXEFS_EFPI_SHIFT)</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define MCAN_TXEFS_EFPI(n)       ((uint32_t)(n) &lt;&lt; MCAN_TXEFS_EFPI_SHIFT)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_EFF             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Event FIFO Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MCAN_TXEFS_TEFL            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Tx Event FIFO Element Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/* Transmit Event FIFO Acknowledge Register */</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define MCAN_TXEFA_MASK            0x0000001f </span><span class="comment">/* Event fifo acknowledge index mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/* Message RAM Definitions **************************************************************/</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/* Common Buffer and FIFO element bit definitions:</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"> *   --------------- ------------------- --------------------------------</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"> *   RESOURCE               R0                        R1</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"> *   --------------- ------------------- --------------------------------</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> *   RX Buffer:      ESI, XTD, RTR, ID,  ANMF, FIDX, EDL, BRS, DLC, RXTS</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"> *   RX FIFO:        ESI, XTD, RTR, ID,  ANMF, FIDX, EDL, BRS, DLC, RXTS</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment"> *   TX buffer:           XTD, RTR, ID,  MM,   EFC,            DLC</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"> *   TX Event FIFO:  ESI, XTD, RTR, ID,  MM,   ET,   EDL, BRS, DLC, TXTS</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment"> *   --------------- ------------------- --------------------------------</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* Common */</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define BUFFER_R0_EXTID_SHIFT      (0)       </span><span class="comment">/* Bits 0-28: Extended identifer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R0_EXTID_MASK       (0x1fffffff &lt;&lt; BUFFER_R0_EXTID_SHIFT)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R0_EXTID(n)       ((uint32_t)(n) &lt;&lt; BUFFER_R0_EXTID_SHIFT)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R0_STDID_SHIFT      (18)      </span><span class="comment">/* Bits 18-28: Standard idendifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R0_STDID_MASK       (0x7ff &lt;&lt; BUFFER_R0_STDID_SHIFT)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R0_STDID(n)       ((uint32_t)(n) &lt;&lt; BUFFER_R0_STDID_SHIFT)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R0_RTR              (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Remote Transmission Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R0_XTD              (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Extended Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R0_ESI              (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Error State Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">/* Common */</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define BUFFER_R1_DLC_SHIFT        (16)      </span><span class="comment">/* Bits 16-19: Date length code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_DLC_MASK         (15 &lt;&lt; BUFFER_R1_DLC_SHIFT)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R1_DLC(n)         ((uint32_t)(n) &lt;&lt; BUFFER_R1_DLC_SHIFT)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_BRS              (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Bit Rate Switch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_EDL              (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Extended Data Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/* RX buffer/RX FIFOs */</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define BUFFER_R1_RXTS_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: RX Timestamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_RXTS_MASK        (0xffff &lt;&lt; BUFFER_R1_RXTS_SHIFT)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R1_RXTS(n)        ((uint32_t)(n) &lt;&lt; BUFFER_R1_RXTS_SHIFT)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_FIDX_SHIFT       (24)      </span><span class="comment">/* Bits 24-30: Filter index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_FIDX_MASK        (0x7f &lt;&lt; BUFFER_R1_FIDX_SHIFT)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R1_FIDX(n)        ((uint32_t)(n) &lt;&lt; BUFFER_R1_FIDX_SHIFT)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_ANMF             (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Accepted Non-matching Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* TX buffer/TX Event FIFO */</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define BUFFER_R1_MM_SHIFT         (24)      </span><span class="comment">/* Bits 24-31: Message Marker */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_MM_MASK          (0xffff &lt;&lt; BUFFER_R1_MM_SHIFT)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R1_MM(n)          ((uint32_t)(n) &lt;&lt; BUFFER_R1_MM_SHIFT)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* TX buffer */</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define BUFFER_R1_EFC              (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Event FIFO Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/* TX Event FIFO */</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define BUFFER_R1_TXTS_SHIFT       (0)       </span><span class="comment">/* Bits 0-15: TX Timestamp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_TXTS_MASK        (0xffff &lt;&lt; BUFFER_R1_TXTS_SHIFT)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R1_TXTS(n)        ((uint32_t)(n) &lt;&lt; BUFFER_R1_TXTS_SHIFT)</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_ET_SHIFT         (22)      </span><span class="comment">/* Bits 22-23: Event Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BUFFER_R1_ET_MASK          (15 &lt;&lt; BUFFER_R1_ET_SHIFT)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R1_ET_TXEVENT     (1 &lt;&lt; BUFFER_R1_ET_SHIFT) </span><span class="comment">/* Tx event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define BUFFER_R1_ET_TXCANCEL    (2 &lt;&lt; BUFFER_R1_ET_SHIFT) </span><span class="comment">/* Transmission despite cancellation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/* Standard Message ID Filter Element */</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define STDFILTER_S0_SFID2_SHIFT   (0)       </span><span class="comment">/* Bits 0-10: Standard Filter ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_SFID2_MASK    (0x3ff &lt;&lt; STDFILTER_S0_SFID2_SHIFT)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFID2(n)    ((uint32_t)(n) &lt;&lt; STDFILTER_S0_SFID2_SHIFT)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_BUFFER_SHIFT  (0)       </span><span class="comment">/* Bits 0-5: RX buffer start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_BUFFER_MASK   (0x3f &lt;&lt; STDFILTER_S0_BUFFER_SHIFT)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_BUFFER(n)   ((uint32_t)(n) &lt;&lt; STDFILTER_S0_BUFFER_SHIFT)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_ACTION_SHIFT  (9)       </span><span class="comment">/* Bits 9-10: Action taken */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_ACTION_MASK   (3 &lt;&lt; STDFILTER_S0_ACTION_SHIFT)</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_RXBUFFER    (0 &lt;&lt; STDFILTER_S0_ACTION_SHIFT) </span><span class="comment">/* Store message in a Rx buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_DEBUGA      (1 &lt;&lt; STDFILTER_S0_ACTION_SHIFT) </span><span class="comment">/* Debug Message A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_DEBUGB      (2 &lt;&lt; STDFILTER_S0_ACTION_SHIFT) </span><span class="comment">/* Debug Message B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_DEBUGC      (3 &lt;&lt; STDFILTER_S0_ACTION_SHIFT) </span><span class="comment">/* Debug Message C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_SFID1_SHIFT   (16)      </span><span class="comment">/* Bits 16-26: Standard Filter ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_SFID1_MASK    (0x3ff &lt;&lt; STDFILTER_S0_SFID1_SHIFT)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFID1(n)    ((uint32_t)(n) &lt;&lt; STDFILTER_S0_SFID1_SHIFT)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_SFEC_SHIFT    (27)      </span><span class="comment">/* Bits 27-29: Standard Filter Element Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_SFEC_MASK     (7 &lt;&lt; STDFILTER_S0_SFEC_SHIFT)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_DISABLE   (0 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Disable filter element */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_FIFO0     (1 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Store in Rx FIFO 0 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_FIFO1     (2 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Store in Rx FIFO 1 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_REJECT    (3 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Reject ID on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_PRIORITY  (4 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Set priority ion match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_PRIOFIFO0 (5 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Set priority and store in FIFO 0 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_PRIOFIFO1 (6 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Set priority and store in FIFO 1 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFEC_BUFFER    (7 &lt;&lt; STDFILTER_S0_SFEC_SHIFT) </span><span class="comment">/* Store into Rx Buffer or as debug message */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_SFT_SHIFT     (30)      </span><span class="comment">/* Bits 30-31: Standard Filter Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STDFILTER_S0_SFT_MASK      (3 &lt;&lt; STDFILTER_S0_SFT_SHIFT)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFT_RANGE   (0 &lt;&lt; STDFILTER_S0_SFT_SHIFT) </span><span class="comment">/* Range filter from SF1ID to SF2ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFT_DUAL    (1 &lt;&lt; STDFILTER_S0_SFT_SHIFT) </span><span class="comment">/* Dual ID filter for SF1ID or SF2ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define STDFILTER_S0_SFT_CLASSIC (2 &lt;&lt; STDFILTER_S0_SFT_SHIFT) </span><span class="comment">/* Classic filter: SF1ID=filter SF2ID=mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/* Extended Message ID Filter Element */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define EXTFILTER_F0_EFID1_SHIFT   (0)    </span><span class="comment">/* Bits 0-28: Extended Filter ID 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F0_EFID1_MASK    (0x1fffffff &lt;&lt; EXTFILTER_F0_EFID1_SHIFT)</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFID1(n)    ((uint32_t)(n) &lt;&lt; EXTFILTER_F0_EFID1_SHIFT)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F0_EFEC_SHIFT    (29)  </span><span class="comment">/* Bits 29-31: Extended Filter Element Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F0_EFEC_MASK     (7 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_DISABLE    (0 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Disable filter element */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_FIFO0      (1 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Store in Rx FIFO 0 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_FIFO1      (2 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Store in Rx FIFO 1 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_REJECT     (3 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Reject ID on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_PRIORITY   (4 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Set priority on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_PRIOFIFO0  (5 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Set priority and store in FIFO 0 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_PRIOFIFO1  (6 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Set priority and store in FIFO 1 on match */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F0_EFEC_BUFFER     (7 &lt;&lt; EXTFILTER_F0_EFEC_SHIFT) </span><span class="comment">/* Store into Rx Buffer or as debug message */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define EXTFILTER_F1_EFID2_SHIFT   (0)       </span><span class="comment">/* Bits 0-28: Extended Filter ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F1_EFID2_MASK    (0x1fffffff &lt;&lt; EXTFILTER_F1_EFID2_SHIFT)</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_EFID2(n)    ((uint32_t)(n) &lt;&lt; EXTFILTER_F1_EFID2_SHIFT)</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F1_BUFFER_SHIFT  (0)       </span><span class="comment">/* Bits 0-5: RX buffer start address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F1_BUFFER_MASK   (0x3f &lt;&lt; EXTFILTER_F1_BUFFER_SHIFT)</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_BUFFER(n)   ((uint32_t)(n) &lt;&lt; EXTFILTER_F1_BUFFER_SHIFT)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F1_ACTION_SHIFT  (9)       </span><span class="comment">/* Bits 9-10: Action taken */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F1_ACTION_MASK   (3 &lt;&lt; EXTFILTER_F1_ACTION_SHIFT)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_RXBUFFER    (0 &lt;&lt; EXTFILTER_F1_ACTION_SHIFT) </span><span class="comment">/* Store message in a Rx buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_DEBUGA      (1 &lt;&lt; EXTFILTER_F1_ACTION_SHIFT) </span><span class="comment">/* Debug Message A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_DEBUGB      (2 &lt;&lt; EXTFILTER_F1_ACTION_SHIFT) </span><span class="comment">/* Debug Message B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_DEBUGC      (3 &lt;&lt; EXTFILTER_F1_ACTION_SHIFT) </span><span class="comment">/* Debug Message C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F1_EFT_SHIFT     (30)      </span><span class="comment">/* Bits 30-31: Extended Filter Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTFILTER_F1_EFT_MASK      (3 &lt;&lt; EXTFILTER_F1_EFT_SHIFT)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_EFT_RANGE   (0 &lt;&lt; EXTFILTER_F1_EFT_SHIFT) </span><span class="comment">/* Range filter from SF1ID to SF2ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_EFT_DUAL    (1 &lt;&lt; EXTFILTER_F1_EFT_SHIFT) </span><span class="comment">/* Dual ID filter for SF1ID or SF2ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_EFT_CLASSIC (2 &lt;&lt; EXTFILTER_F1_EFT_SHIFT) </span><span class="comment">/* Classic filter: SF1ID=filter SF2ID=mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define EXTFILTER_F1_EFT_NOXIDAM (2 &lt;&lt; EXTFILTER_F1_EFT_SHIFT) </span><span class="comment">/* Range filter from EF1ID to EF2ID, no XIDAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">/****************************************************************************************</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> ****************************************************************************************/</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_SAMV7_CHIP_SAM_MCAN_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
