Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut --family="Agilex 5" --part=A5ED065BB32AE4SR0
Info: pcie_ed_dut.dut: PCIe0 pf0 IDs: Vendor ID is set to 0x1172. Please set proper value according to user application.
Info: pcie_ed_dut.dut: PCIe0 pf0 IDs: Device ID is set to 0x0. Please set proper value according to user application.
Info: pcie_ed_dut.dut: PCIe0 pf0 IDs: Revision ID is set to 0x1. Please set proper value according to user application.
Info: pcie_ed_dut.dut: PCIe0 pf0 IDs: Class code is set to 0xff0000. Please set proper value according to user application.
Info: pcie_ed_dut.dut: Debug4: The num of lane is: 4
Info: pcie_ed_dut.dut: Debug4: The num of lane is: 4
Info: pcie_ed_dut.dut: Debug4: The num of lane is: 4
Info: dut.pcie_hal_top: Debug3: The num of lane is: NUM_OF_LANES_NUM_4
Info: dut.pcie_hal_top: Debug3: The sris_enable value is: SRIS_ENABLE_DISABLED
Info: dut.pcie_hal_top: Debug3: The pf0_usp_tx_preset2 value is: 9
Info: pcie_hal_top.pcie_pipe_hal_top: Debug1: The num of lane is: 4
Info: pcie_hal_top.pcie_pipe_hal_top: Debug1: The sris_enable value is: SRIS_ENABLE_DISABLED
Info: pcie_hal_top.pcie_phip_hal_ctrltop: Debug2: The num of lane is: 4
Info: pcie_hal_top.pcie_phip_hal_ctrltop: Debug2: The sris enable value is: SRIS_ENABLE_DISABLED
Info: pcie_hal_top.pcie_phip_hal_ctrltop: Debug2: The sm_hssi_pcie_ctl_x4_pf0_usp_tx_preset2_hwtcl value is: 9
Info: pcie_ed_dut: "Transforming system: pcie_ed_dut"
Info: pcie_ed_dut: "Naming system components in system: pcie_ed_dut"
Info: pcie_ed_dut: "Processing generation queue"
Info: pcie_ed_dut: "Generating: pcie_ed_dut"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_intel_pcie_gts_300_qdefnma"
Info: dut: Generating Device Address Translation Table Memory Initialization File (.mif)
Info: pcie_hal_top: "Generating: pcie_hal_top"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_intel_pcie_gts_pcie_hal_top_300_un6p7py"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pcie_hal_top_2100_okrywsy"
Warning: sim_verilog: A Duplicate file was overwritten with path: pcie_ed_dut_pcie_hal_top_2100_okrywsy.sv
Warning: sim_verilog: A Duplicate file was overwritten with path: pcie_ed_dut_pcie_hal_top_2100_okrywsy.sv
Warning: sim_verilog: A Duplicate file was overwritten with path: pcie_ed_dut_pcie_hal_top_2100_okrywsy.sv
Info: pcie_hal_top: pcie_hal_top_wrapper.sv.terp
Info: pcie_hal_top: hip_sip_boundary.sv.terp
Info: pcie_hal_top: ch4_phip.sv
Info: pcie_hal_top: ch4_pipe.sv
Info: pcie_hal_top: mc.sv
Info: pcie_hal_top: phip_staticmux.sv
Info: pcie_hal_top: pipe_staticmux.sv
Info: pcie_hal_top: shared_hal_coreip.v
Info: one_lane_pcie_hal_top_p0: "Generating: one_lane_pcie_hal_top_p0"
Info: one_lane_pcie_hal_top_p1: "Generating: one_lane_pcie_hal_top_p1"
Info: one_lane_pcie_hal_top_p2: "Generating: one_lane_pcie_hal_top_p2"
Info: one_lane_pcie_hal_top_p3: "Generating: one_lane_pcie_hal_top_p3"
Info: pcie_pipe_hal_top: "Generating: pcie_pipe_hal_top"
Info: pcie_phip_hal_ctrltop: "Generating: pcie_phip_hal_ctrltop"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_ydlnppi"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_ssolv5i"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_grpui7y"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pcie_hal_top_one_lane_pcie_hal_2100_kki5zwy"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pcie_hal_top_pipe_hal_2100_e6uglya"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pcie_hal_top_phip_hal_2100_sxn6eia"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_2100_ix3avca"
Info: one_lane_pcie_hal_top_p0: one_lane_pcie_hal_top.sv.terp
Info: pldif_hal_top: "Generating: pldif_hal_top"
Info: phy_hal_top: "Generating: phy_hal_top"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_2100_5iub4oy"
Info: one_lane_pcie_hal_top_p1: one_lane_pcie_hal_top.sv.terp
Info: pldif_hal_top: "Generating: pldif_hal_top"
Info: phy_hal_top: "Generating: phy_hal_top"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_2100_2dlqizq"
Info: one_lane_pcie_hal_top_p2: one_lane_pcie_hal_top.sv.terp
Info: pldif_hal_top: "Generating: pldif_hal_top"
Info: phy_hal_top: "Generating: phy_hal_top"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_2100_on44m5i"
Info: one_lane_pcie_hal_top_p3: one_lane_pcie_hal_top.sv.terp
Info: pldif_hal_top: "Generating: pldif_hal_top"
Info: phy_hal_top: "Generating: phy_hal_top"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pipe_hal_2100_g57zsoa"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_phip_hal_2100_sxjz2vy"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_agcatrq"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_i75ctsi"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_t5knmua"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_4cpcala"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_52q5uwa"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_breh5hy"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_pldif_hal_2100_rwte52y"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_one_lane_pcie_hal_phy_hal_2100_5itwohy"
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pldif_hal_2100_uhebp5y"
Info: pldif_hal_top: pldif_hal_wrapper.sv.terp
Info: pldif_hal_top: ch4_pldif.sv
Info: pldif_hal_top: ch4_pldif_no_deskew.sv
Info: pldif_hal_top: pldif_hal_coreip.sv
Info: pldif_hal_top: pldif_staticmux.sv
Info: pcie_ed_dut: "Generating: pcie_ed_dut_phy_hal_2100_jcaj4zy"
Info: phy_hal_top: phy_hal_wrapper.sv.terp
Info: phy_hal_top: ch4_phy.sv
Info: phy_hal_top: phy_hal_coreip.sv
Info: phy_hal_top: phy_staticmux.sv
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pldif_hal_2100_z6tb5fq"
Info: pldif_hal_top: pldif_hal_wrapper.sv.terp
Info: pldif_hal_top: ch4_pldif.sv
Info: pldif_hal_top: ch4_pldif_no_deskew.sv
Info: pldif_hal_top: pldif_hal_coreip.sv
Info: pldif_hal_top: pldif_staticmux.sv
Info: pcie_ed_dut: "Generating: pcie_ed_dut_phy_hal_2100_xvyrmby"
Info: phy_hal_top: phy_hal_wrapper.sv.terp
Info: phy_hal_top: ch4_phy.sv
Info: phy_hal_top: phy_hal_coreip.sv
Info: phy_hal_top: phy_staticmux.sv
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pldif_hal_2100_7x7kbai"
Info: pldif_hal_top: pldif_hal_wrapper.sv.terp
Info: pldif_hal_top: ch4_pldif.sv
Info: pldif_hal_top: ch4_pldif_no_deskew.sv
Info: pldif_hal_top: pldif_hal_coreip.sv
Info: pldif_hal_top: pldif_staticmux.sv
Info: pcie_ed_dut: "Generating: pcie_ed_dut_phy_hal_2100_vyl5wia"
Info: phy_hal_top: phy_hal_wrapper.sv.terp
Info: phy_hal_top: ch4_phy.sv
Info: phy_hal_top: phy_hal_coreip.sv
Info: phy_hal_top: phy_staticmux.sv
Info: pcie_ed_dut: "Generating: pcie_ed_dut_pldif_hal_2100_4dfogfq"
Info: pldif_hal_top: pldif_hal_wrapper.sv.terp
Info: pldif_hal_top: ch4_pldif.sv
Info: pldif_hal_top: ch4_pldif_no_deskew.sv
Info: pldif_hal_top: pldif_hal_coreip.sv
Info: pldif_hal_top: pldif_staticmux.sv
Info: pcie_ed_dut: "Generating: pcie_ed_dut_phy_hal_2100_ebn43xi"
Info: phy_hal_top: phy_hal_wrapper.sv.terp
Info: phy_hal_top: ch4_phy.sv
Info: phy_hal_top: phy_hal_coreip.sv
Info: phy_hal_top: phy_staticmux.sv
Info: pcie_ed_dut: Done "pcie_ed_dut" with 32 modules, 296 files
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut.ip --output-directory=/tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCS simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for MODELSIM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	8 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /tmp/arc_903661062/alt9802_2313877265033587028.dir/0002_intel_pcie_gts_0_gen/ip/pcie_ed/pcie_ed_dut/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
