// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_ZL13weight_memory_0_address1,
        p_ZL13weight_memory_0_ce1,
        p_ZL13weight_memory_0_we1,
        p_ZL13weight_memory_0_d1,
        p_ZL13weight_memory_1_address1,
        p_ZL13weight_memory_1_ce1,
        p_ZL13weight_memory_1_we1,
        p_ZL13weight_memory_1_d1,
        p_ZL13weight_memory_2_address1,
        p_ZL13weight_memory_2_ce1,
        p_ZL13weight_memory_2_we1,
        p_ZL13weight_memory_2_d1,
        p_ZL13weight_memory_3_address1,
        p_ZL13weight_memory_3_ce1,
        p_ZL13weight_memory_3_we1,
        p_ZL13weight_memory_3_d1,
        p_ZL13weight_memory_4_address1,
        p_ZL13weight_memory_4_ce1,
        p_ZL13weight_memory_4_we1,
        p_ZL13weight_memory_4_d1,
        p_ZL13weight_memory_5_address1,
        p_ZL13weight_memory_5_ce1,
        p_ZL13weight_memory_5_we1,
        p_ZL13weight_memory_5_d1,
        p_ZL13weight_memory_6_address1,
        p_ZL13weight_memory_6_ce1,
        p_ZL13weight_memory_6_we1,
        p_ZL13weight_memory_6_d1,
        p_ZL13weight_memory_7_address1,
        p_ZL13weight_memory_7_ce1,
        p_ZL13weight_memory_7_we1,
        p_ZL13weight_memory_7_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] p_ZL13weight_memory_0_address1;
output   p_ZL13weight_memory_0_ce1;
output   p_ZL13weight_memory_0_we1;
output  [7:0] p_ZL13weight_memory_0_d1;
output  [8:0] p_ZL13weight_memory_1_address1;
output   p_ZL13weight_memory_1_ce1;
output   p_ZL13weight_memory_1_we1;
output  [7:0] p_ZL13weight_memory_1_d1;
output  [8:0] p_ZL13weight_memory_2_address1;
output   p_ZL13weight_memory_2_ce1;
output   p_ZL13weight_memory_2_we1;
output  [7:0] p_ZL13weight_memory_2_d1;
output  [8:0] p_ZL13weight_memory_3_address1;
output   p_ZL13weight_memory_3_ce1;
output   p_ZL13weight_memory_3_we1;
output  [7:0] p_ZL13weight_memory_3_d1;
output  [8:0] p_ZL13weight_memory_4_address1;
output   p_ZL13weight_memory_4_ce1;
output   p_ZL13weight_memory_4_we1;
output  [7:0] p_ZL13weight_memory_4_d1;
output  [8:0] p_ZL13weight_memory_5_address1;
output   p_ZL13weight_memory_5_ce1;
output   p_ZL13weight_memory_5_we1;
output  [7:0] p_ZL13weight_memory_5_d1;
output  [8:0] p_ZL13weight_memory_6_address1;
output   p_ZL13weight_memory_6_ce1;
output   p_ZL13weight_memory_6_we1;
output  [7:0] p_ZL13weight_memory_6_d1;
output  [8:0] p_ZL13weight_memory_7_address1;
output   p_ZL13weight_memory_7_ce1;
output   p_ZL13weight_memory_7_we1;
output  [7:0] p_ZL13weight_memory_7_d1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln379_fu_256_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln380_fu_276_p2;
reg   [0:0] icmp_ln380_reg_402;
wire   [2:0] trunc_ln380_1_fu_290_p1;
reg   [2:0] trunc_ln380_1_reg_407;
reg   [2:0] lshr_ln2_reg_411;
wire   [63:0] zext_ln382_fu_360_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] j_1_fu_82;
wire   [6:0] add_ln380_fu_322_p2;
wire    ap_loop_init;
reg   [6:0] i_fu_86;
wire   [6:0] select_ln379_1_fu_342_p3;
reg   [12:0] indvar_flatten6_fu_90;
wire   [12:0] add_ln379_1_fu_262_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    p_ZL13weight_memory_6_we1_local;
reg    p_ZL13weight_memory_6_ce1_local;
reg    p_ZL13weight_memory_5_we1_local;
reg    p_ZL13weight_memory_5_ce1_local;
reg    p_ZL13weight_memory_4_we1_local;
reg    p_ZL13weight_memory_4_ce1_local;
reg    p_ZL13weight_memory_3_we1_local;
reg    p_ZL13weight_memory_3_ce1_local;
reg    p_ZL13weight_memory_2_we1_local;
reg    p_ZL13weight_memory_2_ce1_local;
reg    p_ZL13weight_memory_1_we1_local;
reg    p_ZL13weight_memory_1_ce1_local;
reg    p_ZL13weight_memory_0_we1_local;
reg    p_ZL13weight_memory_0_ce1_local;
reg    p_ZL13weight_memory_7_we1_local;
reg    p_ZL13weight_memory_7_ce1_local;
wire   [6:0] select_ln379_fu_282_p3;
wire   [6:0] add_ln379_fu_336_p2;
wire   [5:0] trunc_ln380_fu_349_p1;
wire   [8:0] tmp_s_fu_353_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_1_fu_82 = 7'd0;
#0 i_fu_86 = 7'd0;
#0 indvar_flatten6_fu_90 = 13'd0;
#0 ap_done_reg = 1'b0;
end

snn_top_hls_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            i_fu_86 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            i_fu_86 <= select_ln379_1_fu_342_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln379_fu_256_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_90 <= add_ln379_1_fu_262_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_90 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_1_fu_82 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            j_1_fu_82 <= add_ln380_fu_322_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln380_reg_402 <= icmp_ln380_fu_276_p2;
        lshr_ln2_reg_411 <= {{select_ln379_fu_282_p3[5:3]}};
        trunc_ln380_1_reg_407 <= trunc_ln380_1_fu_290_p1;
    end
end

always @ (*) begin
    if (((icmp_ln379_fu_256_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_90;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_0_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd0))) begin
        p_ZL13weight_memory_0_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_1_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd1))) begin
        p_ZL13weight_memory_1_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_2_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd2))) begin
        p_ZL13weight_memory_2_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_3_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd3))) begin
        p_ZL13weight_memory_3_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_4_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd4))) begin
        p_ZL13weight_memory_4_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_5_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd5))) begin
        p_ZL13weight_memory_5_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_6_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd6))) begin
        p_ZL13weight_memory_6_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL13weight_memory_7_ce1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln380_1_reg_407 == 3'd7))) begin
        p_ZL13weight_memory_7_we1_local = 1'b1;
    end else begin
        p_ZL13weight_memory_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln379_1_fu_262_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 13'd1);

assign add_ln379_fu_336_p2 = (i_fu_86 + 7'd1);

assign add_ln380_fu_322_p2 = (select_ln379_fu_282_p3 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln379_fu_256_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln380_fu_276_p2 = ((j_1_fu_82 == 7'd64) ? 1'b1 : 1'b0);

assign p_ZL13weight_memory_0_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_0_ce1 = p_ZL13weight_memory_0_ce1_local;

assign p_ZL13weight_memory_0_d1 = 8'd0;

assign p_ZL13weight_memory_0_we1 = p_ZL13weight_memory_0_we1_local;

assign p_ZL13weight_memory_1_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_1_ce1 = p_ZL13weight_memory_1_ce1_local;

assign p_ZL13weight_memory_1_d1 = 8'd0;

assign p_ZL13weight_memory_1_we1 = p_ZL13weight_memory_1_we1_local;

assign p_ZL13weight_memory_2_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_2_ce1 = p_ZL13weight_memory_2_ce1_local;

assign p_ZL13weight_memory_2_d1 = 8'd0;

assign p_ZL13weight_memory_2_we1 = p_ZL13weight_memory_2_we1_local;

assign p_ZL13weight_memory_3_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_3_ce1 = p_ZL13weight_memory_3_ce1_local;

assign p_ZL13weight_memory_3_d1 = 8'd0;

assign p_ZL13weight_memory_3_we1 = p_ZL13weight_memory_3_we1_local;

assign p_ZL13weight_memory_4_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_4_ce1 = p_ZL13weight_memory_4_ce1_local;

assign p_ZL13weight_memory_4_d1 = 8'd0;

assign p_ZL13weight_memory_4_we1 = p_ZL13weight_memory_4_we1_local;

assign p_ZL13weight_memory_5_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_5_ce1 = p_ZL13weight_memory_5_ce1_local;

assign p_ZL13weight_memory_5_d1 = 8'd0;

assign p_ZL13weight_memory_5_we1 = p_ZL13weight_memory_5_we1_local;

assign p_ZL13weight_memory_6_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_6_ce1 = p_ZL13weight_memory_6_ce1_local;

assign p_ZL13weight_memory_6_d1 = 8'd0;

assign p_ZL13weight_memory_6_we1 = p_ZL13weight_memory_6_we1_local;

assign p_ZL13weight_memory_7_address1 = zext_ln382_fu_360_p1;

assign p_ZL13weight_memory_7_ce1 = p_ZL13weight_memory_7_ce1_local;

assign p_ZL13weight_memory_7_d1 = 8'd0;

assign p_ZL13weight_memory_7_we1 = p_ZL13weight_memory_7_we1_local;

assign select_ln379_1_fu_342_p3 = ((icmp_ln380_reg_402[0:0] == 1'b1) ? add_ln379_fu_336_p2 : i_fu_86);

assign select_ln379_fu_282_p3 = ((icmp_ln380_fu_276_p2[0:0] == 1'b1) ? 7'd0 : j_1_fu_82);

assign tmp_s_fu_353_p3 = {{trunc_ln380_fu_349_p1}, {lshr_ln2_reg_411}};

assign trunc_ln380_1_fu_290_p1 = select_ln379_fu_282_p3[2:0];

assign trunc_ln380_fu_349_p1 = select_ln379_1_fu_342_p3[5:0];

assign zext_ln382_fu_360_p1 = tmp_s_fu_353_p3;

endmodule //snn_top_hls_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER
