 
****************************************
Report : qor
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:24:21 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              33.00
  Critical Path Length:          1.80
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         29
  Hierarchical Port Count:       2637
  Leaf Cell Count:               4330
  Buf/Inv Cell Count:             867
  Buf Cell Count:                 391
  Inv Cell Count:                 476
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3890
  Sequential Cell Count:          440
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6897.416539
  Noncombinational Area:  2144.847658
  Buf/Inv Area:            883.058407
  Total Buffer Area:           597.11
  Total Inverter Area:         285.94
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       28634.15
  Net YLength        :       29419.44
  -----------------------------------
  Cell Area:              9042.264197
  Design Area:            9042.264197
  Net Length        :        58053.59


  Design Rules
  -----------------------------------
  Total Number of Nets:          5357
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: r6cad-tsmc40r.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                6.55
  -----------------------------------------
  Overall Compile Time:               22.60
  Overall Compile Wall Clock Time:    24.19

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
