<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Abdelrahman Mohamed Ragab - Portfolio</title>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <!-- Link to CSS -->
    <link rel="stylesheet" href="styles.css">
    <!-- Link to Google Fonts for better typography -->
    <link href="https://fonts.googleapis.com/css2?family=Montserrat:wght@400;700&display=swap" rel="stylesheet"> 
    <!-- Font Awesome for icons -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0-beta3/css/all.min.css" />
</head>
<body>

    <!-- Navigation Bar -->
    <nav id="navbar">
        <div class="container">
            <h1 class="logo"><a href="#home">A.M.R.</a></h1>
            <ul>
                <li><a href="#home" class="nav-link active">Home</a></li>
                <li><a href="#education" class="nav-link">Education</a></li>
                <li><a href="#experience" class="nav-link">Experience</a></li>
                <li><a href="#projects" class="nav-link">Projects</a></li>
                <li><a href="#certifications" class="nav-link">Certifications</a></li>
                <li><a href="#skills" class="nav-link">Skills</a></li>
                <li><a href="#languages" class="nav-link">Languages</a></li>
            </ul>
            <!-- Navigation Toggle Button for Mobile View -->
            <div class="nav-toggle">
                <i class="fas fa-bars"></i>
            </div>
        </div>
    </nav>

    <!-- Header Section -->
    <header id="home">
        <div class="container">
            <div class="header-content">
                <div class="profile">
                    <img src="your-photo.jpg" alt="Abdelrahman Mohamed Ragab">
                </div>
                <div class="intro">
                    <h1>Abdelrahman Mohamed Ragab</h1>
                    <h3>Electronics and Communication Engineer</h3>
                    <p><i class="fas fa-map-marker-alt"></i> Cairo, Egypt</p>
                    <p><i class="fas fa-envelope"></i> Email: <a href="mailto:abdelrahmanmohamed2034@gmail.com">abdelrahmanmohamed2034@gmail.com</a></p>
                    <p><i class="fas fa-phone"></i> Phone: <a href="tel:+201501501314">+20 1501501314</a></p>
                    <div class="social-links">
                        <a href="https://linkedin.com/in/abdelrahman-mohamed-053047274" target="_blank"><i class="fab fa-linkedin"></i></a>
                        <a href="https://github.com/abdelrahmanmohamedr" target="_blank"><i class="fab fa-github"></i></a>
                    </div>
                </div>
            </div>
        </div>
    </header>

    <!-- Main Content -->
    <main class="container">

        <!-- Education Section -->
        <section id="education">
            <h2><i class="fas fa-graduation-cap"></i> Education</h2>
            <div class="section-content">
                <div class="education-item card">
                    <h3>B.E. in Electronics and Communication Engineering</h3>
                    <p><strong>Ain Shams University, Cairo</strong></p>
                    <p><i class="far fa-calendar-alt"></i> 2021 – Present</p>
                    <p>GPA: <strong>3.57</strong></p>
                </div>
            </div>
        </section>

        <!-- Experience Section -->
        <section id="experience">
            <h2><i class="fas fa-briefcase"></i> Experience</h2>
            <div class="section-content">
                <!-- Experience Items -->
                <div class="experience-item card">
                    <h3>Digital Designer Freelancer on Upwork</h3>
                    <p><i class="far fa-calendar-alt"></i> 2021 – Present</p>
                    <p>Working on various digital design projects, including FPGA design and verification.</p>
                </div>
                <div class="experience-item card">
                    <h3>AI Reviewer and Trainer for Verilog and Python languages</h3>
                    <p><i class="far fa-calendar-alt"></i> 2021 – Present</p>
                    <p>Training AI models and reviewing code for accuracy and efficiency.</p>
                </div>
                <div class="experience-item card">
                    <h3>Digital Vice-Head in Semicolon</h3>
                    <p><i class="far fa-calendar-alt"></i> 2021 – Present</p>
                    <p>Leading the digital design team and organizing workshops.</p>
                </div>
                <div class="experience-item card">
                    <h3>Instructor in Verification Workshop hosted by Semicolon</h3>
                    <p><i class="far fa-calendar-alt"></i> 2021 – Present</p>
                    <p>Conducted workshops on verification methodologies using SystemVerilog.</p>
                </div>
            </div>
        </section>

         <!-- Projects Section -->
         <section id="projects">
            <h2><i class="fas fa-project-diagram"></i> Projects</h2>
            <div class="section-content">
                <!-- Project Items with Collapsible Links -->
                <!-- Project 9 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>pipelined RISCV</h3>
                        <p><i class="far fa-calendar-alt"></i> February 2025</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Designed pipelined RISCV32i processor with all base integer instructions</p>
                        <p><strong>Key technologies used:</strong> Verilog HDL, Vivado, Questa-sim.</p>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_riscv-pipeline-activity-7294407030679724032-lVMw?utm_source=share&utm_medium=member_desktop&rcm=ACoAAELs838BMw2e3nIha3dVfigTjElYFR2Dksk" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Project 8 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>UART Protocol Design</h3>
                        <p><i class="far fa-calendar-alt"></i> December 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Designed UART communication protocol.</p>
                        <p><strong>Key technologies used:</strong> Verilog HDL, Vivado, Questa-sim.</p>
                        <p><strong>No LinkedIn post yet</strong>.</p>
                    </div>
                </div>
                <!-- Project 7 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>ALSU Verification</h3>
                        <p><i class="far fa-calendar-alt"></i> October 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Verified ALSU design using UVM and SystemVerilog, achieving 100% coverage through reference models and assertions.</p>
                        <p><strong>Key technologies used:</strong> SystemVerilog HDL, UVM, Questa-sim.</p>
                        <p><strong>No LinkedIn post yet</strong>.</p>
                    </div>
                </div>
                <!-- Project 6 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>FIFO-UVM Verification</h3>
                        <p><i class="far fa-calendar-alt"></i> October 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Implemented verification code using UVM for FIFO design; ensured 100% functional coverage.</p>
                        <p><strong>Key technologies used:</strong> SystemVerilog HDL, UVM, Questa-sim.</p>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_fifouvmproject-activity-7251369057122213888-CN2K?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Project 5 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>FIFO Verification</h3>
                        <p><i class="far fa-calendar-alt"></i> October 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Implemented custom verification environment for FIFO design; ensured 100% functional coverage.</p>
                        <p><strong>Key technologies used:</strong> SystemVerilog HDL, Questa-sim.</p>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_fifoproject-activity-7245900629582221313-ELs5?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Project 4 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>SPI Communication Design</h3>
                        <p><i class="far fa-calendar-alt"></i> September 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Developed SPI for synchronous data transfer between devices using Verilog HDL.</p>
                        <p><strong>Key technologies used:</strong> Verilog HDL, Questa-sim, Vivado.</p>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_spi-activity-7228377200599662592-19Ms?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Project 3 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>DSP48A1 Implementation</h3>
                        <p><i class="far fa-calendar-alt"></i> September 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Designed a DSP48A1 slice for Spartan-6 FPGAs, enhancing math-intensive application performance.</p>
                        <p><strong>Key technologies used:</strong> Verilog HDL, Questa-sim, Vivado.</p>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_dsp48a1-activity-7225625310409441280-4OYu?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Project 2 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>Analog IC Designs (OTA)</h3>
                        <p><i class="far fa-calendar-alt"></i> September 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Designed various OTAs (Folded cascode, Miller, 5T) using gm/id methodology; sized to meet specifications with ADTsizing and Xschem.</p>
                        <p><strong>Key technologies used:</strong> ADTsizing tool, Xschem, Cadence Virtuoso.</p>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_folded-ota-with-cmfb-activity-7238524000723709953-wKkb?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Project 1 -->
                <div class="project-item card collapsible">
                    <div class="collapsible-header">
                        <h3>MIPS Processor Design</h3>
                        <p><i class="far fa-calendar-alt"></i> February 2023</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <p>Developed a 32-bit single-cycle MIPS processor executing R, I, J instructions using Verilog HDL.</p>
                        <p><strong>Key technologies used:</strong> Verilog HDL, Questa-sim, Quartus Prime.</p>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_digitaldesign-mips-mipsprocessor-activity-7161372291828789249-rW5_?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
            </div>
        </section>

        <!-- Certifications Section -->
        <section id="certifications">
            <h2><i class="fas fa-certificate"></i> Certifications</h2>
            <div class="section-content">
                <!-- Certification Items with Collapsible Links -->
                <!-- Certification 1 -->
                <div class="certification-item card collapsible">
                    <div class="collapsible-header">
                        <h3>Digital Design (Kareem Waseem diploma)</h3>
                        <p><i class="far fa-calendar-alt"></i> Jul 2024 – Aug 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <ul>
                            <li>Proficient in Digital/RTL Design fundamentals, Verilog, synthesis constructs, and FPGA design flow, including Vivado with IP catalog and debug cores.</li>
                            <li>Experienced in Static Timing Analysis (STA), clock domain crossing techniques, low power design strategies, and Formal Verification, including Static Linting.</li>
                            <li>Familiar with simulation tools like QuestaSim, FPGA architecture, prototyping, and partitioning challenges.</li>
                        </ul>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_digitaldesigncer-activity-7231268722257125376-Y0mp?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Certification 2 -->
                <div class="certification-item card collapsible">
                    <div class="collapsible-header">
                        <h3>Digital Verification (Kareem Waseem diploma)</h3>
                        <p><i class="far fa-calendar-alt"></i> Sep 2024 – Oct 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <ul>
                            <li>Proficient in SystemVerilog datatypes, threading, interfaces, subroutines, and Object-Oriented Programming (OOP) principles.</li>
                            <li>Experienced in developing verification plans, extracting design requirements, functional coverage models, SystemVerilog assertions, and constrained random stimulus generation.</li>
                            <li>Knowledgeable in UVM structures, components, sequences, configuration, phasing, TLM, and factory, with simulation-based verification techniques, and basic understanding of formal verification, FPGA prototyping, and emulators.</li>
                        </ul>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_digital-verification-activity-7254161900941312000-U4YY?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Certification 3 -->
                <div class="certification-item card collapsible">
                    <div class="collapsible-header">
                        <h3>Analog IC Design (ITI)</h3>
                        <p><i class="far fa-calendar-alt"></i> Jul 2024 – Sep 2024</p>
                        <i class="fas fa-chevron-down"></i>
                    </div>
                    <div class="collapsible-content">
                        <ul>
                            <li>Specialized in Analog IC Design using Cadence Virtuoso and ADTsizing tools.</li>
                            <li>Using modern methodologies like gm/id.</li>
                        </ul>
                        <p><a href="https://www.linkedin.com/posts/abdelrahman-mohamed-053047274_analogdesign-icdesign-professionaldevelopment-activity-7240490737136504832--z_b?utm_source=share&utm_medium=member_desktop" target="_blank">View LinkedIn Post</a></p>
                    </div>
                </div>
                <!-- Additional certifications can be added similarly -->
            </div>
        </section>

        <!-- Skills Section -->
        <section id="skills">
            <h2><i class="fas fa-laptop-code"></i> Skills</h2>
            <div class="section-content">
                <div class="skills-grid">
                    <div class="skill-category card">
                        <h3>Programming Languages</h3>
                        <ul>
                            <li>Verilog</li>
                            <li>SystemVerilog</li>
                            <li>C++</li>
                            <li>Matlab</li>
                            <li>Python</li>
                            <li>HTML</li>
                            <li>CSS</li>
                            <li>JavaScript</li>
                        </ul>
                    </div>
                    <div class="skill-category card">
                        <h3>Tools</h3>
                        <ul>
                            <li>Questa-sim</li>
                            <li>Quartus Prime</li>
                            <li>Vivado</li>
                            <li>Cadence Virtuoso</li>
                            <li>Xschem</li>
                            <li>ADTsizing</li>
                        </ul>
                    </div>
                    <div class="skill-category card">
                        <h3>Soft Skills</h3>
                        <ul>
                            <li>Problem-solving</li>
                            <li>Teamwork</li>
                            <li>Attention to detail</li>
                            <li>Quick learner</li>
                        </ul>
                    </div>
                </div>
            </div>
        </section>

        <!-- Languages Section -->
        <section id="languages">
            <h2><i class="fas fa-language"></i> Languages</h2>
            <div class="section-content">
                <div class="language-item card">
                    <ul>
                        <li><strong>Arabic:</strong> Native</li>
                        <li><strong>English:</strong> C1</li>
                        <li><strong>German:</strong> A2</li>
                    </ul>
                </div>
            </div>
        </section>

    </main>

    <!-- Back to Top Button -->
    <button id="backToTop"><i class="fas fa-arrow-up"></i></button>

    <!-- Footer -->
    <footer>
        <div class="container">
            <p>&copy; 2023 Abdelrahman Mohamed Ragab</p>
        </div>
    </footer>

    <!-- Link to JavaScript -->
    <script src="script.js"></script>
</body>
</html>