#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb 26 19:25:04 2025
# Process ID: 18496
# Current directory: C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21800 C:\Users\PC\Downloads\Zybo-Z7-10-DMA-hw.xpr\hw\hw.xpr
# Log file: C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/vivado.log
# Journal file: C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17584-WK142/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_dma_0_0
system_xbar_1
system_axi_mem_intercon_0
system_axi_gpio_0_0
system_auto_us_1
system_axi_iic_0_0
system_auto_pc_0
system_xbar_0
system_auto_us_0
system_auto_pc_1
system_ps7_0_axi_periph_0
system_xlconcat_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1098.164 ; gain = 2.812
update_compile_order -fileset sources_1
reset_run system_rst_ps7_0_100M_0_synth_1
launch_runs system_rst_ps7_0_100M_0_synth_1
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Wed Feb 26 19:26:21 2025] Launched system_rst_ps7_0_100M_0_synth_1...
Run output will be captured here: C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
wait_on_run system_rst_ps7_0_100M_0_synth_1
[Wed Feb 26 19:26:21 2025] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Wed Feb 26 19:26:26 2025] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Wed Feb 26 19:26:31 2025] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Wed Feb 26 19:26:36 2025] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Wed Feb 26 19:26:46 2025] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...

*** Running vivado
    with args -log system_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rst_ps7_0_100M_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_rst_ps7_0_100M_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_rst_ps7_0_100M_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1116.113 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_0' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_100M_0' (7#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1121.359 ; gain = 5.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1121.359 ; gain = 5.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1121.359 ; gain = 5.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'U0'
Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1234.941 ; gain = 12.426
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.941 ; gain = 118.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.941 ; gain = 118.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_rst_ps7_0_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.941 ; gain = 118.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.941 ; gain = 118.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.941 ; gain = 118.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.941 ; gain = 118.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1234.941 ; gain = 118.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.270 ; gain = 6.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.270 ; gain = 120.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1236.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.273 ; gain = 135.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_rst_ps7_0_100M_0_synth_1/system_rst_ps7_0_100M_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_rst_ps7_0_100M_0, cache-ID = 356f1d9a8137b0cd
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_rst_ps7_0_100M_0_synth_1/system_rst_ps7_0_100M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_rst_ps7_0_100M_0_utilization_synth.rpt -pb system_rst_ps7_0_100M_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 19:26:45 2025...
[Wed Feb 26 19:26:46 2025] system_rst_ps7_0_100M_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1102.469 ; gain = 0.000
WARNING: [Vivado 12-4144] IP run system_auto_pc_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run system_xbar_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
reset_run system_processing_system7_0_0_synth_1
launch_runs system_processing_system7_0_0_synth_1
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Wed Feb 26 19:26:47 2025] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_processing_system7_0_0_synth_1/runme.log
wait_on_run system_processing_system7_0_0_synth_1
[Wed Feb 26 19:26:47 2025] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Wed Feb 26 19:26:52 2025] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Wed Feb 26 19:26:57 2025] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Wed Feb 26 19:27:02 2025] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Wed Feb 26 19:27:12 2025] Waiting for system_processing_system7_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_processing_system7_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_processing_system7_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_processing_system7_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1116.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 4 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:62034]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (5#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.234 ; gain = 19.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.234 ; gain = 19.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1136.234 ; gain = 19.578
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1136.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_processing_system7_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_processing_system7_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_processing_system7_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_processing_system7_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1169.523 ; gain = 4.078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.523 ; gain = 52.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.523 ; gain = 52.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_processing_system7_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.523 ; gain = 52.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.523 ; gain = 52.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.523 ; gain = 52.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1345.750 ; gain = 229.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1365.539 ; gain = 248.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1376.926 ; gain = 260.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |    24|
|4     |PS7   |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1384.219 ; gain = 234.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.219 ; gain = 267.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1384.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1402.277 ; gain = 285.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_processing_system7_0_0_synth_1/system_processing_system7_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_processing_system7_0_0, cache-ID = 9b6f81b65c148743
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_processing_system7_0_0_synth_1/system_processing_system7_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_processing_system7_0_0_utilization_synth.rpt -pb system_processing_system7_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 19:27:08 2025...
[Wed Feb 26 19:27:12 2025] system_processing_system7_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1102.469 ; gain = 0.000
WARNING: [Vivado 12-4144] IP run system_axi_gpio_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run system_auto_pc_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run system_axi_dma_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run system_axi_iic_0_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run system_xbar_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run system_auto_us_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run system_auto_us_1_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
reset_run system_d_axi_i2s_audio_0_0_synth_1
launch_runs system_d_axi_i2s_audio_0_0_synth_1
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/system_d_axi_i2s_audio_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
[Wed Feb 26 19:27:12 2025] Launched system_d_axi_i2s_audio_0_0_synth_1...
Run output will be captured here: C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/runme.log
wait_on_run system_d_axi_i2s_audio_0_0_synth_1
[Wed Feb 26 19:27:13 2025] Waiting for system_d_axi_i2s_audio_0_0_synth_1 to finish...
[Wed Feb 26 19:27:18 2025] Waiting for system_d_axi_i2s_audio_0_0_synth_1 to finish...
[Wed Feb 26 19:27:23 2025] Waiting for system_d_axi_i2s_audio_0_0_synth_1 to finish...
[Wed Feb 26 19:27:28 2025] Waiting for system_d_axi_i2s_audio_0_0_synth_1 to finish...
[Wed Feb 26 19:27:38 2025] Waiting for system_d_axi_i2s_audio_0_0_synth_1 to finish...
[Wed Feb 26 19:27:48 2025] Waiting for system_d_axi_i2s_audio_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_d_axi_i2s_audio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_d_axi_i2s_audio_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_d_axi_i2s_audio_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_d_axi_i2s_audio_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23828
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1118.426 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_d_axi_i2s_audio_0_0' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/synth/system_d_axi_i2s_audio_0_0.vhd:102]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXI_STREAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_L_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'd_axi_i2s_audio_v2_0' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0.vhd:6' bound to instance 'U0' of component 'd_axi_i2s_audio_v2_0' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/synth/system_d_axi_i2s_audio_0_0.vhd:212]
INFO: [Synth 8-638] synthesizing module 'd_axi_i2s_audio_v2_0' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0.vhd:73]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_AXI_STREAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_L_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_L_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_STREAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'd_axi_i2s_audio_v2_0_AXI_L' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0_AXI_L.vhd:6' bound to instance 'd_axi_i2s_audio_v2_0_AXI_L_inst' of component 'd_axi_i2s_audio_v2_0_AXI_L' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0.vhd:142]
INFO: [Synth 8-638] synthesizing module 'd_axi_i2s_audio_v2_0_AXI_L' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0_AXI_L.vhd:111]
	Parameter C_AXI_STREAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_rx_tx' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:27' bound to instance 'Inst_I2sCtl' of component 'i2s_rx_tx' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0_AXI_L.vhd:378]
INFO: [Synth 8-638] synthesizing module 'i2s_rx_tx' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:100]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_ctl' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_ctl.vhd:36' bound to instance 'Inst_I2sRxTx' of component 'i2s_ctl' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:238]
INFO: [Synth 8-638] synthesizing module 'i2s_ctl' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_ctl.vhd:67]
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_ctl' (1#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_ctl.vhd:67]
INFO: [Synth 8-3491] module 'fifo_4' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/synth/fifo_4.vhd:59' bound to instance 'Inst_Sampling' of component 'fifo_4' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:272]
INFO: [Synth 8-638] synthesizing module 'fifo_4' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/synth/fifo_4.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/276e/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/synth/fifo_4.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (2#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (3#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (15#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_4' (29#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/synth/fifo_4.vhd:73]
INFO: [Synth 8-3491] module 'fifo_32' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/synth/fifo_32.vhd:59' bound to instance 'Inst_I2sTxFifo' of component 'fifo_32' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:287]
INFO: [Synth 8-638] synthesizing module 'fifo_32' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/synth/fifo_32.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 24 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 24 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4093 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4092 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/276e/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/synth/fifo_32.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized2' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized2' (29#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_32' (30#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/synth/fifo_32.vhd:73]
INFO: [Synth 8-3491] module 'fifo_32' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/synth/fifo_32.vhd:59' bound to instance 'Inst_I2sRxFifo' of component 'fifo_32' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:314]
INFO: [Synth 8-3491] module 'DCM' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/DCM.vhd:74' bound to instance 'Inst_Dcm' of component 'DCM' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:347]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_DCM' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/DCM.vhd:86]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 51 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 83 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'plle2_adv_inst' to cell 'PLLE2_ADV' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/DCM.vhd:127]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/DCM.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_DCM' (31#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/DCM.vhd:86]
INFO: [Synth 8-3491] module 'Sync_ff' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/Sync_ff.vhd:23' bound to instance 'Inst_SyncBit_RX_RS' of component 'Sync_ff' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:359]
INFO: [Synth 8-638] synthesizing module 'Sync_ff' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/Sync_ff.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Sync_ff' (32#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/Sync_ff.vhd:34]
INFO: [Synth 8-3491] module 'Sync_ff' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/Sync_ff.vhd:23' bound to instance 'Inst_SyncBit_TX_RS' of component 'Sync_ff' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:368]
INFO: [Synth 8-3491] module 'Sync_ff' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/Sync_ff.vhd:23' bound to instance 'Inst_SyncBit_CTL_MM' of component 'Sync_ff' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:377]
INFO: [Synth 8-3491] module 'rst_sync' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/rst_sync.vhd:37' bound to instance 'Inst_Rst_Sync_TX_RST' of component 'rst_sync' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:386]
INFO: [Synth 8-638] synthesizing module 'rst_sync' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/rst_sync.vhd:43]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst_1' to cell 'FDPE' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/rst_sync.vhd:50]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst_2' to cell 'FDPE' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/rst_sync.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'rst_sync' (33#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/rst_sync.vhd:43]
INFO: [Synth 8-3491] module 'rst_sync' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/rst_sync.vhd:37' bound to instance 'Inst_Rst_Sync_RST' of component 'rst_sync' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:395]
INFO: [Synth 8-3491] module 'Sync_ff' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/Sync_ff.vhd:23' bound to instance 'Inst_SyncBit_Tx_Empty' of component 'Sync_ff' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:404]
INFO: [Synth 8-3491] module 'Sync_ff' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/Sync_ff.vhd:23' bound to instance 'Inst_SyncBit_Rx_Full' of component 'Sync_ff' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:413]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx_tx' (34#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_rx_tx.vhd:100]
	Parameter C_AXI_STREAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_stream' declared at 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_stream.vhd:30' bound to instance 'Inst_I2sStream' of component 'i2s_stream' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0_AXI_L.vhd:433]
INFO: [Synth 8-638] synthesizing module 'i2s_stream' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_stream.vhd:77]
	Parameter C_AXI_STREAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_stream' (35#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/i2s_stream.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'd_axi_i2s_audio_v2_0_AXI_L' (36#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0_AXI_L.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'd_axi_i2s_audio_v2_0' (37#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/3bba/src/d_axi_i2s_audio_v2_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'system_d_axi_i2s_audio_0_0' (38#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/synth/system_d_axi_i2s_audio_0_0.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1519.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'U0'
Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_d_axi_i2s_audio_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_d_axi_i2s_audio_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_d_axi_i2s_audio_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_d_axi_i2s_audio_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_d_axi_i2s_audio_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_d_axi_i2s_audio_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1519.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1519.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_RST. (constraint file  c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Rst_Sync_TX_RST. (constraint file  c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc, line 4).
WARNING: set_property ASYNC_REG could not find object (constraint file  c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc, line 4).
WARNING: set_property ASYNC_REG could not find object (constraint file  c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc, line 4).
WARNING: set_property ASYNC_REG could not find object (constraint file  c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc, line 4).
WARNING: set_property ASYNC_REG could not find object (constraint file  c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0. (constraint file  C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0. (constraint file  C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0. (constraint file  C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/dont_touch.xdc, line 20).
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/dont_touch.xdc, line 27).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     12 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 162   
+---Registers : 
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               12 Bit    Registers := 22    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 22    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 13    
	   9 Input   32 Bit        Muxes := 8     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin d_axi_i2s_audio_v2_0_AXI_L_inst/DBG_RX_FIFO_FULL_O_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    32|
|3     |LUT1      |    90|
|4     |LUT2      |   128|
|5     |LUT3      |    57|
|6     |LUT4      |   153|
|7     |LUT5      |    78|
|8     |LUT6      |   149|
|9     |MUXCY     |    48|
|10    |ODDR      |     1|
|11    |PLLE2_ADV |     1|
|12    |RAMB18E1  |     1|
|13    |RAMB36E1  |     6|
|14    |FDCE      |   149|
|15    |FDPE      |    58|
|16    |FDRE      |   782|
|17    |FDSE      |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1519.895 ; gain = 401.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1519.895 ; gain = 401.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1519.895 ; gain = 401.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1519.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1519.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1519.895 ; gain = 401.469
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/system_d_axi_i2s_audio_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_d_axi_i2s_audio_0_0, cache-ID = 48b580599e629992
INFO: [Coretcl 2-1174] Renamed 107 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.runs/system_d_axi_i2s_audio_0_0_synth_1/system_d_axi_i2s_audio_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_d_axi_i2s_audio_0_0_utilization_synth.rpt -pb system_d_axi_i2s_audio_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 19:27:49 2025...
[Wed Feb 26 19:27:53 2025] system_d_axi_i2s_audio_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1102.469 ; gain = 0.000
WARNING: [Vivado 12-4173] The following IPs are not generated and locked, no out-of-context (OOC) run will be created. Please select 'Report IP Status' from 'Tools/Report' or run Tcl command 'report_ip_status' for more information.
C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/system.bd

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: system_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1631.609 ; gain = 261.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1614]
INFO: [Synth 8-6157] synthesizing module 'system_axi_dma_0_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_dma_0_0' (2#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1928]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1928]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1928]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'system_axi_dma_0_0' has 64 connections declared, but only 61 given [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1928]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (3#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_0_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_0_0' (4#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2012]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'system_axi_iic_0_0' has 27 connections declared, but only 26 given [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2012]
INFO: [Synth 8-6157] synthesizing module 'system_axi_mem_intercon_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2401]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TEAG88' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (5#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TEAG88' (6#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1P403ZT' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1257]
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_0' (7#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1384]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_0' has 34 connections declared, but only 33 given [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1384]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1P403ZT' (8#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1257]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_VQ497S' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1420]
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_1' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_1' (9#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_us_1' is unconnected for instance 'auto_us' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1571]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_1' has 40 connections declared, but only 39 given [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1571]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_VQ497S' (10#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1420]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (11#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'system_xbar_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2984]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'system_xbar_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3001]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'system_xbar_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3002]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'system_xbar_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3004]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'system_xbar_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3005]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'system_xbar_0' is unconnected for instance 'xbar' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2934]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'system_xbar_0' is unconnected for instance 'xbar' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2934]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_0' has 78 connections declared, but only 76 given [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2934]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_mem_intercon_0' (12#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2401]
INFO: [Synth 8-6157] synthesizing module 'system_d_axi_i2s_audio_0_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_d_axi_i2s_audio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_d_axi_i2s_audio_0_0' (13#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_d_axi_i2s_audio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (14#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2157]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2157]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2157]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2157]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2157]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2157]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'system_processing_system7_0_0' has 111 connections declared, but only 105 given [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2157]
INFO: [Synth 8-6157] synthesizing module 'system_ps7_0_axi_periph_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3013]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1H7AUOX' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1H7AUOX' (15#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4Y7TYO' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:549]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4Y7TYO' (16#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:549]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_FKL2TE' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:681]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_FKL2TE' (17#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:681]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_15QZ4LV' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:827]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_15QZ4LV' (18#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:827]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11SE3QO' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:952]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (19#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11SE3QO' (20#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:952]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (21#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (12) of module 'system_xbar_1' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3806]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'system_xbar_1' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3810]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (16) of module 'system_xbar_1' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3822]
INFO: [Synth 8-6155] done synthesizing module 'system_ps7_0_axi_periph_0' (22#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:3013]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps7_0_100M_0' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps7_0_100M_0' (23#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/.Xil/Vivado-18496-DESKTOP-Q9BDHI2/realtime/system_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2383]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2383]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2383]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'system_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:2383]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (24#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (25#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (26#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (27#1) [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system' (28#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/synth/system.v:1614]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (29#1) [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.633 ; gain = 318.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.633 ; gain = 318.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.633 ; gain = 318.961
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0.dcp' for cell 'system_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/system_d_axi_i2s_audio_0_0.dcp' for cell 'system_i/d_axi_i2s_audio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1688.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/d_axi_i2s_audio.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/constrs_1/imports/constraints/zybo-z7-dma.xdc]
Finished Parsing XDC File [C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/constrs_1/imports/constraints/zybo-z7-dma.xdc]
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_4/fifo_4_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Sampling/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxFifo/U0'
Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
Finished Parsing XDC File [c:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_d_axi_i2s_audio_0_0/src/fifo_32/fifo_32_clocks.xdc] for cell 'system_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sTxFifo/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 4 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1862.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.555 ; gain = 643.883
83 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2013.555 ; gain = 911.086
open_bd_design {C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:user:d_axi_i2s_audio:2.0 - d_axi_i2s_audio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <system> from block design file <C:/Users/PC/Downloads/Zybo-Z7-10-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2213.668 ; gain = 98.160
