// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Fri Mar  1 09:44:59 2024
// Host        : LAPTOP-90IBO783 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_v_tpg_0_0_sim_netlist.v
// Design      : design_1_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_tpg_0_0_v_tpg,Vivado 2023.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148500000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "6'b000001" *) 
  (* ap_ST_fsm_state2 = "6'b000010" *) 
  (* ap_ST_fsm_state3 = "6'b000100" *) 
  (* ap_ST_fsm_state4 = "6'b001000" *) 
  (* ap_ST_fsm_state5 = "6'b010000" *) 
  (* ap_ST_fsm_state6 = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi
   (SS,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    ap_start,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_height_reg[15]_0 ,
    \int_width_reg[15]_0 ,
    \int_bckgndId_reg[7]_0 ,
    \int_ovrlayId_reg[7]_0 ,
    \int_maskId_reg[7]_0 ,
    \int_motionSpeed_reg[7]_0 ,
    \int_colorFormat_reg[7]_0 ,
    \int_crossHairX_reg[15]_0 ,
    \int_crossHairY_reg[15]_0 ,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \int_ZplateVerContStart_reg[15]_0 ,
    \int_ZplateVerContDelta_reg[15]_0 ,
    \int_boxSize_reg[15]_0 ,
    \int_boxColorR_reg[7]_0 ,
    \int_boxColorG_reg[7]_0 ,
    \int_boxColorB_reg[7]_0 ,
    \int_dpYUVCoef_reg[7]_0 ,
    \int_field_id_reg[15]_0 ,
    \int_bck_motion_en_reg[15]_0 ,
    D,
    s_axi_CTRL_RDATA,
    ap_clk,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    Q,
    ap_rst_n,
    s_axi_CTRL_AWVALID,
    ap_done,
    s_axi_CTRL_AWADDR);
  output [0:0]SS;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output ap_start;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [15:0]\int_height_reg[15]_0 ;
  output [15:0]\int_width_reg[15]_0 ;
  output [7:0]\int_bckgndId_reg[7]_0 ;
  output [7:0]\int_ovrlayId_reg[7]_0 ;
  output [7:0]\int_maskId_reg[7]_0 ;
  output [7:0]\int_motionSpeed_reg[7]_0 ;
  output [7:0]\int_colorFormat_reg[7]_0 ;
  output [15:0]\int_crossHairX_reg[15]_0 ;
  output [15:0]\int_crossHairY_reg[15]_0 ;
  output [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  output [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [15:0]\int_boxSize_reg[15]_0 ;
  output [7:0]\int_boxColorR_reg[7]_0 ;
  output [7:0]\int_boxColorG_reg[7]_0 ;
  output [7:0]\int_boxColorB_reg[7]_0 ;
  output [7:0]\int_dpYUVCoef_reg[7]_0 ;
  output [15:0]\int_field_id_reg[15]_0 ;
  output [15:0]\int_bck_motion_en_reg[15]_0 ;
  output [0:0]D;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input s_axi_CTRL_ARVALID;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_RREADY;
  input [15:0]s_axi_CTRL_WDATA;
  input [1:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input [0:0]Q;
  input ap_rst_n;
  input s_axi_CTRL_AWVALID;
  input ap_done;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_3;
  wire auto_restart_status_reg_n_3;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateHorContStart0;
  wire \int_ZplateHorContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_3 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_3;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_3 ;
  wire \int_bck_motion_en[15]_i_3_n_3 ;
  wire [15:0]\int_bck_motion_en_reg[15]_0 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_3 ;
  wire [7:0]\int_bckgndId_reg[7]_0 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorB_reg[7]_0 ;
  wire \int_boxColorB_reg_n_3_[10] ;
  wire \int_boxColorB_reg_n_3_[11] ;
  wire \int_boxColorB_reg_n_3_[12] ;
  wire \int_boxColorB_reg_n_3_[13] ;
  wire \int_boxColorB_reg_n_3_[14] ;
  wire \int_boxColorB_reg_n_3_[15] ;
  wire \int_boxColorB_reg_n_3_[8] ;
  wire \int_boxColorB_reg_n_3_[9] ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorG_reg[7]_0 ;
  wire \int_boxColorG_reg_n_3_[10] ;
  wire \int_boxColorG_reg_n_3_[11] ;
  wire \int_boxColorG_reg_n_3_[12] ;
  wire \int_boxColorG_reg_n_3_[13] ;
  wire \int_boxColorG_reg_n_3_[14] ;
  wire \int_boxColorG_reg_n_3_[15] ;
  wire \int_boxColorG_reg_n_3_[8] ;
  wire \int_boxColorG_reg_n_3_[9] ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_3 ;
  wire [7:0]\int_boxColorR_reg[7]_0 ;
  wire \int_boxColorR_reg_n_3_[10] ;
  wire \int_boxColorR_reg_n_3_[11] ;
  wire \int_boxColorR_reg_n_3_[12] ;
  wire \int_boxColorR_reg_n_3_[13] ;
  wire \int_boxColorR_reg_n_3_[14] ;
  wire \int_boxColorR_reg_n_3_[15] ;
  wire \int_boxColorR_reg_n_3_[8] ;
  wire \int_boxColorR_reg_n_3_[9] ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_3 ;
  wire [15:0]\int_boxSize_reg[15]_0 ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_3 ;
  wire [7:0]\int_colorFormat_reg[7]_0 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_3 ;
  wire [15:0]\int_crossHairX_reg[15]_0 ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_3 ;
  wire [15:0]\int_crossHairY_reg[15]_0 ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_3 ;
  wire \int_dpDynamicRange_reg_n_3_[0] ;
  wire \int_dpDynamicRange_reg_n_3_[1] ;
  wire \int_dpDynamicRange_reg_n_3_[2] ;
  wire \int_dpDynamicRange_reg_n_3_[3] ;
  wire \int_dpDynamicRange_reg_n_3_[4] ;
  wire \int_dpDynamicRange_reg_n_3_[5] ;
  wire \int_dpDynamicRange_reg_n_3_[6] ;
  wire \int_dpDynamicRange_reg_n_3_[7] ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_3 ;
  wire [7:0]\int_dpYUVCoef_reg[7]_0 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_3 ;
  wire [15:0]\int_field_id_reg[15]_0 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_i_3_n_3;
  wire int_gie_reg_n_3;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_3 ;
  wire [15:0]\int_height_reg[15]_0 ;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire \int_isr_reg_n_3_[1] ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_3 ;
  wire [7:0]\int_maskId_reg[7]_0 ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_3 ;
  wire [7:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_3 ;
  wire [7:0]\int_ovrlayId_reg[7]_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_3;
  wire int_task_ap_done_i_2_n_3;
  wire int_task_ap_done_i_3_n_3;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_3 ;
  wire [15:0]\int_width_reg[15]_0 ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_21_in;
  wire [1:0]rdata;
  wire \rdata[0]_i_10_n_3 ;
  wire \rdata[0]_i_11_n_3 ;
  wire \rdata[0]_i_12_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_7_n_3 ;
  wire \rdata[0]_i_8_n_3 ;
  wire \rdata[0]_i_9_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[10]_i_2_n_3 ;
  wire \rdata[10]_i_3_n_3 ;
  wire \rdata[10]_i_4_n_3 ;
  wire \rdata[10]_i_5_n_3 ;
  wire \rdata[10]_i_6_n_3 ;
  wire \rdata[10]_i_7_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[11]_i_2_n_3 ;
  wire \rdata[11]_i_3_n_3 ;
  wire \rdata[11]_i_4_n_3 ;
  wire \rdata[11]_i_5_n_3 ;
  wire \rdata[11]_i_6_n_3 ;
  wire \rdata[11]_i_7_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[12]_i_2_n_3 ;
  wire \rdata[12]_i_3_n_3 ;
  wire \rdata[12]_i_4_n_3 ;
  wire \rdata[12]_i_5_n_3 ;
  wire \rdata[12]_i_6_n_3 ;
  wire \rdata[12]_i_7_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[13]_i_2_n_3 ;
  wire \rdata[13]_i_3_n_3 ;
  wire \rdata[13]_i_4_n_3 ;
  wire \rdata[13]_i_5_n_3 ;
  wire \rdata[13]_i_6_n_3 ;
  wire \rdata[13]_i_7_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[14]_i_2_n_3 ;
  wire \rdata[14]_i_3_n_3 ;
  wire \rdata[14]_i_4_n_3 ;
  wire \rdata[14]_i_5_n_3 ;
  wire \rdata[14]_i_6_n_3 ;
  wire \rdata[14]_i_7_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[15]_i_3_n_3 ;
  wire \rdata[15]_i_4_n_3 ;
  wire \rdata[15]_i_5_n_3 ;
  wire \rdata[15]_i_6_n_3 ;
  wire \rdata[15]_i_7_n_3 ;
  wire \rdata[15]_i_8_n_3 ;
  wire \rdata[15]_i_9_n_3 ;
  wire \rdata[1]_i_10_n_3 ;
  wire \rdata[1]_i_11_n_3 ;
  wire \rdata[1]_i_12_n_3 ;
  wire \rdata[1]_i_13_n_3 ;
  wire \rdata[1]_i_14_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_7_n_3 ;
  wire \rdata[1]_i_8_n_3 ;
  wire \rdata[1]_i_9_n_3 ;
  wire \rdata[2]_i_10_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[2]_i_7_n_3 ;
  wire \rdata[2]_i_8_n_3 ;
  wire \rdata[2]_i_9_n_3 ;
  wire \rdata[3]_i_10_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[3]_i_4_n_3 ;
  wire \rdata[3]_i_7_n_3 ;
  wire \rdata[3]_i_8_n_3 ;
  wire \rdata[3]_i_9_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[4]_i_2_n_3 ;
  wire \rdata[4]_i_3_n_3 ;
  wire \rdata[4]_i_4_n_3 ;
  wire \rdata[4]_i_5_n_3 ;
  wire \rdata[4]_i_6_n_3 ;
  wire \rdata[4]_i_7_n_3 ;
  wire \rdata[4]_i_8_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[5]_i_4_n_3 ;
  wire \rdata[5]_i_5_n_3 ;
  wire \rdata[5]_i_6_n_3 ;
  wire \rdata[5]_i_7_n_3 ;
  wire \rdata[5]_i_8_n_3 ;
  wire \rdata[5]_i_9_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[6]_i_2_n_3 ;
  wire \rdata[6]_i_3_n_3 ;
  wire \rdata[6]_i_4_n_3 ;
  wire \rdata[6]_i_5_n_3 ;
  wire \rdata[6]_i_6_n_3 ;
  wire \rdata[6]_i_7_n_3 ;
  wire \rdata[6]_i_8_n_3 ;
  wire \rdata[7]_i_10_n_3 ;
  wire \rdata[7]_i_11_n_3 ;
  wire \rdata[7]_i_12_n_3 ;
  wire \rdata[7]_i_13_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_4_n_3 ;
  wire \rdata[7]_i_5_n_3 ;
  wire \rdata[7]_i_6_n_3 ;
  wire \rdata[7]_i_7_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[8]_i_2_n_3 ;
  wire \rdata[8]_i_3_n_3 ;
  wire \rdata[8]_i_4_n_3 ;
  wire \rdata[8]_i_5_n_3 ;
  wire \rdata[8]_i_6_n_3 ;
  wire \rdata[8]_i_7_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata[9]_i_3_n_3 ;
  wire \rdata[9]_i_4_n_3 ;
  wire \rdata[9]_i_5_n_3 ;
  wire \rdata[9]_i_6_n_3 ;
  wire \rdata[9]_i_7_n_3 ;
  wire \rdata[9]_i_8_n_3 ;
  wire \rdata_reg[0]_i_2_n_3 ;
  wire \rdata_reg[0]_i_3_n_3 ;
  wire \rdata_reg[0]_i_5_n_3 ;
  wire \rdata_reg[0]_i_6_n_3 ;
  wire \rdata_reg[1]_i_2_n_3 ;
  wire \rdata_reg[1]_i_3_n_3 ;
  wire \rdata_reg[1]_i_5_n_3 ;
  wire \rdata_reg[1]_i_6_n_3 ;
  wire \rdata_reg[2]_i_2_n_3 ;
  wire \rdata_reg[2]_i_5_n_3 ;
  wire \rdata_reg[2]_i_6_n_3 ;
  wire \rdata_reg[3]_i_2_n_3 ;
  wire \rdata_reg[3]_i_5_n_3 ;
  wire \rdata_reg[3]_i_6_n_3 ;
  wire \rdata_reg[5]_i_2_n_3 ;
  wire \rdata_reg[5]_i_3_n_3 ;
  wire \rdata_reg[7]_i_3_n_3 ;
  wire \rdata_reg[7]_i_8_n_3 ;
  wire \rdata_reg[7]_i_9_n_3 ;
  wire \rdata_reg[9]_i_2_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire \waddr_reg_n_3_[6] ;
  wire \waddr_reg_n_3_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BVALID),
        .I3(s_axi_CTRL_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_start),
        .I1(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_21_in[7]),
        .I1(ap_start),
        .I2(Q),
        .I3(auto_restart_status_reg_n_3),
        .O(auto_restart_status_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_3),
        .Q(auto_restart_status_reg_n_3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_3 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [0]),
        .O(int_ZplateHorContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [10]),
        .O(int_ZplateHorContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [11]),
        .O(int_ZplateHorContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [12]),
        .O(int_ZplateHorContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [13]),
        .O(int_ZplateHorContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [14]),
        .O(int_ZplateHorContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_ZplateHorContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_ZplateHorContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [15]),
        .O(int_ZplateHorContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [1]),
        .O(int_ZplateHorContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [2]),
        .O(int_ZplateHorContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [3]),
        .O(int_ZplateHorContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [4]),
        .O(int_ZplateHorContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [5]),
        .O(int_ZplateHorContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [6]),
        .O(int_ZplateHorContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [7]),
        .O(int_ZplateHorContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [8]),
        .O(int_ZplateHorContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [9]),
        .O(int_ZplateHorContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[0]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[10]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[11]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[12]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[13]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[14]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[15]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[1]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[2]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[3]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[4]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[5]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[6]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[7]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[8]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContStart[15]_i_1_n_3 ),
        .D(int_ZplateHorContStart0[9]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_3 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [14]),
        .O(int_ZplateVerContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ZplateVerContStart[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_3 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_21_in[2]),
        .R(SS));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(p_21_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_3),
        .Q(int_ap_ready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_21_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h00000020)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(p_21_in[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(p_21_in[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_bck_motion_en[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [15]),
        .O(int_bck_motion_en0[15]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_bck_motion_en[15]_i_3 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .O(\int_bck_motion_en[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [4]),
        .O(int_bck_motion_en0[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bck_motion_en_reg[15]_0 [7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_bck_motion_en_reg[15]_0 [9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[0]),
        .Q(\int_bck_motion_en_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[10]),
        .Q(\int_bck_motion_en_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[11]),
        .Q(\int_bck_motion_en_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[12]),
        .Q(\int_bck_motion_en_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[13]),
        .Q(\int_bck_motion_en_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[14]),
        .Q(\int_bck_motion_en_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[15]),
        .Q(\int_bck_motion_en_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[1]),
        .Q(\int_bck_motion_en_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[2]),
        .Q(\int_bck_motion_en_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[3]),
        .Q(\int_bck_motion_en_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[4]),
        .Q(\int_bck_motion_en_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[5]),
        .Q(\int_bck_motion_en_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[6]),
        .Q(\int_bck_motion_en_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[7]),
        .Q(\int_bck_motion_en_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[8]),
        .Q(\int_bck_motion_en_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_3 ),
        .D(int_bck_motion_en0[9]),
        .Q(\int_bck_motion_en_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [6]),
        .O(int_bckgndId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_bckgndId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[7]_0 [7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[0]),
        .Q(\int_bckgndId_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[1]),
        .Q(\int_bckgndId_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[2]),
        .Q(\int_bckgndId_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[3]),
        .Q(\int_bckgndId_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[4]),
        .Q(\int_bckgndId_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[5]),
        .Q(\int_bckgndId_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[6]),
        .Q(\int_bckgndId_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_3 ),
        .D(int_bckgndId0[7]),
        .Q(\int_bckgndId_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [0]),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[10] ),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[11] ),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[12] ),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[13] ),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[14] ),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_boxColorB[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[15] ),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [1]),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [2]),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [3]),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [4]),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [5]),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [6]),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [7]),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[8] ),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorB_reg_n_3_[9] ),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[10]),
        .Q(\int_boxColorB_reg_n_3_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[11]),
        .Q(\int_boxColorB_reg_n_3_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[12]),
        .Q(\int_boxColorB_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[13]),
        .Q(\int_boxColorB_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[14]),
        .Q(\int_boxColorB_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[15]),
        .Q(\int_boxColorB_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[8]),
        .Q(\int_boxColorB_reg_n_3_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_3 ),
        .D(int_boxColorB0[9]),
        .Q(\int_boxColorB_reg_n_3_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [0]),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[10] ),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[11] ),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[12] ),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[13] ),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[14] ),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_boxColorG[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorG[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[15] ),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [1]),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [2]),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [3]),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [4]),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [5]),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [6]),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [7]),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[8] ),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorG_reg_n_3_[9] ),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[0]),
        .Q(\int_boxColorG_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[10]),
        .Q(\int_boxColorG_reg_n_3_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[11]),
        .Q(\int_boxColorG_reg_n_3_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[12]),
        .Q(\int_boxColorG_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[13]),
        .Q(\int_boxColorG_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[14]),
        .Q(\int_boxColorG_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[15]),
        .Q(\int_boxColorG_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[1]),
        .Q(\int_boxColorG_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[2]),
        .Q(\int_boxColorG_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[3]),
        .Q(\int_boxColorG_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[4]),
        .Q(\int_boxColorG_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[5]),
        .Q(\int_boxColorG_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[6]),
        .Q(\int_boxColorG_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[7]),
        .Q(\int_boxColorG_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[8]),
        .Q(\int_boxColorG_reg_n_3_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_3 ),
        .D(int_boxColorG0[9]),
        .Q(\int_boxColorG_reg_n_3_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [0]),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[10] ),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[11] ),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[12] ),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[13] ),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[14] ),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_boxColorR[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[15] ),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [1]),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [2]),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [3]),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [4]),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [5]),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [6]),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [7]),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[8] ),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxColorR_reg_n_3_[9] ),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[10]),
        .Q(\int_boxColorR_reg_n_3_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[11]),
        .Q(\int_boxColorR_reg_n_3_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[12]),
        .Q(\int_boxColorR_reg_n_3_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[13]),
        .Q(\int_boxColorR_reg_n_3_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[14]),
        .Q(\int_boxColorR_reg_n_3_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[15]),
        .Q(\int_boxColorR_reg_n_3_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg[7]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[8]),
        .Q(\int_boxColorR_reg_n_3_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_3 ),
        .D(int_boxColorR0[9]),
        .Q(\int_boxColorR_reg_n_3_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [0]),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [10]),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [11]),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [12]),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [13]),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [14]),
        .O(int_boxSize0[14]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\int_bck_motion_en[15]_i_3_n_3 ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(\int_boxSize[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [15]),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [1]),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [2]),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [3]),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [4]),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [5]),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [6]),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[15]_0 [7]),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [8]),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[15]_0 [9]),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[15]),
        .Q(\int_boxSize_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_3 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [0]),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [6]),
        .O(int_colorFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_colorFormat[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[7]_0 [7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[0]),
        .Q(\int_colorFormat_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[1]),
        .Q(\int_colorFormat_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[2]),
        .Q(\int_colorFormat_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[3]),
        .Q(\int_colorFormat_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[4]),
        .Q(\int_colorFormat_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[5]),
        .Q(\int_colorFormat_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[6]),
        .Q(\int_colorFormat_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_3 ),
        .D(int_colorFormat0[7]),
        .Q(\int_colorFormat_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [0]),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [10]),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [11]),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [12]),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [13]),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [14]),
        .O(int_crossHairX0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_bck_motion_en[15]_i_3_n_3 ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_crossHairX[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [15]),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [1]),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [2]),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [3]),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [4]),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [5]),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [6]),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [7]),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [8]),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [9]),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[10]),
        .Q(\int_crossHairX_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[11]),
        .Q(\int_crossHairX_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[12]),
        .Q(\int_crossHairX_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[13]),
        .Q(\int_crossHairX_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[14]),
        .Q(\int_crossHairX_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[3]),
        .Q(\int_crossHairX_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[4]),
        .Q(\int_crossHairX_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[5]),
        .Q(\int_crossHairX_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[6]),
        .Q(\int_crossHairX_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[7]),
        .Q(\int_crossHairX_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[8]),
        .Q(\int_crossHairX_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_3 ),
        .D(int_crossHairX0[9]),
        .Q(\int_crossHairX_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [0]),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [10]),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [11]),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [12]),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [13]),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [14]),
        .O(int_crossHairY0[14]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\waddr_reg_n_3_[6] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_crossHairY[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [15]),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [1]),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [2]),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [3]),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [4]),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [5]),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [6]),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[15]_0 [7]),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [8]),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairY_reg[15]_0 [9]),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[0]),
        .Q(\int_crossHairY_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[10]),
        .Q(\int_crossHairY_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[11]),
        .Q(\int_crossHairY_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[12]),
        .Q(\int_crossHairY_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[13]),
        .Q(\int_crossHairY_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[14]),
        .Q(\int_crossHairY_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[15]),
        .Q(\int_crossHairY_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[1]),
        .Q(\int_crossHairY_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[2]),
        .Q(\int_crossHairY_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[6]),
        .Q(\int_crossHairY_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[7]),
        .Q(\int_crossHairY_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[8]),
        .Q(\int_crossHairY_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_3 ),
        .D(int_crossHairY0[9]),
        .Q(\int_crossHairY_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[0] ),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[1] ),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[2] ),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[3] ),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[4] ),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[5] ),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[6] ),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpDynamicRange[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_3_[7] ),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[0]),
        .Q(\int_dpDynamicRange_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[1]),
        .Q(\int_dpDynamicRange_reg_n_3_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[2]),
        .Q(\int_dpDynamicRange_reg_n_3_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[3]),
        .Q(\int_dpDynamicRange_reg_n_3_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[4]),
        .Q(\int_dpDynamicRange_reg_n_3_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[5]),
        .Q(\int_dpDynamicRange_reg_n_3_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[6]),
        .Q(\int_dpDynamicRange_reg_n_3_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_3 ),
        .D(int_dpDynamicRange0[7]),
        .Q(\int_dpDynamicRange_reg_n_3_[7] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[7] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_dpYUVCoef[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpYUVCoef_reg[7]_0 [7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[0]),
        .Q(\int_dpYUVCoef_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[1]),
        .Q(\int_dpYUVCoef_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[2]),
        .Q(\int_dpYUVCoef_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[3]),
        .Q(\int_dpYUVCoef_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[4]),
        .Q(\int_dpYUVCoef_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[5]),
        .Q(\int_dpYUVCoef_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[6]),
        .Q(\int_dpYUVCoef_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_3 ),
        .D(int_dpYUVCoef0[7]),
        .Q(\int_dpYUVCoef_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \int_field_id[15]_i_1 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_field_id[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_field_id_reg[15]_0 [7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_field_id_reg[15]_0 [9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[0]),
        .Q(\int_field_id_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[10]),
        .Q(\int_field_id_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[11]),
        .Q(\int_field_id_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[12]),
        .Q(\int_field_id_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[13]),
        .Q(\int_field_id_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[14]),
        .Q(\int_field_id_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[15]),
        .Q(\int_field_id_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[1]),
        .Q(\int_field_id_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[2]),
        .Q(\int_field_id_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[3]),
        .Q(\int_field_id_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[4]),
        .Q(\int_field_id_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[5]),
        .Q(\int_field_id_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[6]),
        .Q(\int_field_id_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[7]),
        .Q(\int_field_id_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[8]),
        .Q(\int_field_id_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_3 ),
        .D(int_field_id0[9]),
        .Q(\int_field_id_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(int_gie_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_gie_i_2
       (.I0(int_gie_i_3_n_3),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[2] ),
        .I3(\waddr_reg_n_3_[6] ),
        .I4(\waddr_reg_n_3_[5] ),
        .I5(\waddr_reg_n_3_[7] ),
        .O(int_gie_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    int_gie_i_3
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(int_gie_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_height[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_3 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \int_ier[1]_i_2 
       (.I0(\int_bck_motion_en[15]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[7] ),
        .I2(\waddr_reg_n_3_[5] ),
        .I3(\waddr_reg_n_3_[6] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_3),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(\int_isr_reg_n_3_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(int_gie_i_2_n_3),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_3_[1] ),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [0]),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [1]),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [2]),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [3]),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [4]),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [5]),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [6]),
        .O(int_maskId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_maskId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_maskId_reg[7]_0 [7]),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[0]),
        .Q(\int_maskId_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[1]),
        .Q(\int_maskId_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[2]),
        .Q(\int_maskId_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[3]),
        .Q(\int_maskId_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[4]),
        .Q(\int_maskId_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[5]),
        .Q(\int_maskId_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[6]),
        .Q(\int_maskId_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_3 ),
        .D(int_maskId0[7]),
        .Q(\int_maskId_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [6]),
        .O(int_motionSpeed0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_bck_motion_en[15]_i_3_n_3 ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\waddr_reg_n_3_[6] ),
        .O(\int_motionSpeed[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_3 ),
        .D(int_motionSpeed0[7]),
        .Q(\int_motionSpeed_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [0]),
        .O(int_ovrlayId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [1]),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [2]),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [3]),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [4]),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [5]),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [6]),
        .O(int_ovrlayId0[6]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[6] ),
        .I2(\waddr_reg_n_3_[7] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\int_bck_motion_en[15]_i_3_n_3 ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ovrlayId[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ovrlayId_reg[7]_0 [7]),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[0]),
        .Q(\int_ovrlayId_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[1]),
        .Q(\int_ovrlayId_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[2]),
        .Q(\int_ovrlayId_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[3]),
        .Q(\int_ovrlayId_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[4]),
        .Q(\int_ovrlayId_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[5]),
        .Q(\int_ovrlayId_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[6]),
        .Q(\int_ovrlayId_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_3 ),
        .D(int_ovrlayId0[7]),
        .Q(\int_ovrlayId_reg[7]_0 [7]),
        .R(SS));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_3),
        .I1(ap_done),
        .I2(auto_restart_status_reg_n_3),
        .I3(p_21_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    int_task_ap_done_i_2
       (.I0(\rdata[7]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_3),
        .O(int_task_ap_done_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(int_task_ap_done_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_3),
        .Q(int_task_ap_done),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\waddr_reg_n_3_[6] ),
        .I3(\waddr_reg_n_3_[5] ),
        .I4(\waddr_reg_n_3_[7] ),
        .I5(\int_bck_motion_en[15]_i_3_n_3 ),
        .O(\int_width[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_width_reg[15]_0 [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_width_reg[15]_0 [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_3 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFF2E220000)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata_reg[0]_i_3_n_3 ),
        .I4(\rdata[7]_i_7_n_3 ),
        .I5(\rdata[0]_i_4_n_3 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [0]),
        .I1(\int_crossHairY_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [0]),
        .O(\rdata[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_11 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [0]),
        .O(\rdata[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(\int_boxSize_reg[15]_0 [0]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [0]),
        .O(\rdata[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h000000000000C808)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_3),
        .I1(\rdata[1]_i_9_n_3 ),
        .I2(\rdata[1]_i_10_n_3 ),
        .I3(\int_isr_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[0]_i_7 
       (.I0(\int_bck_motion_en_reg[15]_0 [0]),
        .I1(\int_field_id_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\int_dpYUVCoef_reg[7]_0 [0]),
        .I1(\int_dpDynamicRange_reg_n_3_[0] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [0]),
        .O(\rdata[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(\int_crossHairX_reg[15]_0 [0]),
        .I1(\int_colorFormat_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_3 ),
        .I1(\rdata[10]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[10]_i_4_n_3 ),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[10]_i_2 
       (.I0(\rdata[10]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[10]_i_6_n_3 ),
        .O(\rdata[10]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_3 
       (.I0(\int_boxColorR_reg_n_3_[10] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[10] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[10]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [10]),
        .I1(\int_field_id_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[10] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h777F7777F7FF7777)) 
    \rdata[10]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_boxSize_reg[15]_0 [10]),
        .O(\rdata[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[10]_i_6 
       (.I0(\rdata[10]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [10]),
        .O(\rdata[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [10]),
        .I1(\int_crossHairY_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [10]),
        .O(\rdata[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[11]_i_3_n_3 ),
        .I3(\rdata[11]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [11]),
        .I1(\int_crossHairY_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [11]),
        .O(\rdata[11]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55CF55FF55FF55FF)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [11]),
        .O(\rdata[11]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[11]_i_4 
       (.I0(\int_boxColorR_reg_n_3_[11] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[11] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[11]_i_6_n_3 ),
        .O(\rdata[11]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[11]_i_5 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[11]_i_7_n_3 ),
        .O(\rdata[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[11]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [11]),
        .I1(\int_field_id_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[11] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[11]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[11]_i_7 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[12]_i_3_n_3 ),
        .I3(\rdata[12]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [12]),
        .I1(\int_crossHairY_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [12]),
        .O(\rdata[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55CF55FF55FF55FF)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [12]),
        .O(\rdata[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[12]_i_4 
       (.I0(\int_boxColorR_reg_n_3_[12] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[12] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[12]_i_6_n_3 ),
        .O(\rdata[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[12]_i_5 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[12]_i_7_n_3 ),
        .O(\rdata[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[12]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [12]),
        .I1(\int_field_id_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[12] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[12]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[12]_i_7 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_3 ),
        .I1(\rdata[13]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[13]_i_4_n_3 ),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAABBAF)) 
    \rdata[13]_i_2 
       (.I0(\rdata[13]_i_5_n_3 ),
        .I1(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[13]_i_6_n_3 ),
        .O(\rdata[13]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_3 
       (.I0(\int_boxColorR_reg_n_3_[13] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[13] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[13]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [13]),
        .I1(\int_field_id_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[13] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h777F7777F7FF7777)) 
    \rdata[13]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\int_boxSize_reg[15]_0 [13]),
        .O(\rdata[13]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[13]_i_6 
       (.I0(\rdata[13]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [13]),
        .O(\rdata[13]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [13]),
        .I1(\int_crossHairY_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [13]),
        .O(\rdata[13]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[14]_i_3_n_3 ),
        .I3(\rdata[14]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_2 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [14]),
        .I1(\int_crossHairY_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [14]),
        .O(\rdata[14]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h55CF55FF55FF55FF)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_5_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [14]),
        .O(\rdata[14]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[14]_i_4 
       (.I0(\int_boxColorR_reg_n_3_[14] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[14] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[14]_i_6_n_3 ),
        .O(\rdata[14]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[14]_i_5 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [14]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[14]_i_7_n_3 ),
        .O(\rdata[14]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[14]_i_6 
       (.I0(\int_bck_motion_en_reg[15]_0 [14]),
        .I1(\int_field_id_reg[15]_0 [14]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[14] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[14]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[14]_i_7 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [14]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000F0FFF008F8F)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[15]_i_5_n_3 ),
        .I3(\rdata[15]_i_6_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_4 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [15]),
        .I1(\int_crossHairY_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [15]),
        .O(\rdata[15]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h55CF55FF55FF55FF)) 
    \rdata[15]_i_5 
       (.I0(\rdata[15]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [15]),
        .O(\rdata[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[15]_i_6 
       (.I0(\int_boxColorR_reg_n_3_[15] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[15] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[15]_i_8_n_3 ),
        .O(\rdata[15]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[15]_i_7 
       (.I0(\int_ZplateVerContDelta_reg[15]_0 [15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxSize_reg[15]_0 [15]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[15]_i_9_n_3 ),
        .O(\rdata[15]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[15]_i_8 
       (.I0(\int_bck_motion_en_reg[15]_0 [15]),
        .I1(\int_field_id_reg[15]_0 [15]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[15] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[15]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[15]_i_9 
       (.I0(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [15]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2E220000)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata_reg[1]_i_3_n_3 ),
        .I4(\rdata[7]_i_7_n_3 ),
        .I5(\rdata[1]_i_4_n_3 ),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[1]_i_10 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_11 
       (.I0(\int_crossHairX_reg[15]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [1]),
        .I1(\int_crossHairY_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [1]),
        .O(\rdata[1]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_13 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [1]),
        .O(\rdata[1]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_14 
       (.I0(\int_boxSize_reg[15]_0 [1]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [1]),
        .O(\rdata[1]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \rdata[1]_i_4 
       (.I0(\rdata[1]_i_9_n_3 ),
        .I1(\int_isr_reg_n_3_[1] ),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(\rdata[1]_i_10_n_3 ),
        .O(\rdata[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_7 
       (.I0(\int_bck_motion_en_reg[15]_0 [1]),
        .I1(\int_field_id_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(\int_dpYUVCoef_reg[7]_0 [1]),
        .I1(\int_dpDynamicRange_reg_n_3_[1] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [1]),
        .O(\rdata[1]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \rdata[1]_i_9 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \rdata[2]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata_reg[2]_i_2_n_3 ),
        .I2(\rdata[7]_i_4_n_3 ),
        .I3(\rdata[2]_i_3_n_3 ),
        .I4(\rdata[2]_i_4_n_3 ),
        .I5(\rdata[7]_i_7_n_3 ),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [2]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [2]),
        .O(\rdata[2]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [2]),
        .I1(\int_field_id_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_4 
       (.I0(\int_dpYUVCoef_reg[7]_0 [2]),
        .I1(\int_dpDynamicRange_reg_n_3_[2] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [2]),
        .O(\rdata[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [2]),
        .I1(\int_crossHairY_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [2]),
        .O(\rdata[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [2]),
        .O(\rdata[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0FAA03AA0CAA00AA)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[3]_i_3_n_3 ),
        .I5(\rdata[3]_i_4_n_3 ),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(\int_boxSize_reg[15]_0 [3]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [3]),
        .O(\rdata[3]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [3]),
        .I1(\int_field_id_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_4 
       (.I0(\int_dpYUVCoef_reg[7]_0 [3]),
        .I1(\int_dpDynamicRange_reg_n_3_[3] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [3]),
        .O(\rdata[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_7 
       (.I0(\int_crossHairX_reg[15]_0 [3]),
        .I1(\int_colorFormat_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(int_ap_ready),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [3]),
        .I1(\int_crossHairY_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [3]),
        .O(\rdata[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [3]),
        .O(\rdata[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h540454040000FFFF)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[4]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[4]_i_3_n_3 ),
        .I4(\rdata[4]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(\int_dpYUVCoef_reg[7]_0 [4]),
        .I1(\int_dpDynamicRange_reg_n_3_[4] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [4]),
        .O(\rdata[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[4]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [4]),
        .I1(\int_field_id_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000550F33FF)) 
    \rdata[4]_i_4 
       (.I0(\rdata[4]_i_5_n_3 ),
        .I1(\rdata[4]_i_6_n_3 ),
        .I2(\rdata[4]_i_7_n_3 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[4]_i_8_n_3 ),
        .O(\rdata[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(\int_boxSize_reg[15]_0 [4]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [4]),
        .O(\rdata[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_6 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [4]),
        .O(\rdata[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [4]),
        .I1(\int_crossHairY_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [4]),
        .O(\rdata[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h000000000C080008)) 
    \rdata[4]_i_8 
       (.I0(\int_colorFormat_reg[7]_0 [4]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[4]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0A0ACFC0)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5]_i_2_n_3 ),
        .I1(\rdata_reg[5]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[5]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_9_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\int_colorFormat_reg[7]_0 [5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [5]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[5]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [5]),
        .I1(\int_field_id_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(\int_dpYUVCoef_reg[7]_0 [5]),
        .I1(\int_dpDynamicRange_reg_n_3_[5] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [5]),
        .O(\rdata[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [5]),
        .O(\rdata[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_boxSize_reg[15]_0 [5]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [5]),
        .O(\rdata[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [5]),
        .I1(\int_crossHairY_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [5]),
        .O(\rdata[5]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h540454040000FFFF)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(\rdata[6]_i_2_n_3 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\rdata[6]_i_3_n_3 ),
        .I4(\rdata[6]_i_4_n_3 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(\int_dpYUVCoef_reg[7]_0 [6]),
        .I1(\int_dpDynamicRange_reg_n_3_[6] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [6]),
        .O(\rdata[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[6]_i_3 
       (.I0(\int_bck_motion_en_reg[15]_0 [6]),
        .I1(\int_field_id_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000550F33FF)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_5_n_3 ),
        .I1(\rdata[6]_i_6_n_3 ),
        .I2(\rdata[6]_i_7_n_3 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[6]_i_8_n_3 ),
        .O(\rdata[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(\int_boxSize_reg[15]_0 [6]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [6]),
        .O(\rdata[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [6]),
        .O(\rdata[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [6]),
        .I1(\int_crossHairY_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [6]),
        .O(\rdata[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h000000000C080008)) 
    \rdata[6]_i_8 
       (.I0(\int_colorFormat_reg[7]_0 [6]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF4A4540400000000)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(\rdata_reg[7]_i_3_n_3 ),
        .I2(\rdata[7]_i_4_n_3 ),
        .I3(\rdata[7]_i_5_n_3 ),
        .I4(\rdata[7]_i_6_n_3 ),
        .I5(\rdata[7]_i_7_n_3 ),
        .O(\rdata[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_10 
       (.I0(\int_crossHairX_reg[15]_0 [7]),
        .I1(\int_colorFormat_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(p_21_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_11 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [7]),
        .I1(\int_crossHairY_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [7]),
        .O(\rdata[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_12 
       (.I0(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_ovrlayId_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[7]_0 [7]),
        .O(\rdata[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_13 
       (.I0(\int_boxSize_reg[15]_0 [7]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_motionSpeed_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_maskId_reg[7]_0 [7]),
        .O(\rdata[7]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[7]_i_4 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_5 
       (.I0(\int_bck_motion_en_reg[15]_0 [7]),
        .I1(\int_field_id_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(\int_dpYUVCoef_reg[7]_0 [7]),
        .I1(\int_dpDynamicRange_reg_n_3_[7] ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorG_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [7]),
        .O(\rdata[7]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[7]_i_7 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h05F505C5050505C5)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_3 ),
        .I1(\rdata[8]_i_3_n_3 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[8]_i_4_n_3 ),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000BABAAAFA)) 
    \rdata[8]_i_2 
       (.I0(\rdata[8]_i_5_n_3 ),
        .I1(\int_boxSize_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContDelta_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\rdata[8]_i_6_n_3 ),
        .O(\rdata[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_3 
       (.I0(\int_boxColorR_reg_n_3_[8] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[8] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[8]_i_4 
       (.I0(\int_bck_motion_en_reg[15]_0 [8]),
        .I1(\int_field_id_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[8] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h7777777F7F777F7F)) 
    \rdata[8]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .I5(\int_ZplateVerContStart_reg[15]_0 [8]),
        .O(\rdata[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B8008800880088)) 
    \rdata[8]_i_6 
       (.I0(\rdata[8]_i_7_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_crossHairX_reg[15]_0 [8]),
        .O(\rdata[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [8]),
        .I1(\int_crossHairY_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [8]),
        .O(\rdata[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00005555FF00D5D5)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9]_i_2_n_3 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(\rdata[9]_i_3_n_3 ),
        .I3(\rdata[9]_i_4_n_3 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_3 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [9]),
        .I1(\int_crossHairY_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_width_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_height_reg[15]_0 [9]),
        .O(\rdata[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rdata[9]_i_4 
       (.I0(\int_boxColorR_reg_n_3_[9] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_boxColorG_reg_n_3_[9] ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_2_n_3 ),
        .I5(\rdata[9]_i_7_n_3 ),
        .O(\rdata[9]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF3FF5)) 
    \rdata[9]_i_5 
       (.I0(interrupt),
        .I1(\int_crossHairX_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \rdata[9]_i_6 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_ZplateVerContDelta_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_boxSize_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(\rdata[9]_i_8_n_3 ),
        .O(\rdata[9]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[9]_i_7 
       (.I0(\int_bck_motion_en_reg[15]_0 [9]),
        .I1(\int_field_id_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\int_boxColorB_reg_n_3_[9] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \rdata[9]_i_8 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [9]),
        .O(\rdata[9]_i_8_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF8 \rdata_reg[0]_i_2 
       (.I0(\rdata_reg[0]_i_5_n_3 ),
        .I1(\rdata_reg[0]_i_6_n_3 ),
        .O(\rdata_reg[0]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_3 
       (.I0(\rdata[0]_i_7_n_3 ),
        .I1(\rdata[0]_i_8_n_3 ),
        .O(\rdata_reg[0]_i_3_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  MUXF7 \rdata_reg[0]_i_5 
       (.I0(\rdata[0]_i_9_n_3 ),
        .I1(\rdata[0]_i_10_n_3 ),
        .O(\rdata_reg[0]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[0]_i_6 
       (.I0(\rdata[0]_i_11_n_3 ),
        .I1(\rdata[0]_i_12_n_3 ),
        .O(\rdata_reg[0]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_3 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF8 \rdata_reg[1]_i_2 
       (.I0(\rdata_reg[1]_i_5_n_3 ),
        .I1(\rdata_reg[1]_i_6_n_3 ),
        .O(\rdata_reg[1]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_3 
       (.I0(\rdata[1]_i_7_n_3 ),
        .I1(\rdata[1]_i_8_n_3 ),
        .O(\rdata_reg[1]_i_3_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  MUXF7 \rdata_reg[1]_i_5 
       (.I0(\rdata[1]_i_11_n_3 ),
        .I1(\rdata[1]_i_12_n_3 ),
        .O(\rdata_reg[1]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[1]_i_6 
       (.I0(\rdata[1]_i_13_n_3 ),
        .I1(\rdata[1]_i_14_n_3 ),
        .O(\rdata_reg[1]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  MUXF8 \rdata_reg[2]_i_2 
       (.I0(\rdata_reg[2]_i_5_n_3 ),
        .I1(\rdata_reg[2]_i_6_n_3 ),
        .O(\rdata_reg[2]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_5 
       (.I0(\rdata[2]_i_7_n_3 ),
        .I1(\rdata[2]_i_8_n_3 ),
        .O(\rdata_reg[2]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_9_n_3 ),
        .I1(\rdata[2]_i_10_n_3 ),
        .O(\rdata_reg[2]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF8 \rdata_reg[3]_i_2 
       (.I0(\rdata_reg[3]_i_5_n_3 ),
        .I1(\rdata_reg[3]_i_6_n_3 ),
        .O(\rdata_reg[3]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_5 
       (.I0(\rdata[3]_i_7_n_3 ),
        .I1(\rdata[3]_i_8_n_3 ),
        .O(\rdata_reg[3]_i_5_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_9_n_3 ),
        .I1(\rdata[3]_i_10_n_3 ),
        .O(\rdata_reg[3]_i_6_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[5]_i_2 
       (.I0(\rdata[5]_i_5_n_3 ),
        .I1(\rdata[5]_i_6_n_3 ),
        .O(\rdata_reg[5]_i_2_n_3 ),
        .S(\rdata[7]_i_2_n_3 ));
  MUXF7 \rdata_reg[5]_i_3 
       (.I0(\rdata[5]_i_7_n_3 ),
        .I1(\rdata[5]_i_8_n_3 ),
        .O(\rdata_reg[5]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  MUXF8 \rdata_reg[7]_i_3 
       (.I0(\rdata_reg[7]_i_8_n_3 ),
        .I1(\rdata_reg[7]_i_9_n_3 ),
        .O(\rdata_reg[7]_i_3_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_8 
       (.I0(\rdata[7]_i_10_n_3 ),
        .I1(\rdata[7]_i_11_n_3 ),
        .O(\rdata_reg[7]_i_8_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  MUXF7 \rdata_reg[7]_i_9 
       (.I0(\rdata[7]_i_12_n_3 ),
        .I1(\rdata[7]_i_13_n_3 ),
        .O(\rdata_reg[7]_i_9_n_3 ),
        .S(s_axi_CTRL_ARADDR[4]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[15]_i_1_n_3 ));
  MUXF7 \rdata_reg[9]_i_2 
       (.I0(\rdata[9]_i_5_n_3 ),
        .I1(\rdata[9]_i_6_n_3 ),
        .O(\rdata_reg[9]_i_2_n_3 ),
        .S(s_axi_CTRL_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_3_[7] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
   (MultiPixStream2AXIvideo_U0_field_id_val13_read,
    CO,
    \icmp_ln1020_reg_484_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST,
    \icmp_ln979_reg_322_reg[0]_0 ,
    ap_rst_n_0,
    MultiPixStream2AXIvideo_U0_ap_ready,
    ap_rst_n_1,
    \ap_CS_fsm_reg[3]_0 ,
    mOutPtr16_out,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    fid,
    \ap_CS_fsm_reg[1]_1 ,
    grp_v_tpgHlsDataFlow_fu_405_ap_done,
    empty_n_reg,
    fid_in_val14_c_dout,
    ap_clk,
    D,
    \cols_reg_304_reg[12]_0 ,
    DI,
    S,
    \sub_i_reg_317_reg[8]_0 ,
    \sub_i_reg_317_reg[8]_1 ,
    \sub_i_reg_317_reg[12]_0 ,
    \sub_i_reg_317_reg[12]_1 ,
    SS,
    \icmp_ln979_reg_322_reg[0]_1 ,
    ap_rst_n,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done,
    Q,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg,
    \mOutPtr_reg[3] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    m_axis_video_TREADY_int_regslice,
    stream_out_vresampled_empty_n,
    colorFormat_val_c_empty_n,
    width_val12_c_empty_n,
    \cols_reg_304_reg[12]_1 ,
    out,
    \field_id_val13_read_reg_299_reg[15]_0 ,
    \rows_reg_309_reg[11]_0 );
  output MultiPixStream2AXIvideo_U0_field_id_val13_read;
  output [0:0]CO;
  output \icmp_ln1020_reg_484_reg[0] ;
  output grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  output \icmp_ln979_reg_322_reg[0]_0 ;
  output ap_rst_n_0;
  output MultiPixStream2AXIvideo_U0_ap_ready;
  output ap_rst_n_1;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output mOutPtr16_out;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output [0:0]fid;
  output \ap_CS_fsm_reg[1]_1 ;
  output grp_v_tpgHlsDataFlow_fu_405_ap_done;
  output empty_n_reg;
  input fid_in_val14_c_dout;
  input ap_clk;
  input [0:0]D;
  input [12:0]\cols_reg_304_reg[12]_0 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\sub_i_reg_317_reg[8]_0 ;
  input [3:0]\sub_i_reg_317_reg[8]_1 ;
  input [2:0]\sub_i_reg_317_reg[12]_0 ;
  input [3:0]\sub_i_reg_317_reg[12]_1 ;
  input [0:0]SS;
  input \icmp_ln979_reg_322_reg[0]_1 ;
  input ap_rst_n;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done;
  input [1:0]Q;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg;
  input \mOutPtr_reg[3] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input m_axis_video_TREADY_int_regslice;
  input stream_out_vresampled_empty_n;
  input colorFormat_val_c_empty_n;
  input width_val12_c_empty_n;
  input \cols_reg_304_reg[12]_1 ;
  input [7:0]out;
  input [15:0]\field_id_val13_read_reg_299_reg[15]_0 ;
  input [11:0]\rows_reg_309_reg[11]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [1:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire and_ln979_reg_330;
  wire \and_ln979_reg_330[0]_i_1_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg;
  wire colorFormat_val_c_empty_n;
  wire [7:0]colorFormat_val_read_reg_289;
  wire [12:0]cols_reg_304;
  wire [12:0]\cols_reg_304_reg[12]_0 ;
  wire \cols_reg_304_reg[12]_1 ;
  wire [0:0]counter;
  wire [0:0]counter_loc_0_i_fu_104_reg;
  wire empty_n_reg;
  wire empty_reg_149;
  wire \empty_reg_149[0]_i_1_n_3 ;
  wire [0:0]fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_3 ;
  wire \fid[0]_INST_0_i_11_n_3 ;
  wire \fid[0]_INST_0_i_7_n_3 ;
  wire fid_in_val14_c_dout;
  wire fid_in_val14_read_reg_294;
  wire fid_preg;
  wire \fid_preg[0]_i_1_n_3 ;
  wire [15:0]field_id_val13_read_reg_299;
  wire [15:0]\field_id_val13_read_reg_299_reg[15]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_10;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_11;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_12;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_13;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_14;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_15;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_6;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  wire \i_fu_100[0]_i_3_n_3 ;
  wire [11:0]i_fu_100_reg;
  wire \i_fu_100_reg[0]_i_2_n_10 ;
  wire \i_fu_100_reg[0]_i_2_n_3 ;
  wire \i_fu_100_reg[0]_i_2_n_4 ;
  wire \i_fu_100_reg[0]_i_2_n_5 ;
  wire \i_fu_100_reg[0]_i_2_n_6 ;
  wire \i_fu_100_reg[0]_i_2_n_7 ;
  wire \i_fu_100_reg[0]_i_2_n_8 ;
  wire \i_fu_100_reg[0]_i_2_n_9 ;
  wire \i_fu_100_reg[4]_i_1_n_10 ;
  wire \i_fu_100_reg[4]_i_1_n_3 ;
  wire \i_fu_100_reg[4]_i_1_n_4 ;
  wire \i_fu_100_reg[4]_i_1_n_5 ;
  wire \i_fu_100_reg[4]_i_1_n_6 ;
  wire \i_fu_100_reg[4]_i_1_n_7 ;
  wire \i_fu_100_reg[4]_i_1_n_8 ;
  wire \i_fu_100_reg[4]_i_1_n_9 ;
  wire \i_fu_100_reg[8]_i_1_n_10 ;
  wire \i_fu_100_reg[8]_i_1_n_4 ;
  wire \i_fu_100_reg[8]_i_1_n_5 ;
  wire \i_fu_100_reg[8]_i_1_n_6 ;
  wire \i_fu_100_reg[8]_i_1_n_7 ;
  wire \i_fu_100_reg[8]_i_1_n_8 ;
  wire \i_fu_100_reg[8]_i_1_n_9 ;
  wire \icmp_ln1020_reg_484_reg[0] ;
  wire icmp_ln979_1_fu_240_p2_carry_i_1_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_i_2_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_i_3_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_i_4_n_3;
  wire icmp_ln979_1_fu_240_p2_carry_n_4;
  wire icmp_ln979_1_fu_240_p2_carry_n_5;
  wire icmp_ln979_1_fu_240_p2_carry_n_6;
  wire \icmp_ln979_reg_322_reg[0]_0 ;
  wire \icmp_ln979_reg_322_reg[0]_1 ;
  wire mOutPtr16_out;
  wire \mOutPtr_reg[3] ;
  wire m_axis_video_TREADY_int_regslice;
  wire [7:0]out;
  wire p_phi_i_loc_fu_108;
  wire [11:0]rows_reg_309;
  wire [11:0]\rows_reg_309_reg[11]_0 ;
  wire \sof_reg_159[0]_i_1_n_3 ;
  wire \sof_reg_159_reg_n_3_[0] ;
  wire stream_out_vresampled_empty_n;
  wire [12:1]sub_i_fu_211_p2;
  wire sub_i_fu_211_p2_carry__0_n_3;
  wire sub_i_fu_211_p2_carry__0_n_4;
  wire sub_i_fu_211_p2_carry__0_n_5;
  wire sub_i_fu_211_p2_carry__0_n_6;
  wire sub_i_fu_211_p2_carry__1_n_4;
  wire sub_i_fu_211_p2_carry__1_n_5;
  wire sub_i_fu_211_p2_carry__1_n_6;
  wire sub_i_fu_211_p2_carry_n_3;
  wire sub_i_fu_211_p2_carry_n_4;
  wire sub_i_fu_211_p2_carry_n_5;
  wire sub_i_fu_211_p2_carry_n_6;
  wire [12:0]sub_i_reg_317;
  wire [2:0]\sub_i_reg_317_reg[12]_0 ;
  wire [3:0]\sub_i_reg_317_reg[12]_1 ;
  wire [3:0]\sub_i_reg_317_reg[8]_0 ;
  wire [3:0]\sub_i_reg_317_reg[8]_1 ;
  wire width_val12_c_empty_n;
  wire [3:3]\NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln979_1_fu_240_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_211_p2_carry__1_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln979_reg_330[0]_i_1 
       (.I0(\sof_reg_159_reg_n_3_[0] ),
        .I1(\icmp_ln979_reg_322_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(and_ln979_reg_330),
        .O(\and_ln979_reg_330[0]_i_1_n_3 ));
  FDRE \and_ln979_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln979_reg_330[0]_i_1_n_3 ),
        .Q(and_ln979_reg_330),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(CO),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state4),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFAAAAAAABAAAA)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(Q[0]),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .I4(Q[1]),
        .I5(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_done_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(CO),
        .O(grp_v_tpgHlsDataFlow_fu_405_ap_done));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_6),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_done_reg_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(Q[1]),
        .I4(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg),
        .O(ap_done_reg_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_done_reg_i_2__0
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(MultiPixStream2AXIvideo_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__1_n_3),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8AAA80000AAA8)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .I4(Q[1]),
        .I5(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h000000000002AAAA)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_ready),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .I4(Q[1]),
        .I5(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg),
        .O(ap_rst_n_1));
  FDRE \colorFormat_val_read_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[0]),
        .Q(colorFormat_val_read_reg_289[0]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[1]),
        .Q(colorFormat_val_read_reg_289[1]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[2]),
        .Q(colorFormat_val_read_reg_289[2]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[3]),
        .Q(colorFormat_val_read_reg_289[3]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[4]),
        .Q(colorFormat_val_read_reg_289[4]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[5]),
        .Q(colorFormat_val_read_reg_289[5]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[6]),
        .Q(colorFormat_val_read_reg_289[6]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(out[7]),
        .Q(colorFormat_val_read_reg_289[7]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [0]),
        .Q(cols_reg_304[0]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [10]),
        .Q(cols_reg_304[10]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [11]),
        .Q(cols_reg_304[11]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[12] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [12]),
        .Q(cols_reg_304[12]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [1]),
        .Q(cols_reg_304[1]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [2]),
        .Q(cols_reg_304[2]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [3]),
        .Q(cols_reg_304[3]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [4]),
        .Q(cols_reg_304[4]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [5]),
        .Q(cols_reg_304[5]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [6]),
        .Q(cols_reg_304[6]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [7]),
        .Q(cols_reg_304[7]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [8]),
        .Q(cols_reg_304[8]),
        .R(1'b0));
  FDRE \cols_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\cols_reg_304_reg[12]_0 [9]),
        .Q(cols_reg_304[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_loc_0_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_12),
        .Q(counter_loc_0_i_fu_104_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_15),
        .Q(counter),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \empty_reg_149[0]_i_1 
       (.I0(p_phi_i_loc_fu_108),
        .I1(fidStored),
        .I2(ap_CS_fsm_state4),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I4(empty_reg_149),
        .O(\empty_reg_149[0]_i_1_n_3 ));
  FDRE \empty_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_reg_149[0]_i_1_n_3 ),
        .Q(empty_reg_149),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \fidStored[0]_i_1 
       (.I0(empty_reg_149),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(fidStored),
        .O(\fidStored[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_3 ),
        .Q(fidStored),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00004000)) 
    \fid[0]_INST_0_i_1 
       (.I0(ap_done_reg),
        .I1(colorFormat_val_c_empty_n),
        .I2(width_val12_c_empty_n),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(\cols_reg_304_reg[12]_1 ),
        .O(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fid[0]_INST_0_i_11 
       (.I0(field_id_val13_read_reg_299[10]),
        .I1(field_id_val13_read_reg_299[8]),
        .I2(field_id_val13_read_reg_299[15]),
        .I3(field_id_val13_read_reg_299[5]),
        .O(\fid[0]_INST_0_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \fid[0]_INST_0_i_7 
       (.I0(field_id_val13_read_reg_299[0]),
        .I1(field_id_val13_read_reg_299[1]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_10),
        .I3(\fid[0]_INST_0_i_11_n_3 ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_11),
        .O(\fid[0]_INST_0_i_7_n_3 ));
  FDRE \fid_in_val14_read_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(fid_in_val14_c_dout),
        .Q(fid_in_val14_read_reg_294),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fid_preg[0]_i_1 
       (.I0(fidStored),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I2(fid_preg),
        .O(\fid_preg[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fid_preg[0]_i_1_n_3 ),
        .Q(fid_preg),
        .R(SS));
  FDRE \field_id_val13_read_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [0]),
        .Q(field_id_val13_read_reg_299[0]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [10]),
        .Q(field_id_val13_read_reg_299[10]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [11]),
        .Q(field_id_val13_read_reg_299[11]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [12]),
        .Q(field_id_val13_read_reg_299[12]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [13]),
        .Q(field_id_val13_read_reg_299[13]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[14] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [14]),
        .Q(field_id_val13_read_reg_299[14]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[15] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [15]),
        .Q(field_id_val13_read_reg_299[15]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [1]),
        .Q(field_id_val13_read_reg_299[1]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [2]),
        .Q(field_id_val13_read_reg_299[2]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [3]),
        .Q(field_id_val13_read_reg_299[3]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [4]),
        .Q(field_id_val13_read_reg_299[4]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [5]),
        .Q(field_id_val13_read_reg_299[5]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [6]),
        .Q(field_id_val13_read_reg_299[6]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [7]),
        .Q(field_id_val13_read_reg_299[7]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [8]),
        .Q(field_id_val13_read_reg_299[8]),
        .R(1'b0));
  FDRE \field_id_val13_read_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\field_id_val13_read_reg_299_reg[15]_0 [9]),
        .Q(field_id_val13_read_reg_299[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__0
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(CO),
        .O(empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171
       (.CO(CO),
        .D({grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_6,ap_NS_fsm[2]}),
        .E(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .Q(field_id_val13_read_reg_299),
        .SS(SS),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[3]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_14),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .counter(counter),
        .counter_loc_0_i_fu_104_reg(counter_loc_0_i_fu_104_reg),
        .counter_loc_0_i_fu_104_reg_0_sp_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_15),
        .\counter_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_12),
        .\counter_reg[0]_0 ({ap_CS_fsm_state3,\ap_CS_fsm_reg[1]_0 }),
        .empty_reg_149(empty_reg_149),
        .fid(fid),
        .fidStored(fidStored),
        .\fid[0]_INST_0_i_2_0 (\fid[0]_INST_0_i_11_n_3 ),
        .fid_0_sp_1(\fid[0]_INST_0_i_7_n_3 ),
        .fid_in_val14_read_reg_294(fid_in_val14_read_reg_294),
        .fid_preg(fid_preg),
        .\field_id_val13_read_reg_299_reg[12] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_10),
        .\field_id_val13_read_reg_299_reg[14] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_11),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .\icmp_ln1020_reg_484_reg[0]_0 (\icmp_ln1020_reg_484_reg[0] ),
        .\icmp_ln1020_reg_484_reg[0]_1 (colorFormat_val_read_reg_289),
        .\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 (cols_reg_304),
        .\j_fu_124_reg[12]_0 (Q[1]),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .p_phi_i_loc_fu_108(p_phi_i_loc_fu_108),
        .\p_phi_i_reg_233_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_13),
        .\sext_ln979_cast_reg_470_reg[13]_0 (sub_i_reg_317),
        .\sof_2_reg_221_reg[0]_0 (\sof_reg_159_reg_n_3_[0] ),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_14),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .R(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_100[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(CO),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_100[0]_i_3 
       (.I0(i_fu_100_reg[0]),
        .O(\i_fu_100[0]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_10 ),
        .Q(i_fu_100_reg[0]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_fu_100_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_100_reg[0]_i_2_n_3 ,\i_fu_100_reg[0]_i_2_n_4 ,\i_fu_100_reg[0]_i_2_n_5 ,\i_fu_100_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_100_reg[0]_i_2_n_7 ,\i_fu_100_reg[0]_i_2_n_8 ,\i_fu_100_reg[0]_i_2_n_9 ,\i_fu_100_reg[0]_i_2_n_10 }),
        .S({i_fu_100_reg[3:1],\i_fu_100[0]_i_3_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_8 ),
        .Q(i_fu_100_reg[10]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_7 ),
        .Q(i_fu_100_reg[11]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_9 ),
        .Q(i_fu_100_reg[1]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_8 ),
        .Q(i_fu_100_reg[2]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[0]_i_2_n_7 ),
        .Q(i_fu_100_reg[3]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_10 ),
        .Q(i_fu_100_reg[4]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_fu_100_reg[4]_i_1 
       (.CI(\i_fu_100_reg[0]_i_2_n_3 ),
        .CO({\i_fu_100_reg[4]_i_1_n_3 ,\i_fu_100_reg[4]_i_1_n_4 ,\i_fu_100_reg[4]_i_1_n_5 ,\i_fu_100_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_100_reg[4]_i_1_n_7 ,\i_fu_100_reg[4]_i_1_n_8 ,\i_fu_100_reg[4]_i_1_n_9 ,\i_fu_100_reg[4]_i_1_n_10 }),
        .S(i_fu_100_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_9 ),
        .Q(i_fu_100_reg[5]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_8 ),
        .Q(i_fu_100_reg[6]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[4]_i_1_n_7 ),
        .Q(i_fu_100_reg[7]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_10 ),
        .Q(i_fu_100_reg[8]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_fu_100_reg[8]_i_1 
       (.CI(\i_fu_100_reg[4]_i_1_n_3 ),
        .CO({\NLW_i_fu_100_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_100_reg[8]_i_1_n_4 ,\i_fu_100_reg[8]_i_1_n_5 ,\i_fu_100_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_100_reg[8]_i_1_n_7 ,\i_fu_100_reg[8]_i_1_n_8 ,\i_fu_100_reg[8]_i_1_n_9 ,\i_fu_100_reg[8]_i_1_n_10 }),
        .S(i_fu_100_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0),
        .D(\i_fu_100_reg[8]_i_1_n_9 ),
        .Q(i_fu_100_reg[9]),
        .R(MultiPixStream2AXIvideo_U0_field_id_val13_read));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln979_1_fu_240_p2_carry
       (.CI(1'b0),
        .CO({CO,icmp_ln979_1_fu_240_p2_carry_n_4,icmp_ln979_1_fu_240_p2_carry_n_5,icmp_ln979_1_fu_240_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln979_1_fu_240_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln979_1_fu_240_p2_carry_i_1_n_3,icmp_ln979_1_fu_240_p2_carry_i_2_n_3,icmp_ln979_1_fu_240_p2_carry_i_3_n_3,icmp_ln979_1_fu_240_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_1
       (.I0(i_fu_100_reg[11]),
        .I1(rows_reg_309[11]),
        .I2(i_fu_100_reg[9]),
        .I3(rows_reg_309[9]),
        .I4(rows_reg_309[10]),
        .I5(i_fu_100_reg[10]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_2
       (.I0(i_fu_100_reg[6]),
        .I1(rows_reg_309[6]),
        .I2(i_fu_100_reg[7]),
        .I3(rows_reg_309[7]),
        .I4(rows_reg_309[8]),
        .I5(i_fu_100_reg[8]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_3
       (.I0(i_fu_100_reg[3]),
        .I1(rows_reg_309[3]),
        .I2(i_fu_100_reg[4]),
        .I3(rows_reg_309[4]),
        .I4(rows_reg_309[5]),
        .I5(i_fu_100_reg[5]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln979_1_fu_240_p2_carry_i_4
       (.I0(i_fu_100_reg[0]),
        .I1(rows_reg_309[0]),
        .I2(i_fu_100_reg[1]),
        .I3(rows_reg_309[1]),
        .I4(rows_reg_309[2]),
        .I5(i_fu_100_reg[2]),
        .O(icmp_ln979_1_fu_240_p2_carry_i_4_n_3));
  FDRE \icmp_ln979_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln979_reg_322_reg[0]_1 ),
        .Q(\icmp_ln979_reg_322_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg[3] ),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \mOutPtr[3]_i_3 
       (.I0(\mOutPtr_reg[3] ),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .O(mOutPtr16_out));
  FDRE \p_phi_i_loc_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_n_13),
        .Q(p_phi_i_loc_fu_108),
        .R(1'b0));
  FDRE \rows_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [0]),
        .Q(rows_reg_309[0]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [10]),
        .Q(rows_reg_309[10]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [11]),
        .Q(rows_reg_309[11]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [1]),
        .Q(rows_reg_309[1]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [2]),
        .Q(rows_reg_309[2]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [3]),
        .Q(rows_reg_309[3]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [4]),
        .Q(rows_reg_309[4]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [5]),
        .Q(rows_reg_309[5]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [6]),
        .Q(rows_reg_309[6]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [7]),
        .Q(rows_reg_309[7]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [8]),
        .Q(rows_reg_309[8]),
        .R(1'b0));
  FDRE \rows_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(\rows_reg_309_reg[11]_0 [9]),
        .Q(rows_reg_309[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCFCA)) 
    \sof_reg_159[0]_i_1 
       (.I0(\sof_reg_159_reg_n_3_[0] ),
        .I1(and_ln979_reg_330),
        .I2(ap_CS_fsm_state4),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .O(\sof_reg_159[0]_i_1_n_3 ));
  FDRE \sof_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_159[0]_i_1_n_3 ),
        .Q(\sof_reg_159_reg_n_3_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_i_fu_211_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_211_p2_carry_n_3,sub_i_fu_211_p2_carry_n_4,sub_i_fu_211_p2_carry_n_5,sub_i_fu_211_p2_carry_n_6}),
        .CYINIT(\cols_reg_304_reg[12]_0 [0]),
        .DI(DI),
        .O(sub_i_fu_211_p2[4:1]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_i_fu_211_p2_carry__0
       (.CI(sub_i_fu_211_p2_carry_n_3),
        .CO({sub_i_fu_211_p2_carry__0_n_3,sub_i_fu_211_p2_carry__0_n_4,sub_i_fu_211_p2_carry__0_n_5,sub_i_fu_211_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub_i_reg_317_reg[8]_0 ),
        .O(sub_i_fu_211_p2[8:5]),
        .S(\sub_i_reg_317_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sub_i_fu_211_p2_carry__1
       (.CI(sub_i_fu_211_p2_carry__0_n_3),
        .CO({NLW_sub_i_fu_211_p2_carry__1_CO_UNCONNECTED[3],sub_i_fu_211_p2_carry__1_n_4,sub_i_fu_211_p2_carry__1_n_5,sub_i_fu_211_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\sub_i_reg_317_reg[12]_0 }),
        .O(sub_i_fu_211_p2[12:9]),
        .S(\sub_i_reg_317_reg[12]_1 ));
  FDRE \sub_i_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(D),
        .Q(sub_i_reg_317[0]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[10]),
        .Q(sub_i_reg_317[10]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[11] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[11]),
        .Q(sub_i_reg_317[11]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[12] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[12]),
        .Q(sub_i_reg_317[12]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[1]),
        .Q(sub_i_reg_317[1]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[2]),
        .Q(sub_i_reg_317[2]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[3]),
        .Q(sub_i_reg_317[3]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[4]),
        .Q(sub_i_reg_317[4]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[5]),
        .Q(sub_i_reg_317[5]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[6]),
        .Q(sub_i_reg_317[6]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[7]),
        .Q(sub_i_reg_317[7]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[8]),
        .Q(sub_i_reg_317[8]),
        .R(1'b0));
  FDRE \sub_i_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .D(sub_i_fu_211_p2[9]),
        .Q(sub_i_reg_317[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
   (\icmp_ln1020_reg_484_reg[0]_0 ,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST,
    D,
    fid,
    \ap_CS_fsm_reg[1]_0 ,
    \field_id_val13_read_reg_299_reg[12] ,
    \field_id_val13_read_reg_299_reg[14] ,
    \counter_reg[0] ,
    \p_phi_i_reg_233_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    counter_loc_0_i_fu_104_reg_0_sp_1,
    ap_clk,
    counter_loc_0_i_fu_104_reg,
    Q,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg,
    \counter_reg[0]_0 ,
    \icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 ,
    ap_rst_n,
    fidStored,
    E,
    fid_preg,
    \j_fu_124_reg[12]_0 ,
    m_axis_video_TREADY_int_regslice,
    stream_out_vresampled_empty_n,
    fid_0_sp_1,
    fid_in_val14_read_reg_294,
    \fid[0]_INST_0_i_2_0 ,
    CO,
    \icmp_ln1020_reg_484_reg[0]_1 ,
    counter,
    empty_reg_149,
    p_phi_i_loc_fu_108,
    \sof_2_reg_221_reg[0]_0 ,
    SS,
    \sext_ln979_cast_reg_470_reg[13]_0 );
  output \icmp_ln1020_reg_484_reg[0]_0 ;
  output grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  output [1:0]D;
  output [0:0]fid;
  output \ap_CS_fsm_reg[1]_0 ;
  output \field_id_val13_read_reg_299_reg[12] ;
  output \field_id_val13_read_reg_299_reg[14] ;
  output \counter_reg[0] ;
  output \p_phi_i_reg_233_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output counter_loc_0_i_fu_104_reg_0_sp_1;
  input ap_clk;
  input [0:0]counter_loc_0_i_fu_104_reg;
  input [15:0]Q;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg;
  input [1:0]\counter_reg[0]_0 ;
  input [12:0]\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 ;
  input ap_rst_n;
  input fidStored;
  input [0:0]E;
  input fid_preg;
  input [0:0]\j_fu_124_reg[12]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input stream_out_vresampled_empty_n;
  input fid_0_sp_1;
  input fid_in_val14_read_reg_294;
  input \fid[0]_INST_0_i_2_0 ;
  input [0:0]CO;
  input [7:0]\icmp_ln1020_reg_484_reg[0]_1 ;
  input [0:0]counter;
  input empty_reg_149;
  input p_phi_i_loc_fu_108;
  input \sof_2_reg_221_reg[0]_0 ;
  input [0:0]SS;
  input [12:0]\sext_ln979_cast_reg_470_reg[13]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_phi_reg_pp0_iter1_empty_187_reg_244;
  wire \ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_2_n_3 ;
  wire ap_rst_n;
  wire axi_last_fu_292_p2;
  wire axi_last_fu_292_p2_carry__0_i_1_n_3;
  wire axi_last_fu_292_p2_carry_i_1_n_3;
  wire axi_last_fu_292_p2_carry_i_2_n_3;
  wire axi_last_fu_292_p2_carry_i_3_n_3;
  wire axi_last_fu_292_p2_carry_i_4_n_3;
  wire axi_last_fu_292_p2_carry_n_3;
  wire axi_last_fu_292_p2_carry_n_4;
  wire axi_last_fu_292_p2_carry_n_5;
  wire axi_last_fu_292_p2_carry_n_6;
  wire \axi_last_reg_479[0]_i_1_n_3 ;
  wire [0:0]counter;
  wire \counter[0]_i_2_n_3 ;
  wire [0:0]counter_loc_0_i_fu_104_reg;
  wire counter_loc_0_i_fu_104_reg_0_sn_1;
  wire \counter_reg[0] ;
  wire [1:0]\counter_reg[0]_0 ;
  wire empty_reg_149;
  wire [0:0]fid;
  wire fidStored;
  wire \fid[0]_INST_0_i_13_n_3 ;
  wire \fid[0]_INST_0_i_2_0 ;
  wire \fid[0]_INST_0_i_2_n_3 ;
  wire \fid[0]_INST_0_i_3_n_3 ;
  wire \fid[0]_INST_0_i_4_n_3 ;
  wire \fid[0]_INST_0_i_6_n_3 ;
  wire \fid[0]_INST_0_i_8_n_3 ;
  wire \fid[0]_INST_0_i_9_n_3 ;
  wire fid_0_sn_1;
  wire fid_in_val14_read_reg_294;
  wire fid_preg;
  wire \field_id_val13_read_reg_299_reg[12] ;
  wire \field_id_val13_read_reg_299_reg[14] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  wire i__carry__0_i_1__2_n_3;
  wire i__carry_i_1__2_n_3;
  wire i__carry_i_2__0_n_3;
  wire i__carry_i_3__0_n_3;
  wire i__carry_i_4__0_n_3;
  wire \icmp_ln1020_reg_484[0]_i_1_n_3 ;
  wire \icmp_ln1020_reg_484[0]_i_2_n_3 ;
  wire \icmp_ln1020_reg_484[0]_i_3_n_3 ;
  wire \icmp_ln1020_reg_484_reg[0]_0 ;
  wire [7:0]\icmp_ln1020_reg_484_reg[0]_1 ;
  wire [12:0]\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln981_fu_277_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln981_reg_475[0]_i_1_n_3 ;
  wire \icmp_ln981_reg_475_reg_n_3_[0] ;
  wire \j_fu_124[0]_i_2_n_3 ;
  wire \j_fu_124[0]_i_4_n_3 ;
  wire [12:0]j_fu_124_reg;
  wire \j_fu_124_reg[0]_i_3_n_10 ;
  wire \j_fu_124_reg[0]_i_3_n_3 ;
  wire \j_fu_124_reg[0]_i_3_n_4 ;
  wire \j_fu_124_reg[0]_i_3_n_5 ;
  wire \j_fu_124_reg[0]_i_3_n_6 ;
  wire \j_fu_124_reg[0]_i_3_n_7 ;
  wire \j_fu_124_reg[0]_i_3_n_8 ;
  wire \j_fu_124_reg[0]_i_3_n_9 ;
  wire [0:0]\j_fu_124_reg[12]_0 ;
  wire \j_fu_124_reg[12]_i_1_n_10 ;
  wire \j_fu_124_reg[4]_i_1_n_10 ;
  wire \j_fu_124_reg[4]_i_1_n_3 ;
  wire \j_fu_124_reg[4]_i_1_n_4 ;
  wire \j_fu_124_reg[4]_i_1_n_5 ;
  wire \j_fu_124_reg[4]_i_1_n_6 ;
  wire \j_fu_124_reg[4]_i_1_n_7 ;
  wire \j_fu_124_reg[4]_i_1_n_8 ;
  wire \j_fu_124_reg[4]_i_1_n_9 ;
  wire \j_fu_124_reg[8]_i_1_n_10 ;
  wire \j_fu_124_reg[8]_i_1_n_3 ;
  wire \j_fu_124_reg[8]_i_1_n_4 ;
  wire \j_fu_124_reg[8]_i_1_n_5 ;
  wire \j_fu_124_reg[8]_i_1_n_6 ;
  wire \j_fu_124_reg[8]_i_1_n_7 ;
  wire \j_fu_124_reg[8]_i_1_n_8 ;
  wire \j_fu_124_reg[8]_i_1_n_9 ;
  wire m_axis_video_TREADY_int_regslice;
  wire p_9_in;
  wire p_phi_i_loc_fu_108;
  wire p_phi_i_reg_233;
  wire \p_phi_i_reg_233[0]_i_1_n_3 ;
  wire \p_phi_i_reg_233[0]_i_2_n_3 ;
  wire \p_phi_i_reg_233[0]_i_3_n_3 ;
  wire \p_phi_i_reg_233_reg[0]_0 ;
  wire [13:0]sext_ln979_cast_reg_470;
  wire [12:0]\sext_ln979_cast_reg_470_reg[13]_0 ;
  wire \sof_2_reg_221[0]_i_1_n_3 ;
  wire \sof_2_reg_221_reg[0]_0 ;
  wire stream_out_vresampled_empty_n;
  wire [3:0]NLW_axi_last_fu_292_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_axi_last_fu_292_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_fu_292_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_j_fu_124_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_j_fu_124_reg[12]_i_1_O_UNCONNECTED ;

  assign counter_loc_0_i_fu_104_reg_0_sp_1 = counter_loc_0_i_fu_104_reg_0_sn_1;
  assign fid_0_sn_1 = fid_0_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hAA03AA00)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I3(ap_CS_fsm_state1),
        .I4(\ap_CS_fsm[1]_i_2_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFF47FF77)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h22200020)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(CO),
        .I1(\counter_reg[0]_0 [0]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .I5(\counter_reg[0]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0222222222222222)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .I2(\counter_reg[0]_0 [1]),
        .I3(\j_fu_124_reg[12]_0 ),
        .I4(m_axis_video_TREADY_int_regslice),
        .I5(stream_out_vresampled_empty_n),
        .O(\ap_CS_fsm[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I3(\counter_reg[0]_0 [1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(p_9_in),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_CS_fsm_state1),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[2]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h8AAABAAA)) 
    \ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter1_empty_187_reg_244),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF0FBFFFB)) 
    \ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(\fid[0]_INST_0_i_8_n_3 ),
        .I4(fid_in_val14_read_reg_294),
        .O(\ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp0_iter1_empty_187_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_empty_187_reg_244[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter1_empty_187_reg_244),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 axi_last_fu_292_p2_carry
       (.CI(1'b0),
        .CO({axi_last_fu_292_p2_carry_n_3,axi_last_fu_292_p2_carry_n_4,axi_last_fu_292_p2_carry_n_5,axi_last_fu_292_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_292_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_fu_292_p2_carry_i_1_n_3,axi_last_fu_292_p2_carry_i_2_n_3,axi_last_fu_292_p2_carry_i_3_n_3,axi_last_fu_292_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 axi_last_fu_292_p2_carry__0
       (.CI(axi_last_fu_292_p2_carry_n_3),
        .CO({NLW_axi_last_fu_292_p2_carry__0_CO_UNCONNECTED[3:1],axi_last_fu_292_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_fu_292_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,axi_last_fu_292_p2_carry__0_i_1_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    axi_last_fu_292_p2_carry__0_i_1
       (.I0(j_fu_124_reg[12]),
        .I1(sext_ln979_cast_reg_470[13]),
        .O(axi_last_fu_292_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_1
       (.I0(sext_ln979_cast_reg_470[11]),
        .I1(j_fu_124_reg[11]),
        .I2(j_fu_124_reg[9]),
        .I3(sext_ln979_cast_reg_470[9]),
        .I4(j_fu_124_reg[10]),
        .I5(sext_ln979_cast_reg_470[10]),
        .O(axi_last_fu_292_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_2
       (.I0(sext_ln979_cast_reg_470[8]),
        .I1(j_fu_124_reg[8]),
        .I2(j_fu_124_reg[6]),
        .I3(sext_ln979_cast_reg_470[6]),
        .I4(j_fu_124_reg[7]),
        .I5(sext_ln979_cast_reg_470[7]),
        .O(axi_last_fu_292_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_3
       (.I0(j_fu_124_reg[3]),
        .I1(sext_ln979_cast_reg_470[3]),
        .I2(j_fu_124_reg[4]),
        .I3(sext_ln979_cast_reg_470[4]),
        .I4(sext_ln979_cast_reg_470[5]),
        .I5(j_fu_124_reg[5]),
        .O(axi_last_fu_292_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_fu_292_p2_carry_i_4
       (.I0(sext_ln979_cast_reg_470[2]),
        .I1(j_fu_124_reg[2]),
        .I2(j_fu_124_reg[0]),
        .I3(sext_ln979_cast_reg_470[0]),
        .I4(j_fu_124_reg[1]),
        .I5(sext_ln979_cast_reg_470[1]),
        .O(axi_last_fu_292_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_reg_479[0]_i_1 
       (.I0(axi_last_fu_292_p2),
        .I1(p_9_in),
        .I2(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .O(\axi_last_reg_479[0]_i_1_n_3 ));
  FDRE \axi_last_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_479[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    \counter[0]_i_1 
       (.I0(counter_loc_0_i_fu_104_reg),
        .I1(\counter_reg[0]_0 [1]),
        .I2(\counter[0]_i_2_n_3 ),
        .I3(counter),
        .O(counter_loc_0_i_fu_104_reg_0_sn_1));
  LUT6 #(
    .INIT(64'hBFFFBFFFFFFFBFFF)) 
    \counter[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .O(\counter[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \counter_loc_0_i_fu_104[0]_i_1 
       (.I0(counter),
        .I1(E),
        .I2(\counter[0]_i_2_n_3 ),
        .I3(\counter_reg[0]_0 [1]),
        .I4(counter_loc_0_i_fu_104_reg),
        .O(\counter_reg[0] ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \fid[0]_INST_0 
       (.I0(fidStored),
        .I1(E),
        .I2(\fid[0]_INST_0_i_2_n_3 ),
        .I3(\fid[0]_INST_0_i_3_n_3 ),
        .I4(\fid[0]_INST_0_i_4_n_3 ),
        .I5(fid_preg),
        .O(fid));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fid[0]_INST_0_i_10 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[6]),
        .O(\field_id_val13_read_reg_299_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \fid[0]_INST_0_i_12 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\field_id_val13_read_reg_299_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \fid[0]_INST_0_i_13 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .I2(Q[0]),
        .O(\fid[0]_INST_0_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAAEEAAAEAAAEAAAE)) 
    \fid[0]_INST_0_i_2 
       (.I0(\fid[0]_INST_0_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(fid_0_sn_1),
        .I3(ap_condition_pp0_exit_iter0_state2),
        .I4(\fid[0]_INST_0_i_8_n_3 ),
        .I5(fid_in_val14_read_reg_294),
        .O(\fid[0]_INST_0_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \fid[0]_INST_0_i_3 
       (.I0(counter_loc_0_i_fu_104_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\fid[0]_INST_0_i_8_n_3 ),
        .O(\fid[0]_INST_0_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h008000800080CC8C)) 
    \fid[0]_INST_0_i_4 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\counter_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(\fid[0]_INST_0_i_8_n_3 ),
        .I4(\fid[0]_INST_0_i_9_n_3 ),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(\fid[0]_INST_0_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000010000000300)) 
    \fid[0]_INST_0_i_6 
       (.I0(Q[1]),
        .I1(\field_id_val13_read_reg_299_reg[12] ),
        .I2(\fid[0]_INST_0_i_2_0 ),
        .I3(\field_id_val13_read_reg_299_reg[14] ),
        .I4(\fid[0]_INST_0_i_13_n_3 ),
        .I5(counter_loc_0_i_fu_104_reg),
        .O(\fid[0]_INST_0_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \fid[0]_INST_0_i_8 
       (.I0(\field_id_val13_read_reg_299_reg[12] ),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[15]),
        .I4(Q[5]),
        .I5(\field_id_val13_read_reg_299_reg[14] ),
        .O(\fid[0]_INST_0_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \fid[0]_INST_0_i_9 
       (.I0(\ap_CS_fsm[2]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\fid[0]_INST_0_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_ready),
        .I1(CO),
        .I2(\counter_reg[0]_0 [0]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__2
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [12]),
        .I1(j_fu_124_reg[12]),
        .O(i__carry__0_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [11]),
        .I1(j_fu_124_reg[11]),
        .I2(j_fu_124_reg[9]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [9]),
        .I4(j_fu_124_reg[10]),
        .I5(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [10]),
        .O(i__carry_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [8]),
        .I1(j_fu_124_reg[8]),
        .I2(j_fu_124_reg[6]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [6]),
        .I4(j_fu_124_reg[7]),
        .I5(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [7]),
        .O(i__carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(j_fu_124_reg[5]),
        .I1(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [5]),
        .I2(j_fu_124_reg[3]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [3]),
        .I4(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [4]),
        .I5(j_fu_124_reg[4]),
        .O(i__carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [2]),
        .I1(j_fu_124_reg[2]),
        .I2(j_fu_124_reg[1]),
        .I3(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [1]),
        .I4(j_fu_124_reg[0]),
        .I5(\icmp_ln981_fu_277_p2_inferred__0/i__carry__0_0 [0]),
        .O(i__carry_i_4__0_n_3));
  LUT3 #(
    .INIT(8'h3A)) 
    \icmp_ln1020_reg_484[0]_i_1 
       (.I0(\icmp_ln1020_reg_484_reg[0]_0 ),
        .I1(\icmp_ln1020_reg_484[0]_i_2_n_3 ),
        .I2(p_9_in),
        .O(\icmp_ln1020_reg_484[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1020_reg_484[0]_i_2 
       (.I0(\icmp_ln1020_reg_484_reg[0]_1 [0]),
        .I1(\icmp_ln1020_reg_484_reg[0]_1 [7]),
        .I2(\icmp_ln1020_reg_484_reg[0]_1 [2]),
        .I3(\icmp_ln1020_reg_484_reg[0]_1 [3]),
        .I4(\icmp_ln1020_reg_484[0]_i_3_n_3 ),
        .O(\icmp_ln1020_reg_484[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1020_reg_484[0]_i_3 
       (.I0(\icmp_ln1020_reg_484_reg[0]_1 [4]),
        .I1(\icmp_ln1020_reg_484_reg[0]_1 [1]),
        .I2(\icmp_ln1020_reg_484_reg[0]_1 [6]),
        .I3(\icmp_ln1020_reg_484_reg[0]_1 [5]),
        .O(\icmp_ln1020_reg_484[0]_i_3_n_3 ));
  FDRE \icmp_ln1020_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1020_reg_484[0]_i_1_n_3 ),
        .Q(\icmp_ln1020_reg_484_reg[0]_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln981_fu_277_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_3 ,\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_4 ,\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_5 ,\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__2_n_3,i__carry_i_2__0_n_3,i__carry_i_3__0_n_3,i__carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln981_fu_277_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln981_fu_277_p2_inferred__0/i__carry_n_3 ),
        .CO({\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:1],ap_condition_pp0_exit_iter0_state2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln981_fu_277_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_1__2_n_3}));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln981_reg_475[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(p_9_in),
        .I2(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .O(\icmp_ln981_reg_475[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln981_reg_475[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(p_9_in));
  FDRE \icmp_ln981_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln981_reg_475[0]_i_1_n_3 ),
        .Q(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_124[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'h0040)) 
    \j_fu_124[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[2]_i_2_n_3 ),
        .O(\j_fu_124[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_124[0]_i_4 
       (.I0(j_fu_124_reg[0]),
        .O(\j_fu_124[0]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[0]_i_3_n_10 ),
        .Q(j_fu_124_reg[0]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_fu_124_reg[0]_i_3_n_3 ,\j_fu_124_reg[0]_i_3_n_4 ,\j_fu_124_reg[0]_i_3_n_5 ,\j_fu_124_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_fu_124_reg[0]_i_3_n_7 ,\j_fu_124_reg[0]_i_3_n_8 ,\j_fu_124_reg[0]_i_3_n_9 ,\j_fu_124_reg[0]_i_3_n_10 }),
        .S({j_fu_124_reg[3:1],\j_fu_124[0]_i_4_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[10] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[8]_i_1_n_8 ),
        .Q(j_fu_124_reg[10]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[11] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[8]_i_1_n_7 ),
        .Q(j_fu_124_reg[11]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[12] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[12]_i_1_n_10 ),
        .Q(j_fu_124_reg[12]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[12]_i_1 
       (.CI(\j_fu_124_reg[8]_i_1_n_3 ),
        .CO(\NLW_j_fu_124_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_124_reg[12]_i_1_O_UNCONNECTED [3:1],\j_fu_124_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,j_fu_124_reg[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[0]_i_3_n_9 ),
        .Q(j_fu_124_reg[1]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[0]_i_3_n_8 ),
        .Q(j_fu_124_reg[2]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[0]_i_3_n_7 ),
        .Q(j_fu_124_reg[3]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[4]_i_1_n_10 ),
        .Q(j_fu_124_reg[4]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[4]_i_1 
       (.CI(\j_fu_124_reg[0]_i_3_n_3 ),
        .CO({\j_fu_124_reg[4]_i_1_n_3 ,\j_fu_124_reg[4]_i_1_n_4 ,\j_fu_124_reg[4]_i_1_n_5 ,\j_fu_124_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_124_reg[4]_i_1_n_7 ,\j_fu_124_reg[4]_i_1_n_8 ,\j_fu_124_reg[4]_i_1_n_9 ,\j_fu_124_reg[4]_i_1_n_10 }),
        .S(j_fu_124_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[4]_i_1_n_9 ),
        .Q(j_fu_124_reg[5]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[4]_i_1_n_8 ),
        .Q(j_fu_124_reg[6]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[4]_i_1_n_7 ),
        .Q(j_fu_124_reg[7]),
        .R(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[8] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[8]_i_1_n_10 ),
        .Q(j_fu_124_reg[8]),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \j_fu_124_reg[8]_i_1 
       (.CI(\j_fu_124_reg[4]_i_1_n_3 ),
        .CO({\j_fu_124_reg[8]_i_1_n_3 ,\j_fu_124_reg[8]_i_1_n_4 ,\j_fu_124_reg[8]_i_1_n_5 ,\j_fu_124_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_fu_124_reg[8]_i_1_n_7 ,\j_fu_124_reg[8]_i_1_n_8 ,\j_fu_124_reg[8]_i_1_n_9 ,\j_fu_124_reg[8]_i_1_n_10 }),
        .S(j_fu_124_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_124_reg[9] 
       (.C(ap_clk),
        .CE(\j_fu_124[0]_i_2_n_3 ),
        .D(\j_fu_124_reg[8]_i_1_n_9 ),
        .Q(j_fu_124_reg[9]),
        .R(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_phi_i_loc_fu_108[0]_i_1 
       (.I0(p_phi_i_reg_233),
        .I1(\counter_reg[0]_0 [1]),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_p_phi_i_out_ap_vld),
        .I3(p_phi_i_loc_fu_108),
        .O(\p_phi_i_reg_233_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hC0C0AAFFC0C0AA00)) 
    \p_phi_i_reg_233[0]_i_1 
       (.I0(empty_reg_149),
        .I1(\p_phi_i_reg_233[0]_i_2_n_3 ),
        .I2(\p_phi_i_reg_233[0]_i_3_n_3 ),
        .I3(ap_NS_fsm1),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(p_phi_i_reg_233),
        .O(\p_phi_i_reg_233[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF6FF)) 
    \p_phi_i_reg_233[0]_i_2 
       (.I0(Q[1]),
        .I1(counter_loc_0_i_fu_104_reg),
        .I2(\fid[0]_INST_0_i_8_n_3 ),
        .I3(Q[0]),
        .I4(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .O(\p_phi_i_reg_233[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \p_phi_i_reg_233[0]_i_3 
       (.I0(ap_phi_reg_pp0_iter1_empty_187_reg_244),
        .I1(\fid[0]_INST_0_i_8_n_3 ),
        .I2(Q[0]),
        .I3(\icmp_ln981_reg_475_reg_n_3_[0] ),
        .O(\p_phi_i_reg_233[0]_i_3_n_3 ));
  FDRE \p_phi_i_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_phi_i_reg_233[0]_i_1_n_3 ),
        .Q(p_phi_i_reg_233),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [0]),
        .Q(sext_ln979_cast_reg_470[0]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [10]),
        .Q(sext_ln979_cast_reg_470[10]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [11]),
        .Q(sext_ln979_cast_reg_470[11]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [12]),
        .Q(sext_ln979_cast_reg_470[13]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [1]),
        .Q(sext_ln979_cast_reg_470[1]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [2]),
        .Q(sext_ln979_cast_reg_470[2]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [3]),
        .Q(sext_ln979_cast_reg_470[3]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [4]),
        .Q(sext_ln979_cast_reg_470[4]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [5]),
        .Q(sext_ln979_cast_reg_470[5]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [6]),
        .Q(sext_ln979_cast_reg_470[6]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [7]),
        .Q(sext_ln979_cast_reg_470[7]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [8]),
        .Q(sext_ln979_cast_reg_470[8]),
        .R(1'b0));
  FDRE \sext_ln979_cast_reg_470_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\sext_ln979_cast_reg_470_reg[13]_0 [9]),
        .Q(sext_ln979_cast_reg_470[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \sof_2_reg_221[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .I1(ap_CS_fsm_state1),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg),
        .I3(\sof_2_reg_221_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\sof_2_reg_221[0]_i_1_n_3 ));
  FDRE \sof_2_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_2_reg_221[0]_i_1_n_3 ),
        .Q(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;

  wire [15:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(ap_block_pp0_stage0_subdone),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],D,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_entry_proc
   (start_once_reg,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    E,
    push,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    SS,
    start_once_reg_reg_0,
    ap_clk,
    ap_sync_reg_entry_proc_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_for_tpgForeground_U0_full_n,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    \mOutPtr_reg[3] ,
    ap_NS_fsm__0,
    \mOutPtr_reg[3]_0 );
  output start_once_reg;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output [0:0]E;
  output push;
  output [0:0]ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_for_tpgForeground_U0_full_n;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input \mOutPtr_reg[3] ;
  input [0:0]ap_NS_fsm__0;
  input \mOutPtr_reg[3]_0 ;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire [0:0]ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire push;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_for_tpgForeground_U0_full_n),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(push));
  LUT5 #(
    .INIT(32'h04000000)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_for_tpgForeground_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__13 
       (.I0(push),
        .I1(ap_NS_fsm__0),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \mOutPtr[3]_i_1__1 
       (.I0(push),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I2(\mOutPtr_reg[3] ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w12_d2_S
   (\SRL_SIG_reg[0]_46 ,
    height_val7_c_full_n,
    DI,
    \SRL_SIG_reg[0][11] ,
    empty_n_reg_0,
    \SRL_SIG_reg[0][11]_0 ,
    push,
    height_val7_c19_dout,
    ap_clk,
    SS,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    out,
    field_id_val13_c_empty_n,
    fid_in_val14_c_empty_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    E);
  output [11:0]\SRL_SIG_reg[0]_46 ;
  output height_val7_c_full_n;
  output [3:0]DI;
  output [1:0]\SRL_SIG_reg[0][11] ;
  output empty_n_reg_0;
  output [11:0]\SRL_SIG_reg[0][11]_0 ;
  input push;
  input [11:0]height_val7_c19_dout;
  input ap_clk;
  input [0:0]SS;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input [11:0]out;
  input field_id_val13_c_empty_n;
  input fid_in_val14_c_empty_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]E;

  wire [3:0]DI;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [1:0]\SRL_SIG_reg[0][11] ;
  wire [11:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0]_46 ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__10_n_3;
  wire empty_n_reg_0;
  wire fid_in_val14_c_empty_n;
  wire field_id_val13_c_empty_n;
  wire full_n_i_1__10_n_3;
  wire [11:0]height_val7_c19_dout;
  wire height_val7_c_empty_n;
  wire height_val7_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_1__23_n_3 ;
  wire \mOutPtr[2]_i_2__4_n_3 ;
  wire [11:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w12_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w12_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0]_46 ),
        .DI(DI),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][11]_1 (\SRL_SIG_reg[0][11]_0 ),
        .ap_clk(ap_clk),
        .height_val7_c19_dout(height_val7_c19_dout),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    empty_n_i_1__10
       (.I0(push),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(height_val7_c_empty_n),
        .O(empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_3),
        .Q(height_val7_c_empty_n),
        .R(SS));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fid[0]_INST_0_i_5 
       (.I0(height_val7_c_empty_n),
        .I1(field_id_val13_c_empty_n),
        .I2(fid_in_val14_c_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(height_val7_c_full_n),
        .O(full_n_i_1__10_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_3),
        .Q(height_val7_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__4 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__4_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__23_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__4_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w12_d2_S_ShiftReg
   (D,
    DI,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][11]_1 ,
    push,
    height_val7_c19_dout,
    ap_clk,
    out,
    Q);
  output [11:0]D;
  output [3:0]DI;
  output [1:0]\SRL_SIG_reg[0][11]_0 ;
  output [11:0]\SRL_SIG_reg[0][11]_1 ;
  input push;
  input [11:0]height_val7_c19_dout;
  input ap_clk;
  input [11:0]out;
  input [1:0]Q;

  wire [11:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[0][11]_0 ;
  wire [11:0]\SRL_SIG_reg[0][11]_1 ;
  wire [11:0]\SRL_SIG_reg[1]_41 ;
  wire ap_clk;
  wire [11:0]height_val7_c19_dout;
  wire [11:0]out;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c19_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_41 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1]_41 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[1]_41 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_41 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_41 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_41 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_41 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_41 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_41 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_41 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_41 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1]_41 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp33_i_fu_217_p2_carry__0_i_3
       (.I0(D[11]),
        .I1(out[11]),
        .I2(D[10]),
        .I3(out[10]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp33_i_fu_217_p2_carry__0_i_4
       (.I0(D[9]),
        .I1(out[9]),
        .I2(D[8]),
        .I3(out[8]),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp33_i_fu_217_p2_carry_i_1
       (.I0(D[7]),
        .I1(out[7]),
        .I2(D[6]),
        .I3(out[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp33_i_fu_217_p2_carry_i_2
       (.I0(D[5]),
        .I1(out[5]),
        .I2(D[4]),
        .I3(out[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp33_i_fu_217_p2_carry_i_3
       (.I0(D[3]),
        .I1(out[3]),
        .I2(D[2]),
        .I3(out[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp33_i_fu_217_p2_carry_i_4
       (.I0(D[1]),
        .I1(out[1]),
        .I2(D[0]),
        .I3(out[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[0]_i_1 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [0]),
        .O(\SRL_SIG_reg[0][11]_1 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[10]_i_1 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [10]),
        .O(\SRL_SIG_reg[0][11]_1 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[11]_i_1 
       (.I0(D[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [11]),
        .O(\SRL_SIG_reg[0][11]_1 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[1]_i_1 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [1]),
        .O(\SRL_SIG_reg[0][11]_1 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[2]_i_1 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [2]),
        .O(\SRL_SIG_reg[0][11]_1 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[3]_i_1 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [3]),
        .O(\SRL_SIG_reg[0][11]_1 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[4]_i_1 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [4]),
        .O(\SRL_SIG_reg[0][11]_1 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[5]_i_1 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [5]),
        .O(\SRL_SIG_reg[0][11]_1 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[6]_i_1 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [6]),
        .O(\SRL_SIG_reg[0][11]_1 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[7]_i_1 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [7]),
        .O(\SRL_SIG_reg[0][11]_1 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[8]_i_1 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [8]),
        .O(\SRL_SIG_reg[0][11]_1 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_309[9]_i_1 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_41 [9]),
        .O(\SRL_SIG_reg[0][11]_1 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w13_d2_S
   (\SRL_SIG_reg[0]_47 ,
    width_val12_c_empty_n,
    width_val12_c_full_n,
    \icmp_ln979_reg_322_reg[0] ,
    \SRL_SIG_reg[0][12] ,
    S,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][12] ,
    D,
    DI,
    \loopWidth_reg_279_reg[8] ,
    \loopWidth_reg_279_reg[11] ,
    push,
    width_val12_c22_dout,
    ap_clk,
    SS,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    \icmp_ln979_reg_322_reg[0]_0 ,
    \SRL_SIG_reg[1][11] ,
    E);
  output [8:0]\SRL_SIG_reg[0]_47 ;
  output width_val12_c_empty_n;
  output width_val12_c_full_n;
  output \icmp_ln979_reg_322_reg[0] ;
  output [12:0]\SRL_SIG_reg[0][12] ;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[1][8] ;
  output [3:0]\SRL_SIG_reg[1][12] ;
  output [0:0]D;
  output [3:0]DI;
  output [3:0]\loopWidth_reg_279_reg[8] ;
  output [2:0]\loopWidth_reg_279_reg[11] ;
  input push;
  input [8:0]width_val12_c22_dout;
  input ap_clk;
  input [0:0]SS;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input \icmp_ln979_reg_322_reg[0]_0 ;
  input [3:0]\SRL_SIG_reg[1][11] ;
  input [0:0]E;

  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [3:0]S;
  wire [12:0]\SRL_SIG_reg[0][12] ;
  wire [8:0]\SRL_SIG_reg[0]_47 ;
  wire [3:0]\SRL_SIG_reg[1][11] ;
  wire [3:0]\SRL_SIG_reg[1][12] ;
  wire [3:0]\SRL_SIG_reg[1][8] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__11_n_3;
  wire full_n_i_1__11_n_3;
  wire \icmp_ln979_reg_322[0]_i_5_n_3 ;
  wire \icmp_ln979_reg_322_reg[0] ;
  wire \icmp_ln979_reg_322_reg[0]_0 ;
  wire [2:0]\loopWidth_reg_279_reg[11] ;
  wire [3:0]\loopWidth_reg_279_reg[8] ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__16_n_3 ;
  wire \mOutPtr[1]_i_1__22_n_3 ;
  wire \mOutPtr[2]_i_1__23_n_3 ;
  wire push;
  wire [8:0]width_val12_c22_dout;
  wire width_val12_c_empty_n;
  wire width_val12_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w13_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w13_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0]_47 ),
        .DI(DI),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .S(S),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[1][0]_0 (D),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .ap_clk(ap_clk),
        .\icmp_ln979_reg_322_reg[0] (\icmp_ln979_reg_322_reg[0] ),
        .\icmp_ln979_reg_322_reg[0]_0 (\icmp_ln979_reg_322_reg[0]_0 ),
        .\icmp_ln979_reg_322_reg[0]_1 (\icmp_ln979_reg_322[0]_i_5_n_3 ),
        .\loopWidth_reg_279_reg[11] (\loopWidth_reg_279_reg[11] ),
        .\loopWidth_reg_279_reg[8] (\loopWidth_reg_279_reg[8] ),
        .push(push),
        .width_val12_c22_dout(width_val12_c22_dout));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    empty_n_i_1__11
       (.I0(push),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(width_val12_c_empty_n),
        .O(empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_3),
        .Q(width_val12_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(width_val12_c_full_n),
        .O(full_n_i_1__11_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_3),
        .Q(width_val12_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln979_reg_322[0]_i_5 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .O(\icmp_ln979_reg_322[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__23 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__23_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__22_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__23_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w13_d2_S_ShiftReg
   (D,
    \icmp_ln979_reg_322_reg[0] ,
    \SRL_SIG_reg[0][12]_0 ,
    S,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    DI,
    \loopWidth_reg_279_reg[8] ,
    \loopWidth_reg_279_reg[11] ,
    push,
    width_val12_c22_dout,
    ap_clk,
    \icmp_ln979_reg_322_reg[0]_0 ,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    Q,
    \icmp_ln979_reg_322_reg[0]_1 ,
    \SRL_SIG_reg[1][11]_0 );
  output [8:0]D;
  output \icmp_ln979_reg_322_reg[0] ;
  output [12:0]\SRL_SIG_reg[0][12]_0 ;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[1][8]_0 ;
  output [3:0]\SRL_SIG_reg[1][12]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output [3:0]DI;
  output [3:0]\loopWidth_reg_279_reg[8] ;
  output [2:0]\loopWidth_reg_279_reg[11] ;
  input push;
  input [8:0]width_val12_c22_dout;
  input ap_clk;
  input \icmp_ln979_reg_322_reg[0]_0 ;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input [1:0]Q;
  input \icmp_ln979_reg_322_reg[0]_1 ;
  input [3:0]\SRL_SIG_reg[1][11]_0 ;

  wire [8:0]D;
  wire [3:0]DI;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [1:0]Q;
  wire [3:0]S;
  wire [12:0]\SRL_SIG_reg[0][12]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][11]_0 ;
  wire [3:0]\SRL_SIG_reg[1][12]_0 ;
  wire [3:0]\SRL_SIG_reg[1][8]_0 ;
  wire [12:0]\SRL_SIG_reg[1]_42 ;
  wire ap_clk;
  wire \icmp_ln979_reg_322[0]_i_2_n_3 ;
  wire \icmp_ln979_reg_322[0]_i_3_n_3 ;
  wire \icmp_ln979_reg_322[0]_i_4_n_3 ;
  wire \icmp_ln979_reg_322_reg[0] ;
  wire \icmp_ln979_reg_322_reg[0]_0 ;
  wire \icmp_ln979_reg_322_reg[0]_1 ;
  wire [2:0]\loopWidth_reg_279_reg[11] ;
  wire [3:0]\loopWidth_reg_279_reg[8] ;
  wire push;
  wire [8:0]width_val12_c22_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_42 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][11]_0 [2]),
        .Q(\SRL_SIG_reg[1]_42 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][11]_0 [3]),
        .Q(\SRL_SIG_reg[1]_42 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_42 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_42 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_42 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_42 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_42 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_42 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_42 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_42 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][11]_0 [0]),
        .Q(\SRL_SIG_reg[1]_42 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[1][11]_0 [1]),
        .Q(\SRL_SIG_reg[1]_42 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[0]_i_1 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [0]),
        .O(\SRL_SIG_reg[0][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[10]_i_1 
       (.I0(\SRL_SIG_reg[1][11]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [10]),
        .O(\SRL_SIG_reg[0][12]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[11]_i_1 
       (.I0(\SRL_SIG_reg[1][11]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [11]),
        .O(\SRL_SIG_reg[0][12]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[12]_i_1 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [12]),
        .O(\SRL_SIG_reg[0][12]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[1]_i_1 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [1]),
        .O(\SRL_SIG_reg[0][12]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[2]_i_1 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [2]),
        .O(\SRL_SIG_reg[0][12]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[3]_i_1 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [3]),
        .O(\SRL_SIG_reg[0][12]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[4]_i_1 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [4]),
        .O(\SRL_SIG_reg[0][12]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[5]_i_1 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [5]),
        .O(\SRL_SIG_reg[0][12]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[6]_i_1 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [6]),
        .O(\SRL_SIG_reg[0][12]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[7]_i_1 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [7]),
        .O(\SRL_SIG_reg[0][12]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[8]_i_1 
       (.I0(\SRL_SIG_reg[1][11]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [8]),
        .O(\SRL_SIG_reg[0][12]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_304[9]_i_1 
       (.I0(\SRL_SIG_reg[1][11]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [9]),
        .O(\SRL_SIG_reg[0][12]_0 [9]));
  LUT6 #(
    .INIT(64'h0A0A0A3A0A0A0A0A)) 
    \icmp_ln979_reg_322[0]_i_1 
       (.I0(\icmp_ln979_reg_322_reg[0]_0 ),
        .I1(\SRL_SIG_reg[0][12]_0 [4]),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(\icmp_ln979_reg_322[0]_i_2_n_3 ),
        .I4(\icmp_ln979_reg_322[0]_i_3_n_3 ),
        .I5(\icmp_ln979_reg_322[0]_i_4_n_3 ),
        .O(\icmp_ln979_reg_322_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFAFFCCCCFACC)) 
    \icmp_ln979_reg_322[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_42 [11]),
        .I1(\SRL_SIG_reg[1][11]_0 [3]),
        .I2(\SRL_SIG_reg[1]_42 [9]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\SRL_SIG_reg[1][11]_0 [1]),
        .O(\icmp_ln979_reg_322[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFEFE)) 
    \icmp_ln979_reg_322[0]_i_3 
       (.I0(\SRL_SIG_reg[0][12]_0 [2]),
        .I1(\SRL_SIG_reg[0][12]_0 [0]),
        .I2(\SRL_SIG_reg[0][12]_0 [8]),
        .I3(D[8]),
        .I4(\icmp_ln979_reg_322_reg[0]_1 ),
        .I5(\SRL_SIG_reg[1]_42 [12]),
        .O(\icmp_ln979_reg_322[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln979_reg_322[0]_i_4 
       (.I0(\SRL_SIG_reg[0][12]_0 [7]),
        .I1(\SRL_SIG_reg[0][12]_0 [10]),
        .I2(\SRL_SIG_reg[0][12]_0 [6]),
        .I3(\SRL_SIG_reg[0][12]_0 [5]),
        .I4(\SRL_SIG_reg[0][12]_0 [3]),
        .I5(\SRL_SIG_reg[0][12]_0 [1]),
        .O(\icmp_ln979_reg_322[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1][11]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [8]),
        .O(\loopWidth_reg_279_reg[8] [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_2
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [7]),
        .O(\loopWidth_reg_279_reg[8] [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_3
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [6]),
        .O(\loopWidth_reg_279_reg[8] [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__0_i_4
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [5]),
        .O(\loopWidth_reg_279_reg[8] [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[1]_42 [8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[1][11]_0 [0]),
        .O(\SRL_SIG_reg[1][8]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[1]_42 [7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[7]),
        .O(\SRL_SIG_reg[1][8]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_42 [6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[6]),
        .O(\SRL_SIG_reg[1][8]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_42 [5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[5]),
        .O(\SRL_SIG_reg[1][8]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[1][11]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [11]),
        .O(\loopWidth_reg_279_reg[11] [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[1][11]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [10]),
        .O(\loopWidth_reg_279_reg[11] [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[1][11]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [9]),
        .O(\loopWidth_reg_279_reg[11] [0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[1]_42 [12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[8]),
        .O(\SRL_SIG_reg[1][12]_0 [3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[1]_42 [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[1][11]_0 [3]),
        .O(\SRL_SIG_reg[1][12]_0 [2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[1]_42 [10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[1][11]_0 [2]),
        .O(\SRL_SIG_reg[1][12]_0 [1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[1]_42 [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[1][11]_0 [1]),
        .O(\SRL_SIG_reg[1][12]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_1
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_2
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [3]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_3
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    sub_i_fu_211_p2_carry_i_4
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_42 [1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_42 [4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[4]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_42 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_42 [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h04F7)) 
    sub_i_fu_211_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_42 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    \sub_i_reg_317[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_42 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[0]),
        .O(\SRL_SIG_reg[1][0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S
   (\SRL_SIG_reg[0]_45 ,
    height_val7_c19_empty_n,
    height_val7_c19_full_n,
    DI,
    \SRL_SIG_reg[0][11] ,
    height_val7_c19_dout,
    D,
    push,
    height_val7_c20_dout,
    ap_clk,
    SS,
    push_0,
    bPassThru_1_loc_channel_dout,
    out,
    loopHeight_reg_507,
    E);
  output [11:0]\SRL_SIG_reg[0]_45 ;
  output height_val7_c19_empty_n;
  output height_val7_c19_full_n;
  output [3:0]DI;
  output [1:0]\SRL_SIG_reg[0][11] ;
  output [15:0]height_val7_c19_dout;
  output [15:0]D;
  input push;
  input [11:0]height_val7_c20_dout;
  input ap_clk;
  input [0:0]SS;
  input push_0;
  input bPassThru_1_loc_channel_dout;
  input [11:0]out;
  input [3:0]loopHeight_reg_507;
  input [0:0]E;

  wire [15:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [1:0]\SRL_SIG_reg[0][11] ;
  wire [11:0]\SRL_SIG_reg[0]_45 ;
  wire [0:0]SS;
  wire ap_clk;
  wire bPassThru_1_loc_channel_dout;
  wire empty_n_i_1__7_n_3;
  wire full_n_i_1__7_n_3;
  wire [15:0]height_val7_c19_dout;
  wire height_val7_c19_empty_n;
  wire height_val7_c19_full_n;
  wire [11:0]height_val7_c20_dout;
  wire [3:0]loopHeight_reg_507;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__23_n_3 ;
  wire \mOutPtr[1]_i_1__20_n_3 ;
  wire \mOutPtr[2]_i_2__3_n_3 ;
  wire [11:0]out;
  wire push;
  wire push_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_36 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0]_45 ),
        .DI(DI),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .ap_clk(ap_clk),
        .bPassThru_1_loc_channel_dout(bPassThru_1_loc_channel_dout),
        .height_val7_c19_dout(height_val7_c19_dout),
        .height_val7_c20_dout(height_val7_c20_dout),
        .loopHeight_reg_507(loopHeight_reg_507),
        .\loopHeight_reg_507_reg[15] (D),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push_0),
        .I4(push),
        .I5(height_val7_c19_empty_n),
        .O(empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_3),
        .Q(height_val7_c19_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(push_0),
        .I5(height_val7_c19_full_n),
        .O(full_n_i_1__7_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_3),
        .Q(height_val7_c19_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__23 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__3 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__3_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__23_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__20_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__3_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_13
   (\SRL_SIG_reg[0]_44 ,
    width_val12_c22_empty_n,
    width_val12_c22_full_n,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][15] ,
    S,
    \SRL_SIG_reg[0][15]_0 ,
    \SRL_SIG_reg[0][15]_1 ,
    E,
    width_val12_c22_dout,
    push,
    width_val12_c23_dout,
    ap_clk,
    SS,
    push_0,
    bPassThru_loc_channel_dout,
    height_val7_c19_empty_n,
    width_val12_c_full_n,
    height_val7_c_full_n,
    Q,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    \mOutPtr_reg[0]_0 );
  output [15:0]\SRL_SIG_reg[0]_44 ;
  output width_val12_c22_empty_n;
  output width_val12_c22_full_n;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [15:0]\SRL_SIG_reg[0][15] ;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output [3:0]\SRL_SIG_reg[0][15]_1 ;
  output [0:0]E;
  output [15:0]width_val12_c22_dout;
  input push;
  input [15:0]width_val12_c23_dout;
  input ap_clk;
  input [0:0]SS;
  input push_0;
  input bPassThru_loc_channel_dout;
  input height_val7_c19_empty_n;
  input width_val12_c_full_n;
  input height_val7_c_full_n;
  input [0:0]Q;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [0:0]Q;
  wire [3:0]S;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][15]_1 ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [15:0]\SRL_SIG_reg[0]_44 ;
  wire [0:0]SS;
  wire ap_clk;
  wire bPassThru_loc_channel_dout;
  wire empty_n_i_1__8_n_3;
  wire full_n_i_1__8_n_3;
  wire height_val7_c19_empty_n;
  wire height_val7_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__14_n_3 ;
  wire \mOutPtr[1]_i_1__21_n_3 ;
  wire \mOutPtr[2]_i_1__21_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire push;
  wire push_0;
  wire [15:0]width_val12_c22_dout;
  wire width_val12_c22_empty_n;
  wire width_val12_c22_full_n;
  wire [15:0]width_val12_c23_dout;
  wire width_val12_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_17 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0]_44 ),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .S(S),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[0][15]_1 (\SRL_SIG_reg[0][15]_0 ),
        .\SRL_SIG_reg[0][15]_2 (\SRL_SIG_reg[0][15]_1 ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .bPassThru_loc_channel_dout(bPassThru_loc_channel_dout),
        .push(push),
        .width_val12_c22_dout(width_val12_c22_dout),
        .width_val12_c23_dout(width_val12_c23_dout));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    empty_n_i_1__8
       (.I0(push),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push_0),
        .I5(width_val12_c22_empty_n),
        .O(empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_3),
        .Q(width_val12_c22_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__8
       (.I0(push_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(width_val12_c22_full_n),
        .O(full_n_i_1__8_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_3),
        .Q(width_val12_c22_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__21 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(push_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__21_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \mOutPtr[2]_i_1__22 
       (.I0(width_val12_c22_empty_n),
        .I1(height_val7_c19_empty_n),
        .I2(width_val12_c_full_n),
        .I3(height_val7_c_full_n),
        .I4(Q),
        .I5(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .O(E));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__14_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__21_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__21_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_14
   (\SRL_SIG_reg[0]_43 ,
    width_val12_c23_empty_n,
    width_val12_c23_full_n,
    \SRL_SIG_reg[0][12] ,
    \SRL_SIG_reg[0][11] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][3] ,
    empty_n_reg_0,
    full_n_reg_0,
    S,
    empty_n_reg_1,
    width_val12_c23_dout,
    \SRL_SIG_reg[0][12]_0 ,
    width_val12_c24_dout,
    ap_clk,
    SS,
    \mOutPtr_reg[1]_0 ,
    push,
    \hMax_reg_512_reg[15] ,
    crossHairY_val23_c_empty_n,
    crossHairX_val22_c_empty_n,
    colorFormat_val_c_full_n,
    boxColorR_val29_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    boxSize_val28_c_empty_n,
    colorFormat_val_c25_empty_n,
    tpgForeground_U0_ap_start,
    \icmp_ln774_fu_434_p2_inferred__0/i__carry ,
    height_val7_c20_empty_n,
    height_val7_c19_full_n,
    width_val12_c22_full_n,
    v_hcresampler_core_U0_ap_start,
    D,
    E);
  output [12:0]\SRL_SIG_reg[0]_43 ;
  output width_val12_c23_empty_n;
  output width_val12_c23_full_n;
  output [0:0]\SRL_SIG_reg[0][12] ;
  output [3:0]\SRL_SIG_reg[0][11] ;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\SRL_SIG_reg[0][3] ;
  output empty_n_reg_0;
  output full_n_reg_0;
  output [1:0]S;
  output empty_n_reg_1;
  output [15:0]width_val12_c23_dout;
  input [0:0]\SRL_SIG_reg[0][12]_0 ;
  input [12:0]width_val12_c24_dout;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[1]_0 ;
  input push;
  input [12:0]\hMax_reg_512_reg[15] ;
  input crossHairY_val23_c_empty_n;
  input crossHairX_val22_c_empty_n;
  input colorFormat_val_c_full_n;
  input boxColorR_val29_c_empty_n;
  input \ap_CS_fsm_reg[0] ;
  input boxSize_val28_c_empty_n;
  input colorFormat_val_c25_empty_n;
  input tpgForeground_U0_ap_start;
  input [5:0]\icmp_ln774_fu_434_p2_inferred__0/i__carry ;
  input height_val7_c20_empty_n;
  input height_val7_c19_full_n;
  input width_val12_c22_full_n;
  input v_hcresampler_core_U0_ap_start;
  input [2:0]D;
  input [0:0]E;

  wire [2:0]D;
  wire [0:0]E;
  wire [1:0]S;
  wire [3:0]\SRL_SIG_reg[0][11] ;
  wire [0:0]\SRL_SIG_reg[0][12] ;
  wire [0:0]\SRL_SIG_reg[0][12]_0 ;
  wire [3:0]\SRL_SIG_reg[0][3] ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [12:0]\SRL_SIG_reg[0]_43 ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire boxColorR_val29_c_empty_n;
  wire boxSize_val28_c_empty_n;
  wire colorFormat_val_c25_empty_n;
  wire colorFormat_val_c_full_n;
  wire crossHairX_val22_c_empty_n;
  wire crossHairY_val23_c_empty_n;
  wire empty_n_i_1__5_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__5_n_3;
  wire full_n_reg_0;
  wire [12:0]\hMax_reg_512_reg[15] ;
  wire height_val7_c19_full_n;
  wire height_val7_c20_empty_n;
  wire [5:0]\icmp_ln774_fu_434_p2_inferred__0/i__carry ;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__13_n_3 ;
  wire \mOutPtr[1]_i_1__19_n_3 ;
  wire \mOutPtr[2]_i_1__19_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire push;
  wire tpgForeground_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;
  wire width_val12_c22_full_n;
  wire [15:0]width_val12_c23_dout;
  wire width_val12_c23_empty_n;
  wire width_val12_c23_full_n;
  wire [12:0]width_val12_c24_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_16 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0]_43 ),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][12]_0 (\SRL_SIG_reg[0][12] ),
        .\SRL_SIG_reg[0][12]_1 (\SRL_SIG_reg[0][12]_0 ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][15]_0 (D),
        .ap_clk(ap_clk),
        .\hMax_reg_512_reg[15] (\hMax_reg_512_reg[15] ),
        .\icmp_ln774_fu_434_p2_inferred__0/i__carry (\icmp_ln774_fu_434_p2_inferred__0/i__carry ),
        .width_val12_c23_dout(width_val12_c23_dout),
        .width_val12_c24_dout(width_val12_c24_dout));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(full_n_reg_0),
        .I1(crossHairY_val23_c_empty_n),
        .I2(crossHairX_val22_c_empty_n),
        .I3(colorFormat_val_c_full_n),
        .I4(boxColorR_val29_c_empty_n),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(width_val12_c23_empty_n),
        .I1(height_val7_c20_empty_n),
        .I2(height_val7_c19_full_n),
        .I3(width_val12_c22_full_n),
        .I4(v_hcresampler_core_U0_ap_start),
        .O(empty_n_reg_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \crossHairX_val_read_reg_448[15]_i_5 
       (.I0(width_val12_c23_full_n),
        .I1(boxSize_val28_c_empty_n),
        .I2(colorFormat_val_c25_empty_n),
        .I3(tpgForeground_U0_ap_start),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    empty_n_i_1__5
       (.I0(\SRL_SIG_reg[0][12]_0 ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(width_val12_c23_empty_n),
        .O(empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_3),
        .Q(width_val12_c23_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(\SRL_SIG_reg[0][12]_0 ),
        .I4(push),
        .I5(width_val12_c23_full_n),
        .O(full_n_i_1__5_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(width_val12_c23_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_3 ));
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(push),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__19 
       (.I0(mOutPtr[2]),
        .I1(\SRL_SIG_reg[0][12]_0 ),
        .I2(push),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__19_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__19_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__19_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_15
   (width_val12_c24_empty_n,
    width_val12_c24_full_n,
    full_n_reg_0,
    width_val12_c24_dout,
    SS,
    ap_clk,
    push,
    empty_n_reg_0,
    height_val7_c21_full_n,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    ap_sync_reg_tpgBackground_U0_ap_ready,
    motionSpeed_val19_c_full_n,
    E,
    \SRL_SIG_reg[0][15] );
  output width_val12_c24_empty_n;
  output width_val12_c24_full_n;
  output full_n_reg_0;
  output [15:0]width_val12_c24_dout;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]empty_n_reg_0;
  input height_val7_c21_full_n;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input ap_sync_reg_tpgBackground_U0_ap_ready;
  input motionSpeed_val19_c_full_n;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_tpgBackground_U0_ap_ready;
  wire empty_n_i_1__1_n_3;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__1_n_3;
  wire full_n_reg_0;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire height_val7_c21_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__15_n_3 ;
  wire \mOutPtr[2]_i_1__14_n_3 ;
  wire motionSpeed_val19_c_full_n;
  wire push;
  wire [15:0]width_val12_c24_dout;
  wire width_val12_c24_empty_n;
  wire width_val12_c24_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .push(push),
        .width_val12_c24_dout(width_val12_c24_dout));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(width_val12_c24_full_n),
        .I1(height_val7_c21_full_n),
        .I2(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I3(ap_sync_reg_tpgBackground_U0_ap_ready),
        .I4(motionSpeed_val19_c_full_n),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(width_val12_c24_empty_n),
        .O(empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(width_val12_c24_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__1
       (.I0(empty_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(width_val12_c24_full_n),
        .O(full_n_i_1__1_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(width_val12_c24_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(empty_n_reg_0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__14_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__14_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_7
   (height_val7_c20_empty_n,
    height_val7_c20_full_n,
    height_val7_c20_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    push,
    ap_NS_fsm__0,
    loopHeight_reg_476,
    E);
  output height_val7_c20_empty_n;
  output height_val7_c20_full_n;
  output [15:0]height_val7_c20_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input push;
  input [0:0]ap_NS_fsm__0;
  input [15:0]loopHeight_reg_476;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire empty_n_i_1__4_n_3;
  wire full_n_i_1__4_n_3;
  wire [15:0]height_val7_c20_dout;
  wire height_val7_c20_empty_n;
  wire height_val7_c20_full_n;
  wire [15:0]loopHeight_reg_476;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__18_n_3 ;
  wire \mOutPtr[2]_i_2__1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_35 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .height_val7_c20_dout(height_val7_c20_dout),
        .loopHeight_reg_476(loopHeight_reg_476));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    empty_n_i_1__4
       (.I0(ap_NS_fsm__0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(height_val7_c20_empty_n),
        .O(empty_n_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_3),
        .Q(height_val7_c20_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__4
       (.I0(push),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(ap_NS_fsm__0),
        .I5(height_val7_c20_full_n),
        .O(full_n_i_1__4_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(height_val7_c20_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(push),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(ap_NS_fsm__0),
        .I2(push),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__18_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_8
   (height_val7_c21_empty_n,
    height_val7_c21_full_n,
    empty_n_reg_0,
    height_val7_c21_dout,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    width_val12_c24_empty_n,
    E,
    \SRL_SIG_reg[0][15] );
  output height_val7_c21_empty_n;
  output height_val7_c21_full_n;
  output empty_n_reg_0;
  output [15:0]height_val7_c21_dout;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input width_val12_c24_empty_n;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire empty_n_i_1__0_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_3;
  wire [15:0]height_val7_c21_dout;
  wire height_val7_c21_empty_n;
  wire height_val7_c21_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__16_n_3 ;
  wire \mOutPtr[2]_i_2__0_n_3 ;
  wire push;
  wire width_val12_c24_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_34 U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
       (.Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .height_val7_c21_dout(height_val7_c21_dout),
        .push(push));
  LUT2 #(
    .INIT(4'h7)) 
    \crossHairX_val_read_reg_448[15]_i_2 
       (.I0(height_val7_c21_empty_n),
        .I1(width_val12_c24_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFD44444444)) 
    empty_n_i_1__0
       (.I0(ap_NS_fsm__0),
        .I1(push),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[2]),
        .I5(height_val7_c21_empty_n),
        .O(empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(height_val7_c21_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__0
       (.I0(ap_NS_fsm__0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(height_val7_c21_full_n),
        .O(full_n_i_1__0_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(height_val7_c21_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_2__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg
   (width_val12_c24_dout,
    Q,
    push,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]width_val12_c24_dout;
  input [1:0]Q;
  input push;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_29 ;
  wire [15:0]\SRL_SIG_reg[1]_30 ;
  wire ap_clk;
  wire push;
  wire [15:0]width_val12_c24_dout;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [0]),
        .O(width_val12_c24_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [10]),
        .O(width_val12_c24_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [11]),
        .O(width_val12_c24_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [12]),
        .O(width_val12_c24_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [1]),
        .O(width_val12_c24_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [2]),
        .O(width_val12_c24_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [3]),
        .O(width_val12_c24_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [4]),
        .O(width_val12_c24_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [5]),
        .O(width_val12_c24_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [6]),
        .O(width_val12_c24_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [7]),
        .O(width_val12_c24_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [8]),
        .O(width_val12_c24_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_29 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [9]),
        .O(width_val12_c24_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_29 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_29 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_29 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_29 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_29 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_29 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_29 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_29 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_29 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_29 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_29 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_29 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_29 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_29 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_29 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_29 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [0]),
        .Q(\SRL_SIG_reg[1]_30 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [10]),
        .Q(\SRL_SIG_reg[1]_30 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [11]),
        .Q(\SRL_SIG_reg[1]_30 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [12]),
        .Q(\SRL_SIG_reg[1]_30 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [13]),
        .Q(\SRL_SIG_reg[1]_30 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [14]),
        .Q(\SRL_SIG_reg[1]_30 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [15]),
        .Q(\SRL_SIG_reg[1]_30 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [1]),
        .Q(\SRL_SIG_reg[1]_30 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [2]),
        .Q(\SRL_SIG_reg[1]_30 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [3]),
        .Q(\SRL_SIG_reg[1]_30 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [4]),
        .Q(\SRL_SIG_reg[1]_30 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [5]),
        .Q(\SRL_SIG_reg[1]_30 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [6]),
        .Q(\SRL_SIG_reg[1]_30 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [7]),
        .Q(\SRL_SIG_reg[1]_30 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [8]),
        .Q(\SRL_SIG_reg[1]_30 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_29 [9]),
        .Q(\SRL_SIG_reg[1]_30 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_470[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_29 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [13]),
        .O(width_val12_c24_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_470[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_29 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [14]),
        .O(width_val12_c24_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_470[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_29 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_30 [15]),
        .O(width_val12_c24_dout[15]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_16
   (D,
    \SRL_SIG_reg[0][12]_0 ,
    \SRL_SIG_reg[0][11]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    S,
    width_val12_c23_dout,
    \SRL_SIG_reg[0][12]_1 ,
    width_val12_c24_dout,
    ap_clk,
    \hMax_reg_512_reg[15] ,
    \icmp_ln774_fu_434_p2_inferred__0/i__carry ,
    Q,
    \SRL_SIG_reg[1][15]_0 );
  output [12:0]D;
  output [0:0]\SRL_SIG_reg[0][12]_0 ;
  output [3:0]\SRL_SIG_reg[0][11]_0 ;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [3:0]\SRL_SIG_reg[0][3]_0 ;
  output [1:0]S;
  output [15:0]width_val12_c23_dout;
  input [0:0]\SRL_SIG_reg[0][12]_1 ;
  input [12:0]width_val12_c24_dout;
  input ap_clk;
  input [12:0]\hMax_reg_512_reg[15] ;
  input [5:0]\icmp_ln774_fu_434_p2_inferred__0/i__carry ;
  input [1:0]Q;
  input [2:0]\SRL_SIG_reg[1][15]_0 ;

  wire [12:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire [3:0]\SRL_SIG_reg[0][11]_0 ;
  wire [0:0]\SRL_SIG_reg[0][12]_0 ;
  wire [0:0]\SRL_SIG_reg[0][12]_1 ;
  wire [3:0]\SRL_SIG_reg[0][3]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [2:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_34 ;
  wire ap_clk;
  wire [12:0]\hMax_reg_512_reg[15] ;
  wire [5:0]\icmp_ln774_fu_434_p2_inferred__0/i__carry ;
  wire [15:0]width_val12_c23_dout;
  wire [12:0]width_val12_c24_dout;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [0]),
        .O(width_val12_c23_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [10]),
        .O(width_val12_c23_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(D[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [11]),
        .O(width_val12_c23_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(D[12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [12]),
        .O(width_val12_c23_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[1][15]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [13]),
        .O(width_val12_c23_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[1][15]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [14]),
        .O(width_val12_c23_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[1][15]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [15]),
        .O(width_val12_c23_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [1]),
        .O(width_val12_c23_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [2]),
        .O(width_val12_c23_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [3]),
        .O(width_val12_c23_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [4]),
        .O(width_val12_c23_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [5]),
        .O(width_val12_c23_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [6]),
        .O(width_val12_c23_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [7]),
        .O(width_val12_c23_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [8]),
        .O(width_val12_c23_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_34 [9]),
        .O(width_val12_c23_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(width_val12_c24_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_34 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1]_34 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[11]),
        .Q(\SRL_SIG_reg[1]_34 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[12]),
        .Q(\SRL_SIG_reg[1]_34 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(\SRL_SIG_reg[1]_34 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(\SRL_SIG_reg[1]_34 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(\SRL_SIG_reg[1]_34 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_34 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_34 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_34 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_34 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_34 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_34 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_34 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_34 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][12]_1 ),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1]_34 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__0_i_1
       (.I0(D[7]),
        .I1(\hMax_reg_512_reg[15] [7]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__0_i_2
       (.I0(D[6]),
        .I1(\hMax_reg_512_reg[15] [6]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__0_i_3
       (.I0(D[5]),
        .I1(\hMax_reg_512_reg[15] [5]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__0_i_4
       (.I0(D[4]),
        .I1(\hMax_reg_512_reg[15] [4]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__1_i_1
       (.I0(D[11]),
        .I1(\hMax_reg_512_reg[15] [11]),
        .O(\SRL_SIG_reg[0][11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__1_i_2
       (.I0(D[10]),
        .I1(\hMax_reg_512_reg[15] [10]),
        .O(\SRL_SIG_reg[0][11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__1_i_3
       (.I0(D[9]),
        .I1(\hMax_reg_512_reg[15] [9]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__1_i_4
       (.I0(D[8]),
        .I1(\hMax_reg_512_reg[15] [8]),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__2_i_4
       (.I0(D[12]),
        .I1(\hMax_reg_512_reg[15] [12]),
        .O(\SRL_SIG_reg[0][12]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry_i_1
       (.I0(D[3]),
        .I1(\hMax_reg_512_reg[15] [3]),
        .O(\SRL_SIG_reg[0][3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry_i_2
       (.I0(D[2]),
        .I1(\hMax_reg_512_reg[15] [2]),
        .O(\SRL_SIG_reg[0][3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry_i_3
       (.I0(D[1]),
        .I1(\hMax_reg_512_reg[15] [1]),
        .O(\SRL_SIG_reg[0][3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry_i_4
       (.I0(D[0]),
        .I1(\hMax_reg_512_reg[15] [0]),
        .O(\SRL_SIG_reg[0][3]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(D[11]),
        .I1(\icmp_ln774_fu_434_p2_inferred__0/i__carry [5]),
        .I2(\icmp_ln774_fu_434_p2_inferred__0/i__carry [3]),
        .I3(D[9]),
        .I4(\icmp_ln774_fu_434_p2_inferred__0/i__carry [4]),
        .I5(D[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(D[2]),
        .I1(\icmp_ln774_fu_434_p2_inferred__0/i__carry [2]),
        .I2(\icmp_ln774_fu_434_p2_inferred__0/i__carry [0]),
        .I3(D[0]),
        .I4(\icmp_ln774_fu_434_p2_inferred__0/i__carry [1]),
        .I5(D[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_17
   (D,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][15]_0 ,
    S,
    \SRL_SIG_reg[0][15]_1 ,
    \SRL_SIG_reg[0][15]_2 ,
    width_val12_c22_dout,
    push,
    width_val12_c23_dout,
    ap_clk,
    bPassThru_loc_channel_dout,
    Q);
  output [15:0]D;
  output [3:0]\SRL_SIG_reg[0][7]_0 ;
  output [15:0]\SRL_SIG_reg[0][15]_0 ;
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[0][15]_1 ;
  output [3:0]\SRL_SIG_reg[0][15]_2 ;
  output [15:0]width_val12_c22_dout;
  input push;
  input [15:0]width_val12_c23_dout;
  input ap_clk;
  input bPassThru_loc_channel_dout;
  input [1:0]Q;

  wire [15:0]D;
  wire [1:0]Q;
  wire [3:0]S;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][15]_1 ;
  wire [3:0]\SRL_SIG_reg[0][15]_2 ;
  wire [3:0]\SRL_SIG_reg[0][7]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_38 ;
  wire ap_clk;
  wire bPassThru_loc_channel_dout;
  wire \loopWidth_reg_517[3]_i_2_n_3 ;
  wire \loopWidth_reg_517_reg[11]_i_1_n_3 ;
  wire \loopWidth_reg_517_reg[11]_i_1_n_4 ;
  wire \loopWidth_reg_517_reg[11]_i_1_n_5 ;
  wire \loopWidth_reg_517_reg[11]_i_1_n_6 ;
  wire \loopWidth_reg_517_reg[15]_i_1_n_4 ;
  wire \loopWidth_reg_517_reg[15]_i_1_n_5 ;
  wire \loopWidth_reg_517_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_517_reg[3]_i_1_n_3 ;
  wire \loopWidth_reg_517_reg[3]_i_1_n_4 ;
  wire \loopWidth_reg_517_reg[3]_i_1_n_5 ;
  wire \loopWidth_reg_517_reg[3]_i_1_n_6 ;
  wire \loopWidth_reg_517_reg[7]_i_1_n_3 ;
  wire \loopWidth_reg_517_reg[7]_i_1_n_4 ;
  wire \loopWidth_reg_517_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_517_reg[7]_i_1_n_6 ;
  wire push;
  wire [15:0]width_val12_c22_dout;
  wire [15:0]width_val12_c23_dout;
  wire [3:3]\NLW_loopWidth_reg_517_reg[15]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [0]),
        .O(width_val12_c22_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(D[12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [12]),
        .O(width_val12_c22_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [1]),
        .O(width_val12_c22_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [2]),
        .O(width_val12_c22_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [3]),
        .O(width_val12_c22_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [4]),
        .O(width_val12_c22_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [5]),
        .O(width_val12_c22_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [6]),
        .O(width_val12_c22_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [7]),
        .O(width_val12_c22_dout[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c23_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_38 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1]_38 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[1]_38 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[1]_38 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[1]_38 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[1]_38 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[1]_38 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_38 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_38 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_38 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_38 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_38 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_38 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_38 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_38 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1]_38 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    cmp36580_i_fu_255_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[0][15]_0 [14]),
        .I1(\SRL_SIG_reg[0][15]_0 [15]),
        .O(\SRL_SIG_reg[0][15]_1 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    cmp36580_i_fu_255_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[0][15]_0 [13]),
        .I1(\SRL_SIG_reg[0][15]_0 [12]),
        .O(\SRL_SIG_reg[0][15]_1 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    cmp36580_i_fu_255_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg[0][15]_0 [11]),
        .I1(\SRL_SIG_reg[0][15]_0 [10]),
        .O(\SRL_SIG_reg[0][15]_1 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    cmp36580_i_fu_255_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg[0][15]_0 [9]),
        .I1(\SRL_SIG_reg[0][15]_0 [8]),
        .O(\SRL_SIG_reg[0][15]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0][15]_0 [14]),
        .I1(\SRL_SIG_reg[0][15]_0 [15]),
        .O(\SRL_SIG_reg[0][15]_2 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0][15]_0 [12]),
        .I1(\SRL_SIG_reg[0][15]_0 [13]),
        .O(\SRL_SIG_reg[0][15]_2 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[0][15]_0 [10]),
        .I1(\SRL_SIG_reg[0][15]_0 [11]),
        .O(\SRL_SIG_reg[0][15]_2 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[0][15]_0 [8]),
        .I1(\SRL_SIG_reg[0][15]_0 [9]),
        .O(\SRL_SIG_reg[0][15]_2 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    cmp36580_i_fu_255_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0][15]_0 [7]),
        .I1(\SRL_SIG_reg[0][15]_0 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    cmp36580_i_fu_255_p2_carry_i_2
       (.I0(\SRL_SIG_reg[0][15]_0 [5]),
        .I1(\SRL_SIG_reg[0][15]_0 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    cmp36580_i_fu_255_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0][15]_0 [3]),
        .I1(\SRL_SIG_reg[0][15]_0 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    cmp36580_i_fu_255_p2_carry_i_4
       (.I0(\SRL_SIG_reg[0][15]_0 [1]),
        .I1(\SRL_SIG_reg[0][15]_0 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry_i_5
       (.I0(\SRL_SIG_reg[0][15]_0 [6]),
        .I1(\SRL_SIG_reg[0][15]_0 [7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0][15]_0 [4]),
        .I1(\SRL_SIG_reg[0][15]_0 [5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry_i_7
       (.I0(\SRL_SIG_reg[0][15]_0 [2]),
        .I1(\SRL_SIG_reg[0][15]_0 [3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    cmp36580_i_fu_255_p2_carry_i_8
       (.I0(\SRL_SIG_reg[0][15]_0 [0]),
        .I1(\SRL_SIG_reg[0][15]_0 [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_279[10]_i_1 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [10]),
        .O(width_val12_c22_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_279[11]_i_1 
       (.I0(D[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [11]),
        .O(width_val12_c22_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_279[13]_i_1 
       (.I0(D[13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [13]),
        .O(width_val12_c22_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_279[14]_i_1 
       (.I0(D[14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [14]),
        .O(width_val12_c22_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_279[15]_i_2 
       (.I0(D[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [15]),
        .O(width_val12_c22_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_279[8]_i_1 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [8]),
        .O(width_val12_c22_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_279[9]_i_1 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_38 [9]),
        .O(width_val12_c22_dout[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_517[3]_i_2 
       (.I0(D[1]),
        .I1(bPassThru_loc_channel_dout),
        .O(\loopWidth_reg_517[3]_i_2_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopWidth_reg_517_reg[11]_i_1 
       (.CI(\loopWidth_reg_517_reg[7]_i_1_n_3 ),
        .CO({\loopWidth_reg_517_reg[11]_i_1_n_3 ,\loopWidth_reg_517_reg[11]_i_1_n_4 ,\loopWidth_reg_517_reg[11]_i_1_n_5 ,\loopWidth_reg_517_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[0][15]_0 [11:8]),
        .S(D[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopWidth_reg_517_reg[15]_i_1 
       (.CI(\loopWidth_reg_517_reg[11]_i_1_n_3 ),
        .CO({\NLW_loopWidth_reg_517_reg[15]_i_1_CO_UNCONNECTED [3],\loopWidth_reg_517_reg[15]_i_1_n_4 ,\loopWidth_reg_517_reg[15]_i_1_n_5 ,\loopWidth_reg_517_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[0][15]_0 [15:12]),
        .S(D[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopWidth_reg_517_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loopWidth_reg_517_reg[3]_i_1_n_3 ,\loopWidth_reg_517_reg[3]_i_1_n_4 ,\loopWidth_reg_517_reg[3]_i_1_n_5 ,\loopWidth_reg_517_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,D[1],1'b0}),
        .O(\SRL_SIG_reg[0][15]_0 [3:0]),
        .S({D[3:2],\loopWidth_reg_517[3]_i_2_n_3 ,D[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopWidth_reg_517_reg[7]_i_1 
       (.CI(\loopWidth_reg_517_reg[3]_i_1_n_3 ),
        .CO({\loopWidth_reg_517_reg[7]_i_1_n_3 ,\loopWidth_reg_517_reg[7]_i_1_n_4 ,\loopWidth_reg_517_reg[7]_i_1_n_5 ,\loopWidth_reg_517_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\SRL_SIG_reg[0][15]_0 [7:4]),
        .S(D[7:4]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_34
   (height_val7_c21_dout,
    Q,
    push,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]height_val7_c21_dout;
  input [1:0]Q;
  input push;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_27 ;
  wire [15:0]\SRL_SIG_reg[1]_28 ;
  wire ap_clk;
  wire [15:0]height_val7_c21_dout;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_27 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_27 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_27 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_27 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_27 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_27 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_27 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_27 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_27 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_27 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_27 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_27 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_27 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_27 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_27 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_27 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [0]),
        .Q(\SRL_SIG_reg[1]_28 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [10]),
        .Q(\SRL_SIG_reg[1]_28 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [11]),
        .Q(\SRL_SIG_reg[1]_28 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [12]),
        .Q(\SRL_SIG_reg[1]_28 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [13]),
        .Q(\SRL_SIG_reg[1]_28 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [14]),
        .Q(\SRL_SIG_reg[1]_28 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [15]),
        .Q(\SRL_SIG_reg[1]_28 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [1]),
        .Q(\SRL_SIG_reg[1]_28 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [2]),
        .Q(\SRL_SIG_reg[1]_28 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [3]),
        .Q(\SRL_SIG_reg[1]_28 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [4]),
        .Q(\SRL_SIG_reg[1]_28 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [5]),
        .Q(\SRL_SIG_reg[1]_28 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [6]),
        .Q(\SRL_SIG_reg[1]_28 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [7]),
        .Q(\SRL_SIG_reg[1]_28 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [8]),
        .Q(\SRL_SIG_reg[1]_28 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_27 [9]),
        .Q(\SRL_SIG_reg[1]_28 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [0]),
        .O(height_val7_c21_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [10]),
        .O(height_val7_c21_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [11]),
        .O(height_val7_c21_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [12]),
        .O(height_val7_c21_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [13]),
        .O(height_val7_c21_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [14]),
        .O(height_val7_c21_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [15]),
        .O(height_val7_c21_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [1]),
        .O(height_val7_c21_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [2]),
        .O(height_val7_c21_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [3]),
        .O(height_val7_c21_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [4]),
        .O(height_val7_c21_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [5]),
        .O(height_val7_c21_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [6]),
        .O(height_val7_c21_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [7]),
        .O(height_val7_c21_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [8]),
        .O(height_val7_c21_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_476[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_27 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_28 [9]),
        .O(height_val7_c21_dout[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_35
   (height_val7_c20_dout,
    loopHeight_reg_476,
    Q,
    ap_NS_fsm__0,
    ap_clk);
  output [15:0]height_val7_c20_dout;
  input [15:0]loopHeight_reg_476;
  input [1:0]Q;
  input [0:0]ap_NS_fsm__0;
  input ap_clk;

  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[1]_33 ;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire [15:0]height_val7_c20_dout;
  wire [15:0]loopHeight_reg_476;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(loopHeight_reg_476[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [0]),
        .O(height_val7_c20_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(loopHeight_reg_476[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [10]),
        .O(height_val7_c20_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(loopHeight_reg_476[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [11]),
        .O(height_val7_c20_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(loopHeight_reg_476[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [1]),
        .O(height_val7_c20_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(loopHeight_reg_476[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [2]),
        .O(height_val7_c20_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(loopHeight_reg_476[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [3]),
        .O(height_val7_c20_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(loopHeight_reg_476[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [4]),
        .O(height_val7_c20_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(loopHeight_reg_476[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [5]),
        .O(height_val7_c20_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(loopHeight_reg_476[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [6]),
        .O(height_val7_c20_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(loopHeight_reg_476[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [7]),
        .O(height_val7_c20_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(loopHeight_reg_476[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [8]),
        .O(height_val7_c20_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(loopHeight_reg_476[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [9]),
        .O(height_val7_c20_dout[9]));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[0]),
        .Q(\SRL_SIG_reg[1]_33 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[10]),
        .Q(\SRL_SIG_reg[1]_33 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[11]),
        .Q(\SRL_SIG_reg[1]_33 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[12]),
        .Q(\SRL_SIG_reg[1]_33 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[13]),
        .Q(\SRL_SIG_reg[1]_33 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[14]),
        .Q(\SRL_SIG_reg[1]_33 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[15]),
        .Q(\SRL_SIG_reg[1]_33 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[1]),
        .Q(\SRL_SIG_reg[1]_33 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[2]),
        .Q(\SRL_SIG_reg[1]_33 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[3]),
        .Q(\SRL_SIG_reg[1]_33 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[4]),
        .Q(\SRL_SIG_reg[1]_33 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[5]),
        .Q(\SRL_SIG_reg[1]_33 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[6]),
        .Q(\SRL_SIG_reg[1]_33 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[7]),
        .Q(\SRL_SIG_reg[1]_33 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[8]),
        .Q(\SRL_SIG_reg[1]_33 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm__0),
        .D(loopHeight_reg_476[9]),
        .Q(\SRL_SIG_reg[1]_33 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_507[12]_i_1 
       (.I0(loopHeight_reg_476[12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [12]),
        .O(height_val7_c20_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_507[13]_i_1 
       (.I0(loopHeight_reg_476[13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [13]),
        .O(height_val7_c20_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_507[14]_i_1 
       (.I0(loopHeight_reg_476[14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [14]),
        .O(height_val7_c20_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_507[15]_i_1 
       (.I0(loopHeight_reg_476[15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_33 [15]),
        .O(height_val7_c20_dout[15]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg_36
   (D,
    DI,
    \SRL_SIG_reg[0][11]_0 ,
    height_val7_c19_dout,
    \loopHeight_reg_507_reg[15] ,
    push,
    height_val7_c20_dout,
    ap_clk,
    Q,
    bPassThru_1_loc_channel_dout,
    out,
    loopHeight_reg_507);
  output [11:0]D;
  output [3:0]DI;
  output [1:0]\SRL_SIG_reg[0][11]_0 ;
  output [15:0]height_val7_c19_dout;
  output [15:0]\loopHeight_reg_507_reg[15] ;
  input push;
  input [11:0]height_val7_c20_dout;
  input ap_clk;
  input [1:0]Q;
  input bPassThru_1_loc_channel_dout;
  input [11:0]out;
  input [3:0]loopHeight_reg_507;

  wire [11:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [1:0]\SRL_SIG_reg[0][11]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_37 ;
  wire ap_clk;
  wire bPassThru_1_loc_channel_dout;
  wire [15:0]height_val7_c19_dout;
  wire [11:0]height_val7_c20_dout;
  wire \loopHeight_reg_294[11]_i_2_n_3 ;
  wire \loopHeight_reg_294[11]_i_3_n_3 ;
  wire \loopHeight_reg_294[11]_i_4_n_3 ;
  wire \loopHeight_reg_294[11]_i_5_n_3 ;
  wire \loopHeight_reg_294[15]_i_2_n_3 ;
  wire \loopHeight_reg_294[15]_i_3_n_3 ;
  wire \loopHeight_reg_294[15]_i_4_n_3 ;
  wire \loopHeight_reg_294[15]_i_5_n_3 ;
  wire \loopHeight_reg_294[3]_i_2_n_3 ;
  wire \loopHeight_reg_294[3]_i_3_n_3 ;
  wire \loopHeight_reg_294[3]_i_4_n_3 ;
  wire \loopHeight_reg_294[3]_i_5_n_3 ;
  wire \loopHeight_reg_294[3]_i_6_n_3 ;
  wire \loopHeight_reg_294[7]_i_2_n_3 ;
  wire \loopHeight_reg_294[7]_i_3_n_3 ;
  wire \loopHeight_reg_294[7]_i_4_n_3 ;
  wire \loopHeight_reg_294[7]_i_5_n_3 ;
  wire \loopHeight_reg_294_reg[11]_i_1_n_3 ;
  wire \loopHeight_reg_294_reg[11]_i_1_n_4 ;
  wire \loopHeight_reg_294_reg[11]_i_1_n_5 ;
  wire \loopHeight_reg_294_reg[11]_i_1_n_6 ;
  wire \loopHeight_reg_294_reg[15]_i_1_n_4 ;
  wire \loopHeight_reg_294_reg[15]_i_1_n_5 ;
  wire \loopHeight_reg_294_reg[15]_i_1_n_6 ;
  wire \loopHeight_reg_294_reg[3]_i_1_n_3 ;
  wire \loopHeight_reg_294_reg[3]_i_1_n_4 ;
  wire \loopHeight_reg_294_reg[3]_i_1_n_5 ;
  wire \loopHeight_reg_294_reg[3]_i_1_n_6 ;
  wire \loopHeight_reg_294_reg[7]_i_1_n_3 ;
  wire \loopHeight_reg_294_reg[7]_i_1_n_4 ;
  wire \loopHeight_reg_294_reg[7]_i_1_n_5 ;
  wire \loopHeight_reg_294_reg[7]_i_1_n_6 ;
  wire [3:0]loopHeight_reg_507;
  wire [15:0]\loopHeight_reg_507_reg[15] ;
  wire [11:0]out;
  wire push;
  wire [3:3]\NLW_loopHeight_reg_294_reg[15]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [0]),
        .O(height_val7_c19_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [10]),
        .O(height_val7_c19_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(D[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [11]),
        .O(height_val7_c19_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [1]),
        .O(height_val7_c19_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [2]),
        .O(height_val7_c19_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [3]),
        .O(height_val7_c19_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [4]),
        .O(height_val7_c19_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [5]),
        .O(height_val7_c19_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [6]),
        .O(height_val7_c19_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [7]),
        .O(height_val7_c19_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__4 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [8]),
        .O(height_val7_c19_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__4 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [9]),
        .O(height_val7_c19_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[1]_37 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1]_37 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[1]_37 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_reg_507[0]),
        .Q(\SRL_SIG_reg[1]_37 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_reg_507[1]),
        .Q(\SRL_SIG_reg[1]_37 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_reg_507[2]),
        .Q(\SRL_SIG_reg[1]_37 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(loopHeight_reg_507[3]),
        .Q(\SRL_SIG_reg[1]_37 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[1]_37 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[1]_37 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[1]_37 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_37 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[1]_37 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_37 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_37 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_37 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1]_37 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \height_val7_read_reg_284[12]_i_1 
       (.I0(loopHeight_reg_507[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [12]),
        .O(height_val7_c19_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \height_val7_read_reg_284[13]_i_1 
       (.I0(loopHeight_reg_507[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [13]),
        .O(height_val7_c19_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \height_val7_read_reg_284[14]_i_1 
       (.I0(loopHeight_reg_507[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [14]),
        .O(height_val7_c19_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \height_val7_read_reg_284[15]_i_1 
       (.I0(loopHeight_reg_507[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [15]),
        .O(height_val7_c19_dout[15]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln2049_fu_268_p2_carry__0_i_3
       (.I0(D[11]),
        .I1(out[11]),
        .I2(D[10]),
        .I3(out[10]),
        .O(\SRL_SIG_reg[0][11]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln2049_fu_268_p2_carry__0_i_4
       (.I0(D[9]),
        .I1(out[9]),
        .I2(D[8]),
        .I3(out[8]),
        .O(\SRL_SIG_reg[0][11]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln2049_fu_268_p2_carry_i_1
       (.I0(D[7]),
        .I1(out[7]),
        .I2(D[6]),
        .I3(out[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln2049_fu_268_p2_carry_i_2
       (.I0(D[5]),
        .I1(out[5]),
        .I2(D[4]),
        .I3(out[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln2049_fu_268_p2_carry_i_3
       (.I0(D[3]),
        .I1(out[3]),
        .I2(D[2]),
        .I3(out[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln2049_fu_268_p2_carry_i_4
       (.I0(D[1]),
        .I1(out[1]),
        .I2(D[0]),
        .I3(out[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[11]_i_2 
       (.I0(D[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [11]),
        .O(\loopHeight_reg_294[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[11]_i_3 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [10]),
        .O(\loopHeight_reg_294[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[11]_i_4 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [9]),
        .O(\loopHeight_reg_294[11]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[11]_i_5 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [8]),
        .O(\loopHeight_reg_294[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[15]_i_2 
       (.I0(loopHeight_reg_507[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [15]),
        .O(\loopHeight_reg_294[15]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[15]_i_3 
       (.I0(loopHeight_reg_507[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [14]),
        .O(\loopHeight_reg_294[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[15]_i_4 
       (.I0(loopHeight_reg_507[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [13]),
        .O(\loopHeight_reg_294[15]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[15]_i_5 
       (.I0(loopHeight_reg_507[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [12]),
        .O(\loopHeight_reg_294[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[3]_i_2 
       (.I0(D[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [0]),
        .O(\loopHeight_reg_294[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[3]_i_3 
       (.I0(D[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [3]),
        .O(\loopHeight_reg_294[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[3]_i_4 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [2]),
        .O(\loopHeight_reg_294[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[3]_i_5 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [1]),
        .O(\loopHeight_reg_294[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \loopHeight_reg_294[3]_i_6 
       (.I0(\SRL_SIG_reg[1]_37 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[0]),
        .I4(bPassThru_1_loc_channel_dout),
        .O(\loopHeight_reg_294[3]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[7]_i_2 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [7]),
        .O(\loopHeight_reg_294[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[7]_i_3 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [6]),
        .O(\loopHeight_reg_294[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[7]_i_4 
       (.I0(D[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [5]),
        .O(\loopHeight_reg_294[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopHeight_reg_294[7]_i_5 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_37 [4]),
        .O(\loopHeight_reg_294[7]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopHeight_reg_294_reg[11]_i_1 
       (.CI(\loopHeight_reg_294_reg[7]_i_1_n_3 ),
        .CO({\loopHeight_reg_294_reg[11]_i_1_n_3 ,\loopHeight_reg_294_reg[11]_i_1_n_4 ,\loopHeight_reg_294_reg[11]_i_1_n_5 ,\loopHeight_reg_294_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\loopHeight_reg_507_reg[15] [11:8]),
        .S({\loopHeight_reg_294[11]_i_2_n_3 ,\loopHeight_reg_294[11]_i_3_n_3 ,\loopHeight_reg_294[11]_i_4_n_3 ,\loopHeight_reg_294[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopHeight_reg_294_reg[15]_i_1 
       (.CI(\loopHeight_reg_294_reg[11]_i_1_n_3 ),
        .CO({\NLW_loopHeight_reg_294_reg[15]_i_1_CO_UNCONNECTED [3],\loopHeight_reg_294_reg[15]_i_1_n_4 ,\loopHeight_reg_294_reg[15]_i_1_n_5 ,\loopHeight_reg_294_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\loopHeight_reg_507_reg[15] [15:12]),
        .S({\loopHeight_reg_294[15]_i_2_n_3 ,\loopHeight_reg_294[15]_i_3_n_3 ,\loopHeight_reg_294[15]_i_4_n_3 ,\loopHeight_reg_294[15]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopHeight_reg_294_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\loopHeight_reg_294_reg[3]_i_1_n_3 ,\loopHeight_reg_294_reg[3]_i_1_n_4 ,\loopHeight_reg_294_reg[3]_i_1_n_5 ,\loopHeight_reg_294_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loopHeight_reg_294[3]_i_2_n_3 }),
        .O(\loopHeight_reg_507_reg[15] [3:0]),
        .S({\loopHeight_reg_294[3]_i_3_n_3 ,\loopHeight_reg_294[3]_i_4_n_3 ,\loopHeight_reg_294[3]_i_5_n_3 ,\loopHeight_reg_294[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \loopHeight_reg_294_reg[7]_i_1 
       (.CI(\loopHeight_reg_294_reg[3]_i_1_n_3 ),
        .CO({\loopHeight_reg_294_reg[7]_i_1_n_3 ,\loopHeight_reg_294_reg[7]_i_1_n_4 ,\loopHeight_reg_294_reg[7]_i_1_n_5 ,\loopHeight_reg_294_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\loopHeight_reg_507_reg[15] [7:4]),
        .S({\loopHeight_reg_294[7]_i_2_n_3 ,\loopHeight_reg_294[7]_i_3_n_3 ,\loopHeight_reg_294[7]_i_4_n_3 ,\loopHeight_reg_294[7]_i_5_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S
   (boxSize_val28_c_empty_n,
    boxSize_val28_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    \boxSize_val_read_reg_436_reg[15] ,
    E);
  output boxSize_val28_c_empty_n;
  output boxSize_val28_c_full_n;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input [15:0]\boxSize_val_read_reg_436_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxSize_val28_c_empty_n;
  wire boxSize_val28_c_full_n;
  wire [15:0]\boxSize_val_read_reg_436_reg[15] ;
  wire empty_n_i_1__20_n_3;
  wire full_n_i_1__19_n_3;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr[2]_i_1__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [15:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_39 U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxSize_val_read_reg_436_reg[15] (\boxSize_val_read_reg_436_reg[15] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(boxSize_val28_c_empty_n),
        .O(empty_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__20_n_3),
        .Q(boxSize_val28_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF22222222)) 
    full_n_i_1__19
       (.I0(ap_NS_fsm__0),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(boxSize_val28_c_full_n),
        .O(full_n_i_1__19_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__19_n_3),
        .Q(boxSize_val28_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__8_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_5
   (crossHairX_val22_c_empty_n,
    crossHairX_val22_c_full_n,
    full_n_reg_0,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    boxSize_val28_c_full_n,
    crossHairY_val23_c_full_n,
    boxColorG_val30_c_full_n,
    boxColorR_val29_c_full_n,
    \crossHairX_val_read_reg_448_reg[15] ,
    E);
  output crossHairX_val22_c_empty_n;
  output crossHairX_val22_c_full_n;
  output full_n_reg_0;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input boxSize_val28_c_full_n;
  input crossHairY_val23_c_full_n;
  input boxColorG_val30_c_full_n;
  input boxColorR_val29_c_full_n;
  input [15:0]\crossHairX_val_read_reg_448_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxColorG_val30_c_full_n;
  wire boxColorR_val29_c_full_n;
  wire boxSize_val28_c_full_n;
  wire crossHairX_val22_c_empty_n;
  wire crossHairX_val22_c_full_n;
  wire [15:0]\crossHairX_val_read_reg_448_reg[15] ;
  wire crossHairY_val23_c_full_n;
  wire empty_n_i_1__18_n_3;
  wire full_n_i_1__17_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr[2]_i_1__10_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [15:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_37 U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\crossHairX_val_read_reg_448_reg[15] (\crossHairX_val_read_reg_448_reg[15] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__18
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(crossHairX_val22_c_empty_n),
        .O(empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__18_n_3),
        .Q(crossHairX_val22_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF22222222)) 
    full_n_i_1__17
       (.I0(ap_NS_fsm__0),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(crossHairX_val22_c_full_n),
        .O(full_n_i_1__17_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__17_n_3),
        .Q(crossHairX_val22_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__10_n_3 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[3]_i_5 
       (.I0(crossHairX_val22_c_full_n),
        .I1(boxSize_val28_c_full_n),
        .I2(crossHairY_val23_c_full_n),
        .I3(boxColorG_val30_c_full_n),
        .I4(boxColorR_val29_c_full_n),
        .O(full_n_reg_0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_6
   (crossHairY_val23_c_empty_n,
    crossHairY_val23_c_full_n,
    empty_n_reg_0,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    boxSize_val28_c_empty_n,
    boxColorR_val29_c_empty_n,
    boxColorG_val30_c_empty_n,
    \mOutPtr[1]_i_2 ,
    \crossHairY_val_read_reg_443_reg[15] ,
    E);
  output crossHairY_val23_c_empty_n;
  output crossHairY_val23_c_full_n;
  output empty_n_reg_0;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input boxSize_val28_c_empty_n;
  input boxColorR_val29_c_empty_n;
  input boxColorG_val30_c_empty_n;
  input \mOutPtr[1]_i_2 ;
  input [15:0]\crossHairY_val_read_reg_443_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxColorG_val30_c_empty_n;
  wire boxColorR_val29_c_empty_n;
  wire boxSize_val28_c_empty_n;
  wire crossHairY_val23_c_empty_n;
  wire crossHairY_val23_c_full_n;
  wire [15:0]\crossHairY_val_read_reg_443_reg[15] ;
  wire empty_n_i_1__19_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__18_n_3;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_2 ;
  wire \mOutPtr[2]_i_1__9_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [15:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\crossHairY_val_read_reg_443_reg[15] (\crossHairY_val_read_reg_443_reg[15] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(crossHairY_val23_c_empty_n),
        .O(empty_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__19_n_3),
        .Q(crossHairY_val23_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF22222222)) 
    full_n_i_1__18
       (.I0(ap_NS_fsm__0),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(crossHairY_val23_c_full_n),
        .O(full_n_i_1__18_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__18_n_3),
        .Q(crossHairY_val23_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \mOutPtr[1]_i_3 
       (.I0(crossHairY_val23_c_empty_n),
        .I1(boxSize_val28_c_empty_n),
        .I2(boxColorR_val29_c_empty_n),
        .I3(boxColorG_val30_c_empty_n),
        .I4(\mOutPtr[1]_i_2 ),
        .O(empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__9_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg
   (out,
    Q,
    push,
    \crossHairY_val_read_reg_443_reg[15] ,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input push;
  input [15:0]\crossHairY_val_read_reg_443_reg[15] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\crossHairY_val_read_reg_443_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairY_val23_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairY_val_read_reg_443_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_37
   (out,
    Q,
    push,
    \crossHairX_val_read_reg_448_reg[15] ,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input push;
  input [15:0]\crossHairX_val_read_reg_448_reg[15] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\crossHairX_val_read_reg_448_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/crossHairX_val22_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\crossHairX_val_read_reg_448_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg_39
   (out,
    Q,
    push,
    \boxSize_val_read_reg_436_reg[15] ,
    ap_clk);
  output [15:0]out;
  input [2:0]Q;
  input push;
  input [15:0]\boxSize_val_read_reg_436_reg[15] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\boxSize_val_read_reg_436_reg[15] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxSize_val28_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxSize_val_read_reg_436_reg[15] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d6_S
   (field_id_val13_c_empty_n,
    field_id_val13_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    \field_id_val13_read_reg_299_reg[15] ,
    E);
  output field_id_val13_c_empty_n;
  output field_id_val13_c_full_n;
  output [15:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input [15:0]\field_id_val13_read_reg_299_reg[15] ;
  input [0:0]E;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [0:0]SS;
  wire [2:2]addr;
  wire ap_clk;
  wire empty_n_i_1__13_n_3;
  wire empty_n_i_2_n_3;
  wire field_id_val13_c_empty_n;
  wire field_id_val13_c_full_n;
  wire [15:0]\field_id_val13_read_reg_299_reg[15] ;
  wire full_n_i_1__12_n_3;
  wire \mOutPtr[0]_i_1__17_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[2]_i_1__4_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\field_id_val13_read_reg_299_reg[15] (\field_id_val13_read_reg_299_reg[15] ),
        .\mOutPtr_reg[2] (addr),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFB30)) 
    empty_n_i_1__13
       (.I0(empty_n_i_2_n_3),
        .I1(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I2(push),
        .I3(field_id_val13_c_empty_n),
        .O(empty_n_i_1__13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[0]),
        .O(empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__13_n_3),
        .Q(field_id_val13_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF22222222)) 
    full_n_i_1__12
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I1(push),
        .I2(mOutPtr_reg[1]),
        .I3(addr),
        .I4(mOutPtr_reg[0]),
        .I5(field_id_val13_c_full_n),
        .O(full_n_i_1__12_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_3),
        .Q(field_id_val13_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1__4 
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__17_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg
   (\mOutPtr_reg[2] ,
    out,
    Q,
    push,
    \field_id_val13_read_reg_299_reg[15] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[2] ;
  output [15:0]out;
  input [3:0]Q;
  input push;
  input [15:0]\field_id_val13_read_reg_299_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [15:0]\field_id_val13_read_reg_299_reg[15] ;
  wire [0:0]\mOutPtr_reg[2] ;
  wire [15:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[2] ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/field_id_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d6_S_ShiftReg/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\field_id_val13_read_reg_299_reg[15] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d2_S
   (v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start,
    icmp_ln377_1_loc_channel_full_n,
    \colorFormat_read_reg_709_reg[1] ,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return,
    SS,
    ap_clk,
    \SRL_SIG_reg[0][0] ,
    ap_done_reg,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \ap_return_0_preg_reg[0] ,
    \ap_return_0_preg_reg[0]_0 ,
    ap_return_preg,
    ap_done_reg_0,
    v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0);
  output v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  output icmp_ln377_1_loc_channel_full_n;
  output \colorFormat_read_reg_709_reg[1] ;
  output v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  input [0:0]SS;
  input ap_clk;
  input \SRL_SIG_reg[0][0] ;
  input ap_done_reg;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input \SRL_SIG_reg[0][0]_0 ;
  input \ap_return_0_preg_reg[0] ;
  input [3:0]\ap_return_0_preg_reg[0]_0 ;
  input ap_return_preg;
  input ap_done_reg_0;
  input v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_i_5__0_n_3 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire \ap_return_0_preg_reg[0] ;
  wire [3:0]\ap_return_0_preg_reg[0]_0 ;
  wire ap_return_preg;
  wire \colorFormat_read_reg_709_reg[1] ;
  wire empty_n_i_1__12_n_3;
  wire full_n_i_1__24_n_3;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire icmp_ln377_1_loc_channel_full_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire push;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_5__0 
       (.I0(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I1(ap_done_reg_0),
        .O(\SRL_SIG_reg[2][0]_srl3_i_5__0_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w1_d2_S_ShiftReg
       (.\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\ap_return_0_preg_reg[0] (\ap_return_0_preg_reg[0] ),
        .\ap_return_0_preg_reg[0]_0 (\ap_return_0_preg_reg[0]_0 ),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0] (\mOutPtr_reg_n_3_[2] ),
        .\ap_return_preg_reg[0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\ap_return_preg_reg[0]_1 (\SRL_SIG_reg[2][0]_srl3_i_5__0_n_3 ),
        .\colorFormat_read_reg_709_reg[1] (\colorFormat_read_reg_709_reg[1] ),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .icmp_ln377_1_loc_channel_full_n(icmp_ln377_1_loc_channel_full_n),
        .push(push),
        .v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_done_reg_0),
        .I4(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I5(push),
        .O(empty_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_3),
        .Q(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__24
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(push),
        .I4(\SRL_SIG_reg[2][0]_srl3_i_5__0_n_3 ),
        .I5(icmp_ln377_1_loc_channel_full_n),
        .O(full_n_i_1__24_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__24_n_3),
        .Q(icmp_ln377_1_loc_channel_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[0]_i_1 
       (.I0(push),
        .I1(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I2(ap_done_reg_0),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(ap_done_reg_0),
        .I2(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I3(push),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7F77FEFF80880100)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(ap_done_reg_0),
        .I3(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I4(push),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d2_S_ShiftReg
   (push,
    \colorFormat_read_reg_709_reg[1] ,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return,
    ap_clk,
    \SRL_SIG_reg[0][0]_0 ,
    icmp_ln377_1_loc_channel_full_n,
    ap_done_reg,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    \SRL_SIG_reg[0][0]_1 ,
    \ap_return_0_preg_reg[0] ,
    \ap_return_0_preg_reg[0]_0 ,
    \ap_return_preg_reg[0] ,
    \ap_return_preg_reg[0]_0 ,
    \ap_return_preg_reg[0]_1 ,
    ap_return_preg,
    v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0);
  output push;
  output \colorFormat_read_reg_709_reg[1] ;
  output v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  input ap_clk;
  input \SRL_SIG_reg[0][0]_0 ;
  input icmp_ln377_1_loc_channel_full_n;
  input ap_done_reg;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input \SRL_SIG_reg[0][0]_1 ;
  input \ap_return_0_preg_reg[0] ;
  input [3:0]\ap_return_0_preg_reg[0]_0 ;
  input \ap_return_preg_reg[0] ;
  input \ap_return_preg_reg[0]_0 ;
  input \ap_return_preg_reg[0]_1 ;
  input ap_return_preg;
  input v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0;

  wire \SRL_SIG[0][0]_i_1__6_n_3 ;
  wire \SRL_SIG[1][0]_i_1_n_3 ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg_n_3_[0][0] ;
  wire \SRL_SIG_reg_n_3_[1][0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire \ap_return_0_preg_reg[0] ;
  wire [3:0]\ap_return_0_preg_reg[0]_0 ;
  wire ap_return_preg;
  wire \ap_return_preg_reg[0] ;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[0]_1 ;
  wire \colorFormat_read_reg_709_reg[1] ;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire icmp_ln377_1_loc_channel_full_n;
  wire push;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0),
        .I1(push),
        .I2(\SRL_SIG_reg_n_3_[0][0] ),
        .O(\SRL_SIG[0][0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(push),
        .I2(\SRL_SIG_reg_n_3_[1][0] ),
        .O(\SRL_SIG[1][0]_i_1_n_3 ));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[0][0]_i_1__6_n_3 ),
        .Q(\SRL_SIG_reg_n_3_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_3 ),
        .Q(\SRL_SIG_reg_n_3_[1][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4575FFFF45750000)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(\SRL_SIG_reg_n_3_[0][0] ),
        .I1(\ap_return_preg_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_3_[1][0] ),
        .I4(\ap_return_preg_reg[0]_1 ),
        .I5(ap_return_preg),
        .O(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_return_0_preg[0]_i_2 
       (.I0(\ap_return_0_preg_reg[0] ),
        .I1(\ap_return_0_preg_reg[0]_0 [1]),
        .I2(\ap_return_0_preg_reg[0]_0 [0]),
        .I3(\ap_return_0_preg_reg[0]_0 [2]),
        .I4(\ap_return_0_preg_reg[0]_0 [3]),
        .O(\colorFormat_read_reg_709_reg[1] ));
  LUT5 #(
    .INIT(32'h40404440)) 
    \mOutPtr[2]_i_2__2 
       (.I0(\SRL_SIG_reg[0][0]_0 ),
        .I1(icmp_ln377_1_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I4(\SRL_SIG_reg[0][0]_1 ),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S
   (bPassThru_1_loc_channel_dout,
    v_vcresampler_core_U0_ap_start,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue,
    yOffset_fu_175_p2,
    full_n_reg_0,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return,
    ap_clk,
    SS,
    ap_rst_n,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start,
    ap_done_reg,
    Q,
    CO,
    full_n);
  output bPassThru_1_loc_channel_dout;
  output v_vcresampler_core_U0_ap_start;
  output v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue;
  output yOffset_fu_175_p2;
  output full_n_reg_0;
  input v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  input ap_done_reg;
  input [0:0]Q;
  input [0:0]CO;
  input full_n;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire bPassThru_1_loc_channel_dout;
  wire empty_n_i_1__26_n_3;
  wire full_n;
  wire full_n_i_1__26_n_3;
  wire full_n_reg_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[2]_i_3_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire push;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  wire v_vcresampler_core_U0_ap_start;
  wire yOffset_fu_175_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg_44 U_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][0]_srl3_0 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[2][0]_srl3_1 (\mOutPtr_reg_n_3_[2] ),
        .\SRL_SIG_reg[2][0]_srl3_2 (\mOutPtr_reg_n_3_[0] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .bPassThru_1_loc_channel_dout(bPassThru_1_loc_channel_dout),
        .\mOutPtr_reg[0] (v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .push(push),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .yOffset_fu_175_p2(yOffset_fu_175_p2));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__0
       (.I0(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    empty_n_i_1__26
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(full_n),
        .I5(v_vcresampler_core_U0_ap_start),
        .O(empty_n_i_1__26_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__26_n_3),
        .Q(v_vcresampler_core_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAAAAA)) 
    full_n_i_1__26
       (.I0(full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(mOutPtr16_out),
        .I5(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .O(full_n_i_1__26_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__26_n_3),
        .Q(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .S(SS));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(push),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(Q),
        .I3(CO),
        .I4(v_vcresampler_core_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h7EFF8100)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr16_out),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr[2]_i_3_n_3 ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    \mOutPtr[2]_i_2__6 
       (.I0(ap_done_reg),
        .I1(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I2(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .I3(Q),
        .I4(CO),
        .I5(v_vcresampler_core_U0_ap_start),
        .O(mOutPtr16_out));
  LUT6 #(
    .INIT(64'hE0E01FE0E0E0E0E0)) 
    \mOutPtr[2]_i_3 
       (.I0(ap_done_reg),
        .I1(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I2(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .I3(Q),
        .I4(CO),
        .I5(v_vcresampler_core_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w1_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S_1
   (bPassThru_loc_channel_dout,
    v_hcresampler_core_U0_ap_start,
    bPassThru_loc_channel_full_n,
    ap_rst_n_0,
    \colorFormat_read_reg_709_reg[7] ,
    select_ln2047_1_fu_238_p3,
    push,
    v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1,
    ap_clk,
    SS,
    ap_rst_n,
    ap_sync_reg_channel_write_bPassThru_loc_channel,
    ap_done_reg_reg,
    ap_done_reg_reg_0,
    icmp_ln377_1_loc_channel_full_n,
    \ap_return_1_preg_reg[0] ,
    \mOutPtr_reg[2]_0 ,
    CO,
    Q);
  output bPassThru_loc_channel_dout;
  output v_hcresampler_core_U0_ap_start;
  output bPassThru_loc_channel_full_n;
  output ap_rst_n_0;
  output \colorFormat_read_reg_709_reg[7] ;
  output [0:0]select_ln2047_1_fu_238_p3;
  input push;
  input v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input ap_sync_reg_channel_write_bPassThru_loc_channel;
  input ap_done_reg_reg;
  input ap_done_reg_reg_0;
  input icmp_ln377_1_loc_channel_full_n;
  input [3:0]\ap_return_1_preg_reg[0] ;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]CO;
  input [0:0]Q;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire [3:0]\ap_return_1_preg_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_reg_channel_write_bPassThru_loc_channel;
  wire bPassThru_loc_channel_dout;
  wire bPassThru_loc_channel_full_n;
  wire \colorFormat_read_reg_709_reg[7] ;
  wire empty_n_i_1__25_n_3;
  wire full_n_i_1__25_n_3;
  wire icmp_ln377_1_loc_channel_full_n;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire push;
  wire [0:0]select_ln2047_1_fu_238_p3;
  wire v_hcresampler_core_U0_ap_start;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg
       (.\SRL_SIG_reg[2][0]_srl3_0 (\mOutPtr_reg_n_3_[1] ),
        .\SRL_SIG_reg[2][0]_srl3_1 (\mOutPtr_reg_n_3_[2] ),
        .\SRL_SIG_reg[2][0]_srl3_2 (\mOutPtr_reg_n_3_[0] ),
        .ap_clk(ap_clk),
        .\ap_return_1_preg_reg[0] (\ap_return_1_preg_reg[0] ),
        .bPassThru_loc_channel_dout(bPassThru_loc_channel_dout),
        .\colorFormat_read_reg_709_reg[7] (\colorFormat_read_reg_709_reg[7] ),
        .push(push),
        .select_ln2047_1_fu_238_p3(select_ln2047_1_fu_238_p3),
        .v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1));
  LUT6 #(
    .INIT(64'h00000202000002AA)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(bPassThru_loc_channel_full_n),
        .I2(ap_sync_reg_channel_write_bPassThru_loc_channel),
        .I3(ap_done_reg_reg),
        .I4(ap_done_reg_reg_0),
        .I5(icmp_ln377_1_loc_channel_full_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__25
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(push),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(empty_n_i_1__25_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__25_n_3),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__25
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(push),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(bPassThru_loc_channel_full_n),
        .O(full_n_i_1__25_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__25_n_3),
        .Q(bPassThru_loc_channel_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(push),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(CO),
        .I3(Q),
        .I4(v_hcresampler_core_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(push),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg
   (bPassThru_loc_channel_dout,
    \colorFormat_read_reg_709_reg[7] ,
    select_ln2047_1_fu_238_p3,
    push,
    v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1,
    ap_clk,
    \ap_return_1_preg_reg[0] ,
    \SRL_SIG_reg[2][0]_srl3_0 ,
    \SRL_SIG_reg[2][0]_srl3_1 ,
    \SRL_SIG_reg[2][0]_srl3_2 );
  output bPassThru_loc_channel_dout;
  output \colorFormat_read_reg_709_reg[7] ;
  output [0:0]select_ln2047_1_fu_238_p3;
  input push;
  input v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1;
  input ap_clk;
  input [3:0]\ap_return_1_preg_reg[0] ;
  input \SRL_SIG_reg[2][0]_srl3_0 ;
  input \SRL_SIG_reg[2][0]_srl3_1 ;
  input \SRL_SIG_reg[2][0]_srl3_2 ;

  wire \SRL_SIG_reg[2][0]_srl3_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_1 ;
  wire \SRL_SIG_reg[2][0]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire [3:0]\ap_return_1_preg_reg[0] ;
  wire bPassThru_loc_channel_dout;
  wire \colorFormat_read_reg_709_reg[7] ;
  wire push;
  wire [0:0]select_ln2047_1_fu_238_p3;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bPassThru_loc_channel_U/U_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bPassThru_loc_channel_U/U_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1),
        .Q(bPassThru_loc_channel_dout));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(\SRL_SIG_reg[2][0]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][0]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(\SRL_SIG_reg[2][0]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][0]_srl3_1 ),
        .O(addr[1]));
  LUT4 #(
    .INIT(16'h0001)) 
    \SRL_SIG_reg[2][0]_srl3_i_5 
       (.I0(\ap_return_1_preg_reg[0] [3]),
        .I1(\ap_return_1_preg_reg[0] [1]),
        .I2(\ap_return_1_preg_reg[0] [2]),
        .I3(\ap_return_1_preg_reg[0] [0]),
        .O(\colorFormat_read_reg_709_reg[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \not_bPassThru_i_reg_522[0]_i_1 
       (.I0(bPassThru_loc_channel_dout),
        .O(select_ln2047_1_fu_238_p3));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg_44
   (bPassThru_1_loc_channel_dout,
    push,
    yOffset_fu_175_p2,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return,
    ap_clk,
    \mOutPtr_reg[0] ,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start,
    ap_done_reg,
    \SRL_SIG_reg[2][0]_srl3_0 ,
    \SRL_SIG_reg[2][0]_srl3_1 ,
    \SRL_SIG_reg[2][0]_srl3_2 );
  output bPassThru_1_loc_channel_dout;
  output push;
  output yOffset_fu_175_p2;
  input v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  input ap_clk;
  input \mOutPtr_reg[0] ;
  input v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  input ap_done_reg;
  input \SRL_SIG_reg[2][0]_srl3_0 ;
  input \SRL_SIG_reg[2][0]_srl3_1 ;
  input \SRL_SIG_reg[2][0]_srl3_2 ;

  wire \SRL_SIG_reg[2][0]_srl3_0 ;
  wire \SRL_SIG_reg[2][0]_srl3_1 ;
  wire \SRL_SIG_reg[2][0]_srl3_2 ;
  wire [1:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire bPassThru_1_loc_channel_dout;
  wire \mOutPtr_reg[0] ;
  wire push;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  wire yOffset_fu_175_p2;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bPassThru_1_loc_channel_U/U_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bPassThru_1_loc_channel_U/U_design_1_v_tpg_0_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return),
        .Q(bPassThru_1_loc_channel_dout));
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\mOutPtr_reg[0] ),
        .I1(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I2(ap_done_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(\SRL_SIG_reg[2][0]_srl3_2 ),
        .I1(\SRL_SIG_reg[2][0]_srl3_1 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4__0 
       (.I0(\SRL_SIG_reg[2][0]_srl3_0 ),
        .I1(\SRL_SIG_reg[2][0]_srl3_1 ),
        .O(addr[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln2232_reg_289[0]_i_1 
       (.I0(bPassThru_1_loc_channel_dout),
        .O(yOffset_fu_175_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d6_S
   (fid_in_val14_c_dout,
    fid_in_val14_c_empty_n,
    fid_in_val14_c_full_n,
    full_n_reg_0,
    full_n_reg_1,
    push,
    fid_in,
    ap_clk,
    SS,
    empty_n_reg_0,
    empty_n_reg_1,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    colorFormat_val_c25_full_n,
    ovrlayId_val16_c_full_n,
    maskId_val17_c_full_n,
    boxColorB_val31_c_full_n,
    field_id_val13_c_full_n,
    E);
  output fid_in_val14_c_dout;
  output fid_in_val14_c_empty_n;
  output fid_in_val14_c_full_n;
  output full_n_reg_0;
  output full_n_reg_1;
  input push;
  input [0:0]fid_in;
  input ap_clk;
  input [0:0]SS;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input colorFormat_val_c25_full_n;
  input ovrlayId_val16_c_full_n;
  input maskId_val17_c_full_n;
  input boxColorB_val31_c_full_n;
  input field_id_val13_c_full_n;
  input [0:0]E;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [0:0]SS;
  wire [2:2]addr;
  wire ap_clk;
  wire boxColorB_val31_c_full_n;
  wire colorFormat_val_c25_full_n;
  wire empty_n_i_1__14_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire [0:0]fid_in;
  wire fid_in_val14_c_dout;
  wire fid_in_val14_c_empty_n;
  wire fid_in_val14_c_full_n;
  wire field_id_val13_c_full_n;
  wire full_n_i_1__13_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__18_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire \mOutPtr[3]_i_1__2_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire maskId_val17_c_full_n;
  wire ovrlayId_val16_c_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d6_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w1_d6_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .fid_in(fid_in),
        .fid_in_val14_c_dout(fid_in_val14_c_dout),
        .\mOutPtr_reg[2] (addr),
        .push(push));
  LUT5 #(
    .INIT(32'hCFDD0088)) 
    empty_n_i_1__14
       (.I0(full_n_reg_0),
        .I1(push),
        .I2(empty_n_i_2__0_n_3),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I4(fid_in_val14_c_empty_n),
        .O(empty_n_i_1__14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[0]),
        .O(empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__14_n_3),
        .Q(fid_in_val14_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF22222222)) 
    full_n_i_1__13
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I1(push),
        .I2(mOutPtr_reg[1]),
        .I3(addr),
        .I4(mOutPtr_reg[0]),
        .I5(fid_in_val14_c_full_n),
        .O(full_n_i_1__13_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__13_n_3),
        .Q(fid_in_val14_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1__3 
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA9A9AAA9)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(push),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__2_n_3 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mOutPtr[3]_i_3__0 
       (.I0(full_n_reg_1),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[3]_i_4 
       (.I0(fid_in_val14_c_full_n),
        .I1(colorFormat_val_c25_full_n),
        .I2(ovrlayId_val16_c_full_n),
        .I3(maskId_val17_c_full_n),
        .I4(boxColorB_val31_c_full_n),
        .I5(field_id_val13_c_full_n),
        .O(full_n_reg_1));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__18_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d6_S_ShiftReg
   (fid_in_val14_c_dout,
    \mOutPtr_reg[2] ,
    push,
    fid_in,
    ap_clk,
    Q);
  output fid_in_val14_c_dout;
  output [0:0]\mOutPtr_reg[2] ;
  input push;
  input [0:0]fid_in;
  input ap_clk;
  input [3:0]Q;

  wire [3:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [0:0]fid_in;
  wire fid_in_val14_c_dout;
  wire [0:0]\mOutPtr_reg[2] ;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/fid_in_val14_c_U/U_design_1_v_tpg_0_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/fid_in_val14_c_U/U_design_1_v_tpg_0_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(\mOutPtr_reg[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(fid_in),
        .Q(fid_in_val14_c_dout));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S
   (bckgndYUV_empty_n,
    bckgndYUV_full_n,
    \bckgndId_read_reg_689_reg[3] ,
    \bckgndId_read_reg_689_reg[0] ,
    \bckgndId_read_reg_689_reg[3]_0 ,
    \bckgndId_read_reg_689_reg[3]_1 ,
    ap_block_pp0_stage0_subdone,
    \mOutPtr_reg[3]_0 ,
    out,
    SS,
    empty_n_reg_0,
    ap_clk,
    ap_predicate_pred1947_state23_reg,
    ap_predicate_pred1703_state19_reg,
    ap_enable_reg_pp0_iter23,
    ap_predicate_pred1809_state19_reg,
    ap_predicate_pred1703_state19_reg_0,
    mOutPtr16_out,
    push,
    full_n_reg_0,
    in,
    E);
  output bckgndYUV_empty_n;
  output bckgndYUV_full_n;
  output \bckgndId_read_reg_689_reg[3] ;
  output \bckgndId_read_reg_689_reg[0] ;
  output \bckgndId_read_reg_689_reg[3]_0 ;
  output \bckgndId_read_reg_689_reg[3]_1 ;
  output ap_block_pp0_stage0_subdone;
  output \mOutPtr_reg[3]_0 ;
  output [23:0]out;
  input [0:0]SS;
  input empty_n_reg_0;
  input ap_clk;
  input ap_predicate_pred1947_state23_reg;
  input [2:0]ap_predicate_pred1703_state19_reg;
  input ap_enable_reg_pp0_iter23;
  input ap_predicate_pred1809_state19_reg;
  input ap_predicate_pred1703_state19_reg_0;
  input mOutPtr16_out;
  input push;
  input full_n_reg_0;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [1:1]addr;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter23;
  wire [2:0]ap_predicate_pred1703_state19_reg;
  wire ap_predicate_pred1703_state19_reg_0;
  wire ap_predicate_pred1809_state19_reg;
  wire ap_predicate_pred1947_state23_reg;
  wire \bckgndId_read_reg_689_reg[0] ;
  wire \bckgndId_read_reg_689_reg[3] ;
  wire \bckgndId_read_reg_689_reg[3]_0 ;
  wire \bckgndId_read_reg_689_reg[3]_1 ;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire empty_n_reg_0;
  wire full_n_i_1_n_3;
  wire full_n_i_2__1_n_3;
  wire full_n_reg_0;
  wire [23:0]in;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[4]_i_2_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [23:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg_43 U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFF7F0000FF7FFF7F)) 
    ap_predicate_pred1703_state19_i_1
       (.I0(ap_predicate_pred1703_state19_reg[2]),
        .I1(ap_predicate_pred1703_state19_reg[1]),
        .I2(ap_predicate_pred1703_state19_reg[0]),
        .I3(ap_predicate_pred1703_state19_reg_0),
        .I4(bckgndYUV_full_n),
        .I5(ap_enable_reg_pp0_iter23),
        .O(\bckgndId_read_reg_689_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFF7F0000FF7FFF7F)) 
    ap_predicate_pred1754_state19_i_1
       (.I0(ap_predicate_pred1703_state19_reg[2]),
        .I1(ap_predicate_pred1703_state19_reg[1]),
        .I2(ap_predicate_pred1703_state19_reg[0]),
        .I3(ap_predicate_pred1947_state23_reg),
        .I4(bckgndYUV_full_n),
        .I5(ap_enable_reg_pp0_iter23),
        .O(\bckgndId_read_reg_689_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hF700F7F7)) 
    ap_predicate_pred1809_state19_i_1
       (.I0(ap_predicate_pred1703_state19_reg[0]),
        .I1(ap_predicate_pred1703_state19_reg[1]),
        .I2(ap_predicate_pred1809_state19_reg),
        .I3(bckgndYUV_full_n),
        .I4(ap_enable_reg_pp0_iter23),
        .O(\bckgndId_read_reg_689_reg[0] ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    ap_predicate_pred1926_state23_i_1
       (.I0(ap_predicate_pred1947_state23_reg),
        .I1(ap_predicate_pred1703_state19_reg[2]),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .O(\bckgndId_read_reg_689_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(bckgndYUV_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFDFF00FF0000)) 
    full_n_i_1
       (.I0(addr),
        .I1(full_n_i_2__1_n_3),
        .I2(mOutPtr_reg[0]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(bckgndYUV_full_n),
        .O(full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(full_n_i_2__1_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(bckgndYUV_full_n),
        .S(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr16_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr16_out),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_11
   (ovrlayYUV_empty_n,
    ovrlayYUV_full_n,
    out,
    SS,
    ap_clk,
    mOutPtr16_out,
    push,
    inpix_0_2_0_0_0_load589_lcssa615_i_fu_840,
    in,
    E);
  output ovrlayYUV_empty_n;
  output ovrlayYUV_full_n;
  output [23:0]out;
  input [0:0]SS;
  input ap_clk;
  input mOutPtr16_out;
  input push;
  input inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  input [23:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [1:1]addr;
  wire ap_clk;
  wire empty_n_i_1__3_n_3;
  wire empty_n_i_2__2_n_3;
  wire full_n_i_1__3_n_3;
  wire full_n_i_2__2_n_3;
  wire [23:0]in;
  wire inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr[2]_i_1__17_n_3 ;
  wire \mOutPtr[3]_i_1__3_n_3 ;
  wire \mOutPtr[4]_i_2__0_n_3 ;
  wire [4:0]mOutPtr_reg;
  wire [23:0]out;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (addr),
        .out(out),
        .push(push));
  LUT4 #(
    .INIT(16'hFB30)) 
    empty_n_i_1__3
       (.I0(empty_n_i_2__2_n_3),
        .I1(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .I2(push),
        .I3(ovrlayYUV_empty_n),
        .O(empty_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[1]),
        .O(empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_3),
        .Q(ovrlayYUV_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFDFF00FF0000)) 
    full_n_i_1__3
       (.I0(addr),
        .I1(full_n_i_2__2_n_3),
        .I2(mOutPtr_reg[0]),
        .I3(push),
        .I4(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .I5(ovrlayYUV_full_n),
        .O(full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(full_n_i_2__2_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(ovrlayYUV_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \mOutPtr[2]_i_1__17 
       (.I0(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__17_n_3 ));
  LUT6 #(
    .INIT(64'hFF7F0080EEFE1101)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(push),
        .I3(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr16_out),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__17_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__3_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    push,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg_43
   (\mOutPtr_reg[1] ,
    out,
    Q,
    push,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [23:0]out;
  input [4:0]Q;
  input push;
  input [23:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire [3:0]addr;
  wire ap_clk;
  wire [23:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [23:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(addr[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(addr[2]),
        .A3(addr[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    stream_out_hresampled_empty_n,
    stream_out_hresampled_full_n,
    stream_out_hresampled_dout,
    Q,
    \SRL_SIG_reg[1][15] ,
    \mOutPtr_reg[2]_0 ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    p_0_0335491_lcssa513_i_fu_820,
    push,
    D,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[0][23]_0 );
  output [0:0]\mOutPtr_reg[0]_0 ;
  output stream_out_hresampled_empty_n;
  output stream_out_hresampled_full_n;
  output [23:0]stream_out_hresampled_dout;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[1][15] ;
  output \mOutPtr_reg[2]_0 ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input p_0_0335491_lcssa513_i_fu_820;
  input push;
  input [15:0]D;
  input \SRL_SIG_reg[0][23] ;
  input [7:0]\SRL_SIG_reg[0][23]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire \SRL_SIG_reg[0][23] ;
  wire [7:0]\SRL_SIG_reg[0][23]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__6_n_3;
  wire full_n_i_1__6_n_3;
  wire [2:1]mOutPtr;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire p_0_0335491_lcssa513_i_fu_820;
  wire push;
  wire [23:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S_ShiftReg_32 U_design_1_v_tpg_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][23]_1 (\SRL_SIG_reg[0][23]_0 ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr[2]),
        .push(push),
        .stream_out_hresampled_dout(stream_out_hresampled_dout),
        .\trunc_ln2287_3_reg_490_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__6
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(p_0_0335491_lcssa513_i_fu_820),
        .I4(push),
        .I5(stream_out_hresampled_empty_n),
        .O(empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_3),
        .Q(stream_out_hresampled_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__6
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(p_0_0335491_lcssa513_i_fu_820),
        .I5(stream_out_hresampled_full_n),
        .O(full_n_i_1__6_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(stream_out_hresampled_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_0_0335491_lcssa513_i_fu_820),
        .I2(push),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(p_0_0335491_lcssa513_i_fu_820),
        .I3(push),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \p_0_0324493_lcssa516_i_fu_86[7]_i_3 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S_12
   (\mOutPtr_reg[0]_0 ,
    stream_out_vresampled_empty_n,
    stream_out_vresampled_full_n,
    \SRL_SIG_reg[0][7] ,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    full_n_reg_0,
    push,
    \B_V_data_1_payload_A_reg[23] ,
    D,
    \SRL_SIG_reg[0][23] ,
    Q);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output stream_out_vresampled_empty_n;
  output stream_out_vresampled_full_n;
  output [23:0]\SRL_SIG_reg[0][7] ;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input full_n_reg_0;
  input push;
  input \B_V_data_1_payload_A_reg[23] ;
  input [15:0]D;
  input \SRL_SIG_reg[0][23] ;
  input [7:0]Q;

  wire \B_V_data_1_payload_A[23]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[23] ;
  wire [15:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][23] ;
  wire [23:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__9_n_3;
  wire full_n_i_1__9_n_3;
  wire full_n_reg_0;
  wire [2:1]mOutPtr;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;
  wire stream_out_vresampled_empty_n;
  wire stream_out_vresampled_full_n;

  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[23]_i_3 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\B_V_data_1_payload_A[23]_i_3_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w24_d2_S_ShiftReg
       (.\B_V_data_1_payload_A_reg[0] (\B_V_data_1_payload_A[23]_i_3_n_3 ),
        .\B_V_data_1_payload_A_reg[23] (\B_V_data_1_payload_A_reg[23] ),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__9
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(full_n_reg_0),
        .I4(push),
        .I5(stream_out_vresampled_empty_n),
        .O(empty_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_3),
        .Q(stream_out_vresampled_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    full_n_i_1__9
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(push),
        .I4(full_n_reg_0),
        .I5(stream_out_vresampled_full_n),
        .O(full_n_i_1__9_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_3),
        .Q(stream_out_vresampled_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(full_n_reg_0),
        .I2(push),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr[1]),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S_ShiftReg
   (\SRL_SIG_reg[0][7]_0 ,
    \B_V_data_1_payload_A_reg[23] ,
    \B_V_data_1_payload_A_reg[0] ,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][23]_0 ,
    Q);
  output [23:0]\SRL_SIG_reg[0][7]_0 ;
  input \B_V_data_1_payload_A_reg[23] ;
  input \B_V_data_1_payload_A_reg[0] ;
  input push;
  input [15:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][23]_0 ;
  input [7:0]Q;

  wire \B_V_data_1_payload_A_reg[0] ;
  wire \B_V_data_1_payload_A_reg[23] ;
  wire [15:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0][7]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_39 ;
  wire [23:0]\SRL_SIG_reg[1]_40 ;
  wire ap_clk;
  wire push;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [8]),
        .I1(\SRL_SIG_reg[1]_40 [8]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [0]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [18]),
        .I1(\SRL_SIG_reg[1]_40 [18]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [10]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [10]),
        .O(\SRL_SIG_reg[0][7]_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [19]),
        .I1(\SRL_SIG_reg[1]_40 [19]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [11]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [11]),
        .O(\SRL_SIG_reg[0][7]_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [20]),
        .I1(\SRL_SIG_reg[1]_40 [20]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [12]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [12]),
        .O(\SRL_SIG_reg[0][7]_0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [21]),
        .I1(\SRL_SIG_reg[1]_40 [21]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [13]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [13]),
        .O(\SRL_SIG_reg[0][7]_0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [22]),
        .I1(\SRL_SIG_reg[1]_40 [22]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [14]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [14]),
        .O(\SRL_SIG_reg[0][7]_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [23]),
        .I1(\SRL_SIG_reg[1]_40 [23]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [15]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [15]),
        .O(\SRL_SIG_reg[0][7]_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [0]),
        .I1(\SRL_SIG_reg[1]_40 [0]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [16]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [16]),
        .O(\SRL_SIG_reg[0][7]_0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [1]),
        .I1(\SRL_SIG_reg[1]_40 [1]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [17]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [17]),
        .O(\SRL_SIG_reg[0][7]_0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [2]),
        .I1(\SRL_SIG_reg[1]_40 [2]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [18]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [18]),
        .O(\SRL_SIG_reg[0][7]_0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [3]),
        .I1(\SRL_SIG_reg[1]_40 [3]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [19]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [19]),
        .O(\SRL_SIG_reg[0][7]_0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [9]),
        .I1(\SRL_SIG_reg[1]_40 [9]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [1]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [4]),
        .I1(\SRL_SIG_reg[1]_40 [4]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [20]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [20]),
        .O(\SRL_SIG_reg[0][7]_0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [5]),
        .I1(\SRL_SIG_reg[1]_40 [5]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [21]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [21]),
        .O(\SRL_SIG_reg[0][7]_0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [6]),
        .I1(\SRL_SIG_reg[1]_40 [6]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [22]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [22]),
        .O(\SRL_SIG_reg[0][7]_0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[0]_39 [7]),
        .I1(\SRL_SIG_reg[1]_40 [7]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [23]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [23]),
        .O(\SRL_SIG_reg[0][7]_0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [10]),
        .I1(\SRL_SIG_reg[1]_40 [10]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [2]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [11]),
        .I1(\SRL_SIG_reg[1]_40 [11]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [3]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [12]),
        .I1(\SRL_SIG_reg[1]_40 [12]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [4]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [13]),
        .I1(\SRL_SIG_reg[1]_40 [13]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [5]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [14]),
        .I1(\SRL_SIG_reg[1]_40 [14]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [6]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [15]),
        .I1(\SRL_SIG_reg[1]_40 [15]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [7]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [16]),
        .I1(\SRL_SIG_reg[1]_40 [16]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [8]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [8]),
        .O(\SRL_SIG_reg[0][7]_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_39 [17]),
        .I1(\SRL_SIG_reg[1]_40 [17]),
        .I2(\B_V_data_1_payload_A_reg[23] ),
        .I3(\SRL_SIG_reg[0]_39 [9]),
        .I4(\B_V_data_1_payload_A_reg[0] ),
        .I5(\SRL_SIG_reg[1]_40 [9]),
        .O(\SRL_SIG_reg[0][7]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_39 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_39 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_39 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_39 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_39 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_39 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_39 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_39 [16]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_39 [17]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_39 [18]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_39 [19]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_39 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_39 [20]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_39 [21]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_39 [22]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_39 [23]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_39 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_39 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_39 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_39 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_39 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_39 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_39 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_39 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [0]),
        .Q(\SRL_SIG_reg[1]_40 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [10]),
        .Q(\SRL_SIG_reg[1]_40 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [11]),
        .Q(\SRL_SIG_reg[1]_40 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [12]),
        .Q(\SRL_SIG_reg[1]_40 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [13]),
        .Q(\SRL_SIG_reg[1]_40 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [14]),
        .Q(\SRL_SIG_reg[1]_40 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [15]),
        .Q(\SRL_SIG_reg[1]_40 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [16]),
        .Q(\SRL_SIG_reg[1]_40 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [17]),
        .Q(\SRL_SIG_reg[1]_40 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [18]),
        .Q(\SRL_SIG_reg[1]_40 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [19]),
        .Q(\SRL_SIG_reg[1]_40 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [1]),
        .Q(\SRL_SIG_reg[1]_40 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [20]),
        .Q(\SRL_SIG_reg[1]_40 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [21]),
        .Q(\SRL_SIG_reg[1]_40 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [22]),
        .Q(\SRL_SIG_reg[1]_40 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [23]),
        .Q(\SRL_SIG_reg[1]_40 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [2]),
        .Q(\SRL_SIG_reg[1]_40 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [3]),
        .Q(\SRL_SIG_reg[1]_40 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [4]),
        .Q(\SRL_SIG_reg[1]_40 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [5]),
        .Q(\SRL_SIG_reg[1]_40 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [6]),
        .Q(\SRL_SIG_reg[1]_40 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [7]),
        .Q(\SRL_SIG_reg[1]_40 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [8]),
        .Q(\SRL_SIG_reg[1]_40 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_39 [9]),
        .Q(\SRL_SIG_reg[1]_40 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w24_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S_ShiftReg_32
   (stream_out_hresampled_dout,
    Q,
    \SRL_SIG_reg[1][15]_0 ,
    mOutPtr,
    \trunc_ln2287_3_reg_490_reg[7] ,
    push,
    D,
    ap_clk,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[0][23]_1 );
  output [23:0]stream_out_hresampled_dout;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input [0:0]mOutPtr;
  input \trunc_ln2287_3_reg_490_reg[7] ;
  input push;
  input [15:0]D;
  input ap_clk;
  input \SRL_SIG_reg[0][23]_0 ;
  input [7:0]\SRL_SIG_reg[0][23]_1 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire [7:0]\SRL_SIG_reg[0][23]_1 ;
  wire [23:16]\SRL_SIG_reg[0]_35 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [23:16]\SRL_SIG_reg[1]_36 ;
  wire ap_clk;
  wire [0:0]mOutPtr;
  wire push;
  wire [23:0]stream_out_hresampled_dout;
  wire \trunc_ln2287_3_reg_490_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [0]),
        .Q(\SRL_SIG_reg[0]_35 [16]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [1]),
        .Q(\SRL_SIG_reg[0]_35 [17]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [2]),
        .Q(\SRL_SIG_reg[0]_35 [18]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [3]),
        .Q(\SRL_SIG_reg[0]_35 [19]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [4]),
        .Q(\SRL_SIG_reg[0]_35 [20]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [5]),
        .Q(\SRL_SIG_reg[0]_35 [21]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [6]),
        .Q(\SRL_SIG_reg[0]_35 [22]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_1 [7]),
        .Q(\SRL_SIG_reg[0]_35 [23]),
        .R(\SRL_SIG_reg[0][23]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][15]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][15]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][15]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][15]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][15]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[1][15]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [16]),
        .Q(\SRL_SIG_reg[1]_36 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [17]),
        .Q(\SRL_SIG_reg[1]_36 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [18]),
        .Q(\SRL_SIG_reg[1]_36 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [19]),
        .Q(\SRL_SIG_reg[1]_36 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [20]),
        .Q(\SRL_SIG_reg[1]_36 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [21]),
        .Q(\SRL_SIG_reg[1]_36 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [22]),
        .Q(\SRL_SIG_reg[1]_36 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_35 [23]),
        .Q(\SRL_SIG_reg[1]_36 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[0]_i_1 
       (.I0(Q[8]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [8]),
        .O(stream_out_hresampled_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[1]_i_1 
       (.I0(Q[9]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [9]),
        .O(stream_out_hresampled_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[2]_i_1 
       (.I0(Q[10]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [10]),
        .O(stream_out_hresampled_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[3]_i_1 
       (.I0(Q[11]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [11]),
        .O(stream_out_hresampled_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[4]_i_1 
       (.I0(Q[12]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [12]),
        .O(stream_out_hresampled_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[5]_i_1 
       (.I0(Q[13]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [13]),
        .O(stream_out_hresampled_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[6]_i_1 
       (.I0(Q[14]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [14]),
        .O(stream_out_hresampled_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_2_reg_484[7]_i_1 
       (.I0(Q[15]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [15]),
        .O(stream_out_hresampled_dout[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [16]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [16]),
        .O(stream_out_hresampled_dout[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [17]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [17]),
        .O(stream_out_hresampled_dout[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [18]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [18]),
        .O(stream_out_hresampled_dout[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [19]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [19]),
        .O(stream_out_hresampled_dout[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [20]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [20]),
        .O(stream_out_hresampled_dout[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [21]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [21]),
        .O(stream_out_hresampled_dout[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [22]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [22]),
        .O(stream_out_hresampled_dout[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_3_reg_490[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_35 [23]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1]_36 [23]),
        .O(stream_out_hresampled_dout[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[0]_i_1 
       (.I0(Q[0]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [0]),
        .O(stream_out_hresampled_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[1]_i_1 
       (.I0(Q[1]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [1]),
        .O(stream_out_hresampled_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[2]_i_1 
       (.I0(Q[2]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [2]),
        .O(stream_out_hresampled_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[3]_i_1 
       (.I0(Q[3]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [3]),
        .O(stream_out_hresampled_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[4]_i_1 
       (.I0(Q[4]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [4]),
        .O(stream_out_hresampled_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[5]_i_1 
       (.I0(Q[5]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [5]),
        .O(stream_out_hresampled_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[6]_i_1 
       (.I0(Q[6]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [6]),
        .O(stream_out_hresampled_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln2287_reg_479[7]_i_1 
       (.I0(Q[7]),
        .I1(mOutPtr),
        .I2(\trunc_ln2287_3_reg_490_reg[7] ),
        .I3(\SRL_SIG_reg[1][15]_0 [7]),
        .O(stream_out_hresampled_dout[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S
   (motionSpeed_val19_c_empty_n,
    motionSpeed_val19_c_full_n,
    empty_n_reg_0,
    D,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    height_val7_c20_full_n,
    height_val7_c21_empty_n,
    width_val12_c24_empty_n,
    \ap_CS_fsm[0]_i_2__0 ,
    E,
    \SRL_SIG_reg[0][7] );
  output motionSpeed_val19_c_empty_n;
  output motionSpeed_val19_c_full_n;
  output empty_n_reg_0;
  output [7:0]D;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input height_val7_c20_full_n;
  input height_val7_c21_empty_n;
  input width_val12_c24_empty_n;
  input \ap_CS_fsm[0]_i_2__0 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[0]_i_2__0 ;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire empty_n_i_1__2_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__2_n_3;
  wire height_val7_c20_full_n;
  wire height_val7_c21_empty_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__17_n_3 ;
  wire \mOutPtr[2]_i_1__15_n_3 ;
  wire motionSpeed_val19_c_empty_n;
  wire motionSpeed_val19_c_full_n;
  wire push;
  wire width_val12_c24_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .Q({mOutPtr[2],mOutPtr[0]}),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(motionSpeed_val19_c_empty_n),
        .I1(height_val7_c20_full_n),
        .I2(height_val7_c21_empty_n),
        .I3(width_val12_c24_empty_n),
        .I4(\ap_CS_fsm[0]_i_2__0 ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(motionSpeed_val19_c_empty_n),
        .O(empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_3),
        .Q(motionSpeed_val19_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF0000AAAA)) 
    full_n_i_1__2
       (.I0(ap_NS_fsm__0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(push),
        .I5(motionSpeed_val19_c_full_n),
        .O(full_n_i_1__2_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(motionSpeed_val19_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__15 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[2]_i_1__15_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__17_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__15_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg
   (D,
    Q,
    push,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input push;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_31 ;
  wire [7:0]\SRL_SIG_reg[1]_32 ;
  wire ap_clk;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_31 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_31 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_31 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_31 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_31 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_31 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_31 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_31 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [0]),
        .Q(\SRL_SIG_reg[1]_32 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [1]),
        .Q(\SRL_SIG_reg[1]_32 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [2]),
        .Q(\SRL_SIG_reg[1]_32 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [3]),
        .Q(\SRL_SIG_reg[1]_32 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [4]),
        .Q(\SRL_SIG_reg[1]_32 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [5]),
        .Q(\SRL_SIG_reg[1]_32 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [6]),
        .Q(\SRL_SIG_reg[1]_32 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_31 [7]),
        .Q(\SRL_SIG_reg[1]_32 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \motionSpeed_val_read_reg_459[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_31 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_32 [7]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S
   (boxColorB_val31_c_empty_n,
    boxColorB_val31_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    \boxColorB_val_read_reg_421_reg[7] ,
    E);
  output boxColorB_val31_c_empty_n;
  output boxColorB_val31_c_full_n;
  output [7:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input [7:0]\boxColorB_val_read_reg_421_reg[7] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxColorB_val31_c_empty_n;
  wire boxColorB_val31_c_full_n;
  wire [7:0]\boxColorB_val_read_reg_421_reg[7] ;
  wire empty_n_i_1__23_n_3;
  wire full_n_i_1__22_n_3;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [7:0]out;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_42 U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxColorB_val_read_reg_421_reg[7] (\boxColorB_val_read_reg_421_reg[7] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__23
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(boxColorB_val31_c_empty_n),
        .O(empty_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__23_n_3),
        .Q(boxColorB_val31_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__22
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(push),
        .I4(ap_NS_fsm__0),
        .I5(boxColorB_val31_c_full_n),
        .O(full_n_i_1__22_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__22_n_3),
        .Q(boxColorB_val31_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_10
   (ovrlayId_val16_c_empty_n,
    ovrlayId_val16_c_full_n,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    \patternId_val_read_reg_465_reg[7] ,
    \mOutPtr_reg[2]_0 );
  output ovrlayId_val16_c_empty_n;
  output ovrlayId_val16_c_full_n;
  output [7:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input [7:0]\patternId_val_read_reg_465_reg[7] ;
  input [0:0]\mOutPtr_reg[2]_0 ;

  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire empty_n_i_1__15_n_3;
  wire full_n_i_1__14_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__14_n_3 ;
  wire \mOutPtr[2]_i_2_n_3 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire [7:0]out;
  wire ovrlayId_val16_c_empty_n;
  wire ovrlayId_val16_c_full_n;
  wire [7:0]\patternId_val_read_reg_465_reg[7] ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .\patternId_val_read_reg_465_reg[7] (\patternId_val_read_reg_465_reg[7] ),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__15
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(ovrlayId_val16_c_empty_n),
        .O(empty_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__15_n_3),
        .Q(ovrlayId_val16_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF22222222)) 
    full_n_i_1__14
       (.I0(ap_NS_fsm__0),
        .I1(push),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(ovrlayId_val16_c_full_n),
        .O(full_n_i_1__14_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__14_n_3),
        .Q(ovrlayId_val16_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[1]_i_1__14_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[2]_i_2_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_2
   (boxColorG_val30_c_empty_n,
    boxColorG_val30_c_full_n,
    full_n_reg_0,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    maskId_val17_c_full_n,
    boxSize_val28_c_full_n,
    fid_in_val14_c_full_n,
    \boxColorG_val_read_reg_426_reg[7] ,
    E);
  output boxColorG_val30_c_empty_n;
  output boxColorG_val30_c_full_n;
  output full_n_reg_0;
  output [7:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input maskId_val17_c_full_n;
  input boxSize_val28_c_full_n;
  input fid_in_val14_c_full_n;
  input [7:0]\boxColorG_val_read_reg_426_reg[7] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxColorG_val30_c_empty_n;
  wire boxColorG_val30_c_full_n;
  wire [7:0]\boxColorG_val_read_reg_426_reg[7] ;
  wire boxSize_val28_c_full_n;
  wire empty_n_i_1__22_n_3;
  wire fid_in_val14_c_full_n;
  wire full_n_i_1__21_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__20_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire maskId_val17_c_full_n;
  wire [7:0]out;
  wire push;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[5][0]_srl6_i_6 
       (.I0(boxColorG_val30_c_full_n),
        .I1(maskId_val17_c_full_n),
        .I2(boxSize_val28_c_full_n),
        .I3(fid_in_val14_c_full_n),
        .O(full_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_41 U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxColorG_val_read_reg_426_reg[7] (\boxColorG_val_read_reg_426_reg[7] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__22
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(boxColorG_val30_c_empty_n),
        .O(empty_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__22_n_3),
        .Q(boxColorG_val30_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF0000AAAA)) 
    full_n_i_1__21
       (.I0(ap_NS_fsm__0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(push),
        .I5(boxColorG_val30_c_full_n),
        .O(full_n_i_1__21_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__21_n_3),
        .Q(boxColorG_val30_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__20_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_3
   (boxColorR_val29_c_empty_n,
    boxColorR_val29_c_full_n,
    full_n_reg_0,
    empty_n_reg_0,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    crossHairX_val22_c_full_n,
    crossHairY_val23_c_full_n,
    ovrlayId_val16_c_full_n,
    colorFormat_val_c_full_n,
    crossHairX_val22_c_empty_n,
    crossHairY_val23_c_empty_n,
    \ap_CS_fsm_reg[1] ,
    \boxColorR_val_read_reg_431_reg[7] ,
    E);
  output boxColorR_val29_c_empty_n;
  output boxColorR_val29_c_full_n;
  output full_n_reg_0;
  output empty_n_reg_0;
  output [7:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input crossHairX_val22_c_full_n;
  input crossHairY_val23_c_full_n;
  input ovrlayId_val16_c_full_n;
  input colorFormat_val_c_full_n;
  input crossHairX_val22_c_empty_n;
  input crossHairY_val23_c_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input [7:0]\boxColorR_val_read_reg_431_reg[7] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxColorR_val29_c_empty_n;
  wire boxColorR_val29_c_full_n;
  wire [7:0]\boxColorR_val_read_reg_431_reg[7] ;
  wire colorFormat_val_c_full_n;
  wire crossHairX_val22_c_empty_n;
  wire crossHairX_val22_c_full_n;
  wire crossHairY_val23_c_empty_n;
  wire crossHairY_val23_c_full_n;
  wire empty_n_i_1__21_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__20_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__21_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr[2]_i_1__7_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [7:0]out;
  wire ovrlayId_val16_c_full_n;
  wire push;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[5][0]_srl6_i_7 
       (.I0(boxColorR_val29_c_full_n),
        .I1(crossHairX_val22_c_full_n),
        .I2(crossHairY_val23_c_full_n),
        .I3(ovrlayId_val16_c_full_n),
        .O(full_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_40 U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\boxColorR_val_read_reg_431_reg[7] (\boxColorR_val_read_reg_431_reg[7] ),
        .out(out),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \crossHairX_val_read_reg_448[15]_i_4 
       (.I0(boxColorR_val29_c_empty_n),
        .I1(colorFormat_val_c_full_n),
        .I2(crossHairX_val22_c_empty_n),
        .I3(crossHairY_val23_c_empty_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(boxColorR_val29_c_empty_n),
        .O(empty_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__21_n_3),
        .Q(boxColorR_val29_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF0000AAAA)) 
    full_n_i_1__20
       (.I0(ap_NS_fsm__0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(push),
        .I5(boxColorR_val29_c_full_n),
        .O(full_n_i_1__20_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__20_n_3),
        .Q(boxColorR_val29_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__21 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__7_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__21_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_4
   (colorFormat_val_c25_empty_n,
    colorFormat_val_c25_full_n,
    full_n_reg_0,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    field_id_val13_c_full_n,
    boxColorB_val31_c_full_n,
    start_once_reg_reg,
    start_once_reg_reg_0,
    \colorFormat_val_read_reg_453_reg[7] ,
    E);
  output colorFormat_val_c25_empty_n;
  output colorFormat_val_c25_full_n;
  output full_n_reg_0;
  output [7:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input field_id_val13_c_full_n;
  input boxColorB_val31_c_full_n;
  input start_once_reg_reg;
  input start_once_reg_reg_0;
  input [7:0]\colorFormat_val_read_reg_453_reg[7] ;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxColorB_val31_c_full_n;
  wire colorFormat_val_c25_empty_n;
  wire colorFormat_val_c25_full_n;
  wire [7:0]\colorFormat_val_read_reg_453_reg[7] ;
  wire empty_n_i_1__17_n_3;
  wire field_id_val13_c_full_n;
  wire full_n_i_1__16_n_3;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__22_n_3 ;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr[2]_i_1__11_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire [7:0]out;
  wire push;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \SRL_SIG_reg[5][0]_srl6_i_5 
       (.I0(colorFormat_val_c25_full_n),
        .I1(field_id_val13_c_full_n),
        .I2(boxColorB_val31_c_full_n),
        .I3(start_once_reg_reg),
        .I4(start_once_reg_reg_0),
        .O(full_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_38 U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\colorFormat_val_read_reg_453_reg[7] (\colorFormat_val_read_reg_453_reg[7] ),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(colorFormat_val_c25_empty_n),
        .O(empty_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__17_n_3),
        .Q(colorFormat_val_c25_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF0000AAAA)) 
    full_n_i_1__16
       (.I0(ap_NS_fsm__0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(push),
        .I5(colorFormat_val_c25_full_n),
        .O(full_n_i_1__16_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__16_n_3),
        .Q(colorFormat_val_c25_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__11_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__22_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_9
   (maskId_val17_c_full_n,
    empty_n_reg_0,
    empty_n_reg_1,
    \maskId_read_reg_699_reg[0] ,
    out,
    SS,
    ap_clk,
    push,
    ap_NS_fsm__0,
    ovrlayId_val16_c_empty_n,
    boxColorB_val31_c_empty_n,
    boxColorG_val30_c_empty_n,
    crossHairX_val22_c_empty_n,
    colorFormat_val_c25_empty_n,
    \tobool_reg_482[0]_i_3 ,
    \mOutPtr_reg[2]_0 );
  output maskId_val17_c_full_n;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output \maskId_read_reg_699_reg[0] ;
  output [2:0]out;
  input [0:0]SS;
  input ap_clk;
  input push;
  input [0:0]ap_NS_fsm__0;
  input ovrlayId_val16_c_empty_n;
  input boxColorB_val31_c_empty_n;
  input boxColorG_val30_c_empty_n;
  input crossHairX_val22_c_empty_n;
  input colorFormat_val_c25_empty_n;
  input [7:0]\tobool_reg_482[0]_i_3 ;
  input [0:0]\mOutPtr_reg[2]_0 ;

  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire boxColorB_val31_c_empty_n;
  wire boxColorG_val30_c_empty_n;
  wire colorFormat_val_c25_empty_n;
  wire crossHairX_val22_c_empty_n;
  wire empty_n_i_1__16_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__15_n_3;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr[2]_i_1__12_n_3 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire \maskId_read_reg_699_reg[0] ;
  wire maskId_val17_c_empty_n;
  wire maskId_val17_c_full_n;
  wire [2:0]out;
  wire ovrlayId_val16_c_empty_n;
  wire push;
  wire [7:0]\tobool_reg_482[0]_i_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_33 U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
       (.Q({\mOutPtr_reg_n_3_[2] ,\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .\maskId_read_reg_699_reg[0] (\maskId_read_reg_699_reg[0] ),
        .out(out),
        .push(push),
        .\tobool_reg_482[0]_i_3_0 (\tobool_reg_482[0]_i_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \crossHairX_val_read_reg_448[15]_i_3 
       (.I0(maskId_val17_c_empty_n),
        .I1(ovrlayId_val16_c_empty_n),
        .I2(boxColorB_val31_c_empty_n),
        .I3(boxColorG_val30_c_empty_n),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[2] ),
        .I3(ap_NS_fsm__0),
        .I4(push),
        .I5(maskId_val17_c_empty_n),
        .O(empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__16_n_3),
        .Q(maskId_val17_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF22222222)) 
    full_n_i_1__15
       (.I0(ap_NS_fsm__0),
        .I1(push),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[2] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .I5(maskId_val17_c_full_n),
        .O(full_n_i_1__15_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__15_n_3),
        .Q(maskId_val17_c_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_5 
       (.I0(maskId_val17_c_empty_n),
        .I1(ovrlayId_val16_c_empty_n),
        .I2(crossHairX_val22_c_empty_n),
        .I3(colorFormat_val_c25_empty_n),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(push),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[2]_i_1__12_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[2]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg
   (out,
    Q,
    push,
    \patternId_val_read_reg_465_reg[7] ,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input push;
  input [7:0]\patternId_val_read_reg_465_reg[7] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [7:0]out;
  wire [7:0]\patternId_val_read_reg_465_reg[7] ;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/ovrlayId_val16_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\patternId_val_read_reg_465_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_33
   (\maskId_read_reg_699_reg[0] ,
    out,
    Q,
    push,
    \tobool_reg_482[0]_i_3_0 ,
    ap_clk);
  output \maskId_read_reg_699_reg[0] ;
  output [2:0]out;
  input [2:0]Q;
  input push;
  input [7:0]\tobool_reg_482[0]_i_3_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire \maskId_read_reg_699_reg[0] ;
  wire [7:3]maskId_val17_c_dout;
  wire [2:0]out;
  wire push;
  wire [7:0]\tobool_reg_482[0]_i_3_0 ;
  wire \tobool_reg_482[0]_i_3_n_3 ;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [3]),
        .Q(maskId_val17_c_dout[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [4]),
        .Q(maskId_val17_c_dout[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [5]),
        .Q(maskId_val17_c_dout[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [6]),
        .Q(maskId_val17_c_dout[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/maskId_val17_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\tobool_reg_482[0]_i_3_0 [7]),
        .Q(maskId_val17_c_dout[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tobool_reg_482[0]_i_2 
       (.I0(out[0]),
        .I1(maskId_val17_c_dout[6]),
        .I2(out[1]),
        .I3(maskId_val17_c_dout[3]),
        .I4(\tobool_reg_482[0]_i_3_n_3 ),
        .O(\maskId_read_reg_699_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tobool_reg_482[0]_i_3 
       (.I0(maskId_val17_c_dout[7]),
        .I1(maskId_val17_c_dout[5]),
        .I2(maskId_val17_c_dout[4]),
        .I3(out[2]),
        .O(\tobool_reg_482[0]_i_3_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_38
   (out,
    Q,
    push,
    \colorFormat_val_read_reg_453_reg[7] ,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input push;
  input [7:0]\colorFormat_val_read_reg_453_reg[7] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [7:0]\colorFormat_val_read_reg_453_reg[7] ;
  wire [7:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\colorFormat_val_read_reg_453_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_40
   (out,
    Q,
    push,
    \boxColorR_val_read_reg_431_reg[7] ,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input push;
  input [7:0]\boxColorR_val_read_reg_431_reg[7] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [7:0]\boxColorR_val_read_reg_431_reg[7] ;
  wire [7:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__7 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorR_val29_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorR_val_read_reg_431_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_41
   (out,
    Q,
    push,
    \boxColorG_val_read_reg_426_reg[7] ,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input push;
  input [7:0]\boxColorG_val_read_reg_426_reg[7] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [7:0]\boxColorG_val_read_reg_426_reg[7] ;
  wire [7:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__8 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__7 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorG_val30_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorG_val_read_reg_426_reg[7] [7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg_42
   (out,
    Q,
    push,
    \boxColorB_val_read_reg_421_reg[7] ,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input push;
  input [7:0]\boxColorB_val_read_reg_421_reg[7] ;
  input ap_clk;

  wire [2:0]Q;
  wire [1:0]addr;
  wire ap_clk;
  wire [7:0]\boxColorB_val_read_reg_421_reg[7] ;
  wire [7:0]out;
  wire push;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__9 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__8 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/boxColorB_val31_c_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\boxColorB_val_read_reg_421_reg[7] [7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d4_S
   (colorFormat_val_c_empty_n,
    colorFormat_val_c_full_n,
    full_n_reg_0,
    out,
    SS,
    ap_clk,
    \mOutPtr[1]_i_2 ,
    tpgForeground_U0_ap_start,
    motionSpeed_val19_c_empty_n,
    height_val7_c20_full_n,
    width_val12_c23_full_n,
    MultiPixStream2AXIvideo_U0_field_id_val13_read,
    ap_NS_fsm__0,
    in,
    \mOutPtr_reg[2]_0 );
  output colorFormat_val_c_empty_n;
  output colorFormat_val_c_full_n;
  output full_n_reg_0;
  output [7:0]out;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr[1]_i_2 ;
  input tpgForeground_U0_ap_start;
  input motionSpeed_val19_c_empty_n;
  input height_val7_c20_full_n;
  input width_val12_c23_full_n;
  input MultiPixStream2AXIvideo_U0_field_id_val13_read;
  input [0:0]ap_NS_fsm__0;
  input [7:0]in;
  input \mOutPtr_reg[2]_0 ;

  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire colorFormat_val_c_empty_n;
  wire colorFormat_val_c_full_n;
  wire empty_n_i_1__24_n_3;
  wire full_n_i_1__23_n_3;
  wire full_n_reg_0;
  wire height_val7_c20_full_n;
  wire [7:0]in;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_2 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire \mOutPtr_reg_n_3_[2] ;
  wire motionSpeed_val19_c_empty_n;
  wire [7:0]out;
  wire tpgForeground_U0_ap_start;
  wire width_val12_c23_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg
       (.ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .\colorFormat_val_read_reg_289_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\colorFormat_val_read_reg_289_reg[0]_0 (\mOutPtr_reg_n_3_[2] ),
        .\colorFormat_val_read_reg_289_reg[0]_1 (\mOutPtr_reg_n_3_[0] ),
        .in(in),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__24
       (.I0(\mOutPtr_reg_n_3_[2] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I4(ap_NS_fsm__0),
        .I5(colorFormat_val_c_empty_n),
        .O(empty_n_i_1__24_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__24_n_3),
        .Q(colorFormat_val_c_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FF0000)) 
    full_n_i_1__23
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[2] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(ap_NS_fsm__0),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(colorFormat_val_c_full_n),
        .O(full_n_i_1__23_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__23_n_3),
        .Q(colorFormat_val_c_full_n),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFC6F0390)) 
    \mOutPtr[1]_i_1 
       (.I0(ap_NS_fsm__0),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_4 
       (.I0(colorFormat_val_c_full_n),
        .I1(\mOutPtr[1]_i_2 ),
        .I2(tpgForeground_U0_ap_start),
        .I3(motionSpeed_val19_c_empty_n),
        .I4(height_val7_c20_full_n),
        .I5(width_val12_c23_full_n),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEE7EFF00118100)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(ap_NS_fsm__0),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .I5(\mOutPtr_reg_n_3_[2] ),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[2] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg
   (out,
    \colorFormat_val_read_reg_289_reg[0] ,
    \colorFormat_val_read_reg_289_reg[0]_0 ,
    \colorFormat_val_read_reg_289_reg[0]_1 ,
    ap_NS_fsm__0,
    in,
    ap_clk);
  output [7:0]out;
  input \colorFormat_val_read_reg_289_reg[0] ;
  input \colorFormat_val_read_reg_289_reg[0]_0 ;
  input \colorFormat_val_read_reg_289_reg[0]_1 ;
  input [0:0]ap_NS_fsm__0;
  input [7:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire [0:0]ap_NS_fsm__0;
  wire ap_clk;
  wire \colorFormat_val_read_reg_289_reg[0] ;
  wire \colorFormat_val_read_reg_289_reg[0]_0 ;
  wire \colorFormat_val_read_reg_289_reg[0]_1 ;
  wire [7:0]in;
  wire [7:0]out;

  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\colorFormat_val_read_reg_289_reg[0]_1 ),
        .I1(\colorFormat_val_read_reg_289_reg[0]_0 ),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(\colorFormat_val_read_reg_289_reg[0] ),
        .I1(\colorFormat_val_read_reg_289_reg[0]_0 ),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_NS_fsm__0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (DI,
    S,
    ap_rst_n_0,
    \cmp33_i_reg_307_reg[0] ,
    E,
    SR,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready,
    \ap_CS_fsm_reg[3] ,
    \SRL_SIG_reg[0][7] ,
    \out_x_fu_96_reg[7] ,
    \out_x_fu_96_reg[11] ,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    SS,
    ap_clk,
    icmp_ln2275_fu_215_p2_carry__0,
    Q,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    CO,
    ap_loop_exit_ready_pp0_iter3_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    cmp33_i_reg_307,
    stream_out_hresampled_empty_n,
    tmp_reg_317,
    ap_enable_reg_pp0_iter4,
    stream_out_vresampled_full_n,
    \SRL_SIG_reg[0]_47 ,
    icmp_ln2275_fu_215_p2_carry__0_0);
  output [3:0]DI;
  output [3:0]S;
  output ap_rst_n_0;
  output \cmp33_i_reg_307_reg[0] ;
  output [0:0]E;
  output [0:0]SR;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\out_x_fu_96_reg[7] ;
  output [11:0]\out_x_fu_96_reg[11] ;
  output [14:0]D;
  output \ap_CS_fsm_reg[3]_0 ;
  input [0:0]SS;
  input ap_clk;
  input [2:0]icmp_ln2275_fu_215_p2_carry__0;
  input [14:0]Q;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [1:0]\ap_CS_fsm_reg[2] ;
  input [0:0]\ap_CS_fsm_reg[2]_0 ;
  input cmp33_i_reg_307;
  input stream_out_hresampled_empty_n;
  input tmp_reg_317;
  input ap_enable_reg_pp0_iter4;
  input stream_out_vresampled_full_n;
  input [8:0]\SRL_SIG_reg[0]_47 ;
  input [3:0]icmp_ln2275_fu_215_p2_carry__0_0;

  wire [0:0]CO;
  wire [14:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [14:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [8:0]\SRL_SIG_reg[0]_47 ;
  wire [0:0]SS;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire cmp33_i_reg_307;
  wire \cmp33_i_reg_307_reg[0] ;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg;
  wire [2:0]icmp_ln2275_fu_215_p2_carry__0;
  wire [3:0]icmp_ln2275_fu_215_p2_carry__0_0;
  wire \out_x_fu_96[12]_i_3_n_3 ;
  wire \out_x_fu_96[12]_i_4_n_3 ;
  wire \out_x_fu_96[12]_i_5_n_3 ;
  wire \out_x_fu_96[4]_i_2_n_3 ;
  wire \out_x_fu_96[4]_i_3_n_3 ;
  wire \out_x_fu_96[4]_i_4_n_3 ;
  wire \out_x_fu_96[4]_i_5_n_3 ;
  wire \out_x_fu_96[8]_i_2_n_3 ;
  wire \out_x_fu_96[8]_i_3_n_3 ;
  wire \out_x_fu_96[8]_i_4_n_3 ;
  wire \out_x_fu_96[8]_i_5_n_3 ;
  wire [11:0]\out_x_fu_96_reg[11] ;
  wire \out_x_fu_96_reg[12]_i_1_n_3 ;
  wire \out_x_fu_96_reg[12]_i_1_n_4 ;
  wire \out_x_fu_96_reg[12]_i_1_n_5 ;
  wire \out_x_fu_96_reg[12]_i_1_n_6 ;
  wire \out_x_fu_96_reg[14]_i_3_n_6 ;
  wire \out_x_fu_96_reg[4]_i_1_n_3 ;
  wire \out_x_fu_96_reg[4]_i_1_n_4 ;
  wire \out_x_fu_96_reg[4]_i_1_n_5 ;
  wire \out_x_fu_96_reg[4]_i_1_n_6 ;
  wire [3:0]\out_x_fu_96_reg[7] ;
  wire \out_x_fu_96_reg[8]_i_1_n_3 ;
  wire \out_x_fu_96_reg[8]_i_1_n_4 ;
  wire \out_x_fu_96_reg[8]_i_1_n_5 ;
  wire \out_x_fu_96_reg[8]_i_1_n_6 ;
  wire [14:12]p_0_in;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire tmp_reg_317;
  wire [3:1]\NLW_out_x_fu_96_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_out_x_fu_96_reg[14]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(\cmp33_i_reg_307_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[2] [1]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\ap_CS_fsm_reg[2] [0]),
        .I1(\ap_CS_fsm_reg[2] [1]),
        .I2(\cmp33_i_reg_307_reg[0] ),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__1
       (.I0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I1(\cmp33_i_reg_307_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_3),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I4(\cmp33_i_reg_307_reg[0] ),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0
       (.I0(\cmp33_i_reg_307_reg[0] ),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(CO),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\cmp33_i_reg_307_reg[0] ),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(ap_loop_init_int_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2] [0]),
        .I1(CO),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I3(\cmp33_i_reg_307_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h44040404)) 
    icmp_ln2275_fu_215_p2_carry__0_i_1
       (.I0(icmp_ln2275_fu_215_p2_carry__0[2]),
        .I1(icmp_ln2275_fu_215_p2_carry__0[1]),
        .I2(Q[14]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2275_fu_215_p2_carry__0_i_2
       (.I0(icmp_ln2275_fu_215_p2_carry__0[0]),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[13]),
        .I4(\SRL_SIG_reg[0]_47 [8]),
        .I5(Q[12]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2275_fu_215_p2_carry__0_i_3
       (.I0(icmp_ln2275_fu_215_p2_carry__0_0[3]),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[11]),
        .I4(icmp_ln2275_fu_215_p2_carry__0_0[2]),
        .I5(Q[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2275_fu_215_p2_carry__0_i_4
       (.I0(icmp_ln2275_fu_215_p2_carry__0_0[1]),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[9]),
        .I4(icmp_ln2275_fu_215_p2_carry__0_0[0]),
        .I5(Q[8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln2275_fu_215_p2_carry__0_i_5
       (.I0(icmp_ln2275_fu_215_p2_carry__0[2]),
        .I1(Q[14]),
        .I2(ap_loop_init_int),
        .I3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I4(icmp_ln2275_fu_215_p2_carry__0[1]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2275_fu_215_p2_carry__0_i_6
       (.I0(Q[13]),
        .I1(icmp_ln2275_fu_215_p2_carry__0[0]),
        .I2(Q[12]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_47 [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2275_fu_215_p2_carry__0_i_7
       (.I0(Q[11]),
        .I1(icmp_ln2275_fu_215_p2_carry__0_0[3]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(icmp_ln2275_fu_215_p2_carry__0_0[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2275_fu_215_p2_carry__0_i_8
       (.I0(Q[9]),
        .I1(icmp_ln2275_fu_215_p2_carry__0_0[1]),
        .I2(Q[8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(icmp_ln2275_fu_215_p2_carry__0_0[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2275_fu_215_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0]_47 [7]),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[7]),
        .I4(\SRL_SIG_reg[0]_47 [6]),
        .I5(Q[6]),
        .O(\SRL_SIG_reg[0][7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2275_fu_215_p2_carry_i_2
       (.I0(\SRL_SIG_reg[0]_47 [5]),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .I4(\SRL_SIG_reg[0]_47 [4]),
        .I5(Q[4]),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2275_fu_215_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0]_47 [3]),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(\SRL_SIG_reg[0]_47 [2]),
        .I5(Q[2]),
        .O(\SRL_SIG_reg[0][7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2275_fu_215_p2_carry_i_4
       (.I0(\SRL_SIG_reg[0]_47 [1]),
        .I1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg[0]_47 [0]),
        .I5(Q[0]),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2275_fu_215_p2_carry_i_5
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0]_47 [7]),
        .I2(Q[6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_47 [6]),
        .O(\out_x_fu_96_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2275_fu_215_p2_carry_i_6
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0]_47 [5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_47 [4]),
        .O(\out_x_fu_96_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2275_fu_215_p2_carry_i_7
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0]_47 [3]),
        .I2(Q[2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_47 [2]),
        .O(\out_x_fu_96_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2275_fu_215_p2_carry_i_8
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0]_47 [1]),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_47 [0]),
        .O(\out_x_fu_96_reg[7] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \out_x_fu_96[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[12]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \out_x_fu_96[14]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I3(\cmp33_i_reg_307_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \out_x_fu_96[14]_i_2 
       (.I0(CO),
        .I1(\cmp33_i_reg_307_reg[0] ),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    \out_x_fu_96[14]_i_4 
       (.I0(cmp33_i_reg_307),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(stream_out_hresampled_empty_n),
        .I3(tmp_reg_317),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(stream_out_vresampled_full_n),
        .O(\cmp33_i_reg_307_reg[0] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[14]_i_5 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(p_0_in[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[14]_i_6 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[4]_i_2 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[4]_i_3 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[4]_i_4 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[4]_i_5 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_x_fu_96[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \out_x_fu_96_reg[12]_i_1 
       (.CI(\out_x_fu_96_reg[8]_i_1_n_3 ),
        .CO({\out_x_fu_96_reg[12]_i_1_n_3 ,\out_x_fu_96_reg[12]_i_1_n_4 ,\out_x_fu_96_reg[12]_i_1_n_5 ,\out_x_fu_96_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S({p_0_in[12],\out_x_fu_96[12]_i_3_n_3 ,\out_x_fu_96[12]_i_4_n_3 ,\out_x_fu_96[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \out_x_fu_96_reg[14]_i_3 
       (.CI(\out_x_fu_96_reg[12]_i_1_n_3 ),
        .CO({\NLW_out_x_fu_96_reg[14]_i_3_CO_UNCONNECTED [3:1],\out_x_fu_96_reg[14]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_out_x_fu_96_reg[14]_i_3_O_UNCONNECTED [3:2],D[14:13]}),
        .S({1'b0,1'b0,p_0_in[14:13]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \out_x_fu_96_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\out_x_fu_96_reg[4]_i_1_n_3 ,\out_x_fu_96_reg[4]_i_1_n_4 ,\out_x_fu_96_reg[4]_i_1_n_5 ,\out_x_fu_96_reg[4]_i_1_n_6 }),
        .CYINIT(\out_x_fu_96_reg[11] [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\out_x_fu_96[4]_i_2_n_3 ,\out_x_fu_96[4]_i_3_n_3 ,\out_x_fu_96[4]_i_4_n_3 ,\out_x_fu_96[4]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \out_x_fu_96_reg[8]_i_1 
       (.CI(\out_x_fu_96_reg[4]_i_1_n_3 ),
        .CO({\out_x_fu_96_reg[8]_i_1_n_3 ,\out_x_fu_96_reg[8]_i_1_n_4 ,\out_x_fu_96_reg[8]_i_1_n_5 ,\out_x_fu_96_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({\out_x_fu_96[8]_i_2_n_3 ,\out_x_fu_96[8]_i_3_n_3 ,\out_x_fu_96[8]_i_4_n_3 ,\out_x_fu_96[8]_i_5_n_3 }));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_10
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [5]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_11
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_12
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_13
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_14
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_15
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_4
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [11]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_5
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [10]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_6
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [9]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_7
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [8]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_8
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_9
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .O(\out_x_fu_96_reg[11] [6]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_19
   (DI,
    S,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg,
    empty_n_reg,
    D,
    E,
    SR,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready,
    full_n_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    \cmp148_i_reg_900_reg[0] ,
    \pixbuf_y_1_load_reg_537_reg[7] ,
    \pixbuf_y_2_load_reg_542_reg[7] ,
    \pixbuf_y_3_load_reg_547_reg[7] ,
    \pixbuf_y_4_fu_140_reg[7] ,
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] ,
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] ,
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] ,
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] ,
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_0,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    \x_fu_150_reg[14] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1,
    \SRL_SIG_reg[0][7] ,
    \x_fu_150_reg[7] ,
    \loopWidth_reg_517_reg[7] ,
    \x_fu_150_reg[7]_0 ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2,
    \x_fu_150_reg[14]_0 ,
    \x_fu_150_reg[0] ,
    \ap_CS_fsm_reg[3] ,
    SS,
    ap_clk,
    Q,
    \tmp_3_reg_910_reg[0] ,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg,
    \odd_col_reg_891_reg[0] ,
    ap_loop_exit_ready_pp0_iter3_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[5] ,
    CO,
    stream_out_hresampled_full_n,
    ap_enable_reg_pp0_iter4,
    tmp_3_reg_910_pp0_iter3_reg,
    ovrlayYUV_empty_n,
    ap_enable_reg_pp0_iter2,
    icmp_ln2052_reg_887_pp0_iter1_reg,
    \cmp148_i_reg_900_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    icmp_ln2052_reg_887,
    icmp_ln2062_reg_896,
    \pixbuf_y_fu_166_reg[7] ,
    \pixbuf_y_fu_166_reg[7]_0 ,
    \pixbuf_y_5_fu_170_reg[7] ,
    \pixbuf_y_5_fu_170_reg[7]_0 ,
    \pixbuf_y_6_fu_174_reg[7] ,
    \pixbuf_y_6_fu_174_reg[7]_0 ,
    \pixbuf_y_7_fu_178_reg[7] ,
    \pixbuf_y_7_fu_178_reg[7]_0 ,
    \p_0_0_0_0_0450590_i_fu_154_reg[7] ,
    \p_0_2_0_0_0594_i_fu_162_reg[7] ,
    \p_0_2_0_0_0595604_i_fu_146_reg[7] ,
    \p_0_2_0_0_0595604_i_fu_146_reg[7]_0 ,
    \p_0_2_0_0_0594_i_fu_162_reg[7]_0 ,
    \p_0_1_0_0_0593601_i_fu_142_reg[7] ,
    \p_0_1_0_0_0593601_i_fu_142_reg[7]_0 ,
    \p_0_1_0_0_0592_i_fu_158_reg[7] ,
    \SRL_SIG_reg[0]_44 );
  output [3:0]DI;
  output [3:0]S;
  output [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg;
  output empty_n_reg;
  output [1:0]D;
  output [0:0]E;
  output [0:0]SR;
  output grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready;
  output [0:0]full_n_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output \cmp148_i_reg_900_reg[0] ;
  output [7:0]\pixbuf_y_1_load_reg_537_reg[7] ;
  output [7:0]\pixbuf_y_2_load_reg_542_reg[7] ;
  output [7:0]\pixbuf_y_3_load_reg_547_reg[7] ;
  output [7:0]\pixbuf_y_4_fu_140_reg[7] ;
  output [7:0]\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] ;
  output [7:0]\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] ;
  output [7:0]\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] ;
  output [7:0]\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] ;
  output [7:0]\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] ;
  output [2:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_0;
  output [3:0]\SRL_SIG_reg[0][15] ;
  output [3:0]\SRL_SIG_reg[0][15]_0 ;
  output [13:0]\x_fu_150_reg[14] ;
  output [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1;
  output [3:0]\SRL_SIG_reg[0][7] ;
  output [3:0]\x_fu_150_reg[7] ;
  output [3:0]\loopWidth_reg_517_reg[7] ;
  output [3:0]\x_fu_150_reg[7]_0 ;
  output [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2;
  output [14:0]\x_fu_150_reg[14]_0 ;
  output [0:0]\x_fu_150_reg[0] ;
  output \ap_CS_fsm_reg[3] ;
  input [0:0]SS;
  input ap_clk;
  input [15:0]Q;
  input [14:0]\tmp_3_reg_910_reg[0] ;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg;
  input \odd_col_reg_891_reg[0] ;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input [0:0]CO;
  input stream_out_hresampled_full_n;
  input ap_enable_reg_pp0_iter4;
  input tmp_3_reg_910_pp0_iter3_reg;
  input ovrlayYUV_empty_n;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln2052_reg_887_pp0_iter1_reg;
  input \cmp148_i_reg_900_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln2052_reg_887;
  input icmp_ln2062_reg_896;
  input [7:0]\pixbuf_y_fu_166_reg[7] ;
  input [7:0]\pixbuf_y_fu_166_reg[7]_0 ;
  input [7:0]\pixbuf_y_5_fu_170_reg[7] ;
  input [7:0]\pixbuf_y_5_fu_170_reg[7]_0 ;
  input [7:0]\pixbuf_y_6_fu_174_reg[7] ;
  input [7:0]\pixbuf_y_6_fu_174_reg[7]_0 ;
  input [7:0]\pixbuf_y_7_fu_178_reg[7] ;
  input [7:0]\pixbuf_y_7_fu_178_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0450590_i_fu_154_reg[7] ;
  input [23:0]\p_0_2_0_0_0594_i_fu_162_reg[7] ;
  input [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7] ;
  input [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_0 ;
  input [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7] ;
  input [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 ;
  input [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7] ;
  input [15:0]\SRL_SIG_reg[0]_44 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [3:0]\SRL_SIG_reg[0][15] ;
  wire [3:0]\SRL_SIG_reg[0][15]_0 ;
  wire [3:0]\SRL_SIG_reg[0][7] ;
  wire [15:0]\SRL_SIG_reg[0]_44 ;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_3;
  wire ap_rst_n;
  wire \cmp148_i_reg_900[0]_i_2_n_3 ;
  wire \cmp148_i_reg_900[0]_i_3_n_3 ;
  wire \cmp148_i_reg_900[0]_i_4_n_3 ;
  wire \cmp148_i_reg_900[0]_i_5_n_3 ;
  wire \cmp148_i_reg_900_reg[0] ;
  wire \cmp148_i_reg_900_reg[0]_0 ;
  wire empty_n_reg;
  wire [0:0]full_n_reg;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg;
  wire [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg;
  wire [2:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_0;
  wire [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1;
  wire [3:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2;
  wire icmp_ln2052_reg_887;
  wire icmp_ln2052_reg_887_pp0_iter1_reg;
  wire icmp_ln2062_reg_896;
  wire [3:0]\loopWidth_reg_517_reg[7] ;
  wire \odd_col_reg_891_reg[0] ;
  wire ovrlayYUV_empty_n;
  wire [7:0]\p_0_0_0_0_0450590_i_fu_154_reg[7] ;
  wire [7:0]\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] ;
  wire \p_0_1_0_0_0592_i_fu_158[7]_i_3_n_3 ;
  wire [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7] ;
  wire [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7] ;
  wire [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] ;
  wire [7:0]\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] ;
  wire [23:0]\p_0_2_0_0_0594_i_fu_162_reg[7] ;
  wire [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7] ;
  wire [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] ;
  wire [7:0]\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] ;
  wire [0:0]p_0_in_1;
  wire [7:0]\pixbuf_y_1_load_reg_537_reg[7] ;
  wire [7:0]\pixbuf_y_2_load_reg_542_reg[7] ;
  wire [7:0]\pixbuf_y_3_load_reg_547_reg[7] ;
  wire [7:0]\pixbuf_y_4_fu_140_reg[7] ;
  wire [7:0]\pixbuf_y_5_fu_170_reg[7] ;
  wire [7:0]\pixbuf_y_5_fu_170_reg[7]_0 ;
  wire [7:0]\pixbuf_y_6_fu_174_reg[7] ;
  wire [7:0]\pixbuf_y_6_fu_174_reg[7]_0 ;
  wire [7:0]\pixbuf_y_7_fu_178_reg[7] ;
  wire [7:0]\pixbuf_y_7_fu_178_reg[7]_0 ;
  wire [7:0]\pixbuf_y_fu_166_reg[7] ;
  wire [7:0]\pixbuf_y_fu_166_reg[7]_0 ;
  wire stream_out_hresampled_full_n;
  wire tmp_3_reg_910_pp0_iter3_reg;
  wire [14:0]\tmp_3_reg_910_reg[0] ;
  wire \x_fu_150[12]_i_2_n_3 ;
  wire \x_fu_150[12]_i_3_n_3 ;
  wire \x_fu_150[12]_i_4_n_3 ;
  wire \x_fu_150[12]_i_5_n_3 ;
  wire \x_fu_150[14]_i_4_n_3 ;
  wire \x_fu_150[14]_i_5_n_3 ;
  wire \x_fu_150[4]_i_3_n_3 ;
  wire \x_fu_150[4]_i_4_n_3 ;
  wire \x_fu_150[4]_i_5_n_3 ;
  wire \x_fu_150[4]_i_6_n_3 ;
  wire \x_fu_150[8]_i_2_n_3 ;
  wire \x_fu_150[8]_i_3_n_3 ;
  wire \x_fu_150[8]_i_4_n_3 ;
  wire \x_fu_150[8]_i_5_n_3 ;
  wire [0:0]\x_fu_150_reg[0] ;
  wire \x_fu_150_reg[12]_i_1_n_3 ;
  wire \x_fu_150_reg[12]_i_1_n_4 ;
  wire \x_fu_150_reg[12]_i_1_n_5 ;
  wire \x_fu_150_reg[12]_i_1_n_6 ;
  wire [13:0]\x_fu_150_reg[14] ;
  wire [14:0]\x_fu_150_reg[14]_0 ;
  wire \x_fu_150_reg[14]_i_3_n_6 ;
  wire \x_fu_150_reg[4]_i_1_n_3 ;
  wire \x_fu_150_reg[4]_i_1_n_4 ;
  wire \x_fu_150_reg[4]_i_1_n_5 ;
  wire \x_fu_150_reg[4]_i_1_n_6 ;
  wire [3:0]\x_fu_150_reg[7] ;
  wire [3:0]\x_fu_150_reg[7]_0 ;
  wire \x_fu_150_reg[8]_i_1_n_3 ;
  wire \x_fu_150_reg[8]_i_1_n_4 ;
  wire \x_fu_150_reg[8]_i_1_n_5 ;
  wire \x_fu_150_reg[8]_i_1_n_6 ;
  wire [3:1]\NLW_x_fu_150_reg[14]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_150_reg[14]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[5] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [1]),
        .I1(ap_done_cache),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(empty_n_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ovrlayYUV_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(tmp_3_reg_910_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(stream_out_hresampled_full_n),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__0
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_3),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1
       (.I0(empty_n_reg),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(CO),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(empty_n_reg),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \cmp148_i_reg_900[0]_i_1 
       (.I0(\cmp148_i_reg_900_reg[0]_0 ),
        .I1(empty_n_reg),
        .I2(\cmp148_i_reg_900[0]_i_2_n_3 ),
        .I3(\cmp148_i_reg_900[0]_i_3_n_3 ),
        .I4(\cmp148_i_reg_900[0]_i_4_n_3 ),
        .O(\cmp148_i_reg_900_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F3F3F2A)) 
    \cmp148_i_reg_900[0]_i_2 
       (.I0(\tmp_3_reg_910_reg[0] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [14]),
        .I4(\tmp_3_reg_910_reg[0] [12]),
        .I5(\cmp148_i_reg_900[0]_i_5_n_3 ),
        .O(\cmp148_i_reg_900[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \cmp148_i_reg_900[0]_i_3 
       (.I0(\tmp_3_reg_910_reg[0] [8]),
        .I1(\tmp_3_reg_910_reg[0] [7]),
        .I2(\tmp_3_reg_910_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\tmp_3_reg_910_reg[0] [2]),
        .O(\cmp148_i_reg_900[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \cmp148_i_reg_900[0]_i_4 
       (.I0(\tmp_3_reg_910_reg[0] [4]),
        .I1(\tmp_3_reg_910_reg[0] [3]),
        .I2(\tmp_3_reg_910_reg[0] [9]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\tmp_3_reg_910_reg[0] [0]),
        .O(\cmp148_i_reg_900[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \cmp148_i_reg_900[0]_i_5 
       (.I0(\tmp_3_reg_910_reg[0] [11]),
        .I1(\tmp_3_reg_910_reg[0] [1]),
        .I2(\tmp_3_reg_910_reg[0] [13]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\tmp_3_reg_910_reg[0] [10]),
        .O(\cmp148_i_reg_900[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(CO),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I3(empty_n_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'h44040404)) 
    icmp_ln2052_fu_369_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(\tmp_3_reg_910_reg[0] [14]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2052_fu_369_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [13]),
        .I4(Q[12]),
        .I5(\tmp_3_reg_910_reg[0] [12]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2052_fu_369_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [11]),
        .I4(Q[10]),
        .I5(\tmp_3_reg_910_reg[0] [10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2052_fu_369_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [9]),
        .I4(Q[8]),
        .I5(\tmp_3_reg_910_reg[0] [8]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln2052_fu_369_p2_carry__0_i_5
       (.I0(Q[15]),
        .I1(\tmp_3_reg_910_reg[0] [14]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I4(Q[14]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2052_fu_369_p2_carry__0_i_6
       (.I0(\tmp_3_reg_910_reg[0] [13]),
        .I1(Q[13]),
        .I2(\tmp_3_reg_910_reg[0] [12]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(Q[12]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2052_fu_369_p2_carry__0_i_7
       (.I0(\tmp_3_reg_910_reg[0] [11]),
        .I1(Q[11]),
        .I2(\tmp_3_reg_910_reg[0] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(Q[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2052_fu_369_p2_carry__0_i_8
       (.I0(\tmp_3_reg_910_reg[0] [9]),
        .I1(Q[9]),
        .I2(\tmp_3_reg_910_reg[0] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(Q[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2052_fu_369_p2_carry_i_1
       (.I0(Q[7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [7]),
        .I4(Q[6]),
        .I5(\tmp_3_reg_910_reg[0] [6]),
        .O(\loopWidth_reg_517_reg[7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2052_fu_369_p2_carry_i_2
       (.I0(Q[5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [5]),
        .I4(Q[4]),
        .I5(\tmp_3_reg_910_reg[0] [4]),
        .O(\loopWidth_reg_517_reg[7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2052_fu_369_p2_carry_i_3
       (.I0(Q[3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [3]),
        .I4(Q[2]),
        .I5(\tmp_3_reg_910_reg[0] [2]),
        .O(\loopWidth_reg_517_reg[7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2052_fu_369_p2_carry_i_4
       (.I0(Q[1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [1]),
        .I4(Q[0]),
        .I5(\tmp_3_reg_910_reg[0] [0]),
        .O(\loopWidth_reg_517_reg[7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2052_fu_369_p2_carry_i_5
       (.I0(\tmp_3_reg_910_reg[0] [7]),
        .I1(Q[7]),
        .I2(\tmp_3_reg_910_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(Q[6]),
        .O(\x_fu_150_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2052_fu_369_p2_carry_i_6
       (.I0(\tmp_3_reg_910_reg[0] [5]),
        .I1(Q[5]),
        .I2(\tmp_3_reg_910_reg[0] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(Q[4]),
        .O(\x_fu_150_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2052_fu_369_p2_carry_i_7
       (.I0(\tmp_3_reg_910_reg[0] [3]),
        .I1(Q[3]),
        .I2(\tmp_3_reg_910_reg[0] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(Q[2]),
        .O(\x_fu_150_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2052_fu_369_p2_carry_i_8
       (.I0(\tmp_3_reg_910_reg[0] [1]),
        .I1(Q[1]),
        .I2(\tmp_3_reg_910_reg[0] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(Q[0]),
        .O(\x_fu_150_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hFBBBAAAA)) 
    icmp_ln2062_fu_391_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[0]_44 [15]),
        .I1(\tmp_3_reg_910_reg[0] [14]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I4(\SRL_SIG_reg[0]_44 [14]),
        .O(\SRL_SIG_reg[0][15] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2062_fu_391_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[0]_44 [13]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [13]),
        .I4(\SRL_SIG_reg[0]_44 [12]),
        .I5(\tmp_3_reg_910_reg[0] [12]),
        .O(\SRL_SIG_reg[0][15] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2062_fu_391_p2_carry__0_i_3
       (.I0(\SRL_SIG_reg[0]_44 [11]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [11]),
        .I4(\SRL_SIG_reg[0]_44 [10]),
        .I5(\tmp_3_reg_910_reg[0] [10]),
        .O(\SRL_SIG_reg[0][15] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2062_fu_391_p2_carry__0_i_4
       (.I0(\SRL_SIG_reg[0]_44 [9]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [9]),
        .I4(\SRL_SIG_reg[0]_44 [8]),
        .I5(\tmp_3_reg_910_reg[0] [8]),
        .O(\SRL_SIG_reg[0][15] [0]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln2062_fu_391_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_44 [15]),
        .I1(\tmp_3_reg_910_reg[0] [14]),
        .I2(ap_loop_init_int),
        .I3(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I4(\SRL_SIG_reg[0]_44 [14]),
        .O(\SRL_SIG_reg[0][15]_0 [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2062_fu_391_p2_carry__0_i_6
       (.I0(\tmp_3_reg_910_reg[0] [13]),
        .I1(\SRL_SIG_reg[0]_44 [13]),
        .I2(\tmp_3_reg_910_reg[0] [12]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_44 [12]),
        .O(\SRL_SIG_reg[0][15]_0 [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2062_fu_391_p2_carry__0_i_7
       (.I0(\tmp_3_reg_910_reg[0] [11]),
        .I1(\SRL_SIG_reg[0]_44 [11]),
        .I2(\tmp_3_reg_910_reg[0] [10]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_44 [10]),
        .O(\SRL_SIG_reg[0][15]_0 [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2062_fu_391_p2_carry__0_i_8
       (.I0(\tmp_3_reg_910_reg[0] [9]),
        .I1(\SRL_SIG_reg[0]_44 [9]),
        .I2(\tmp_3_reg_910_reg[0] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_44 [8]),
        .O(\SRL_SIG_reg[0][15]_0 [0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2062_fu_391_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0]_44 [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [7]),
        .I4(\SRL_SIG_reg[0]_44 [6]),
        .I5(\tmp_3_reg_910_reg[0] [6]),
        .O(\SRL_SIG_reg[0][7] [3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2062_fu_391_p2_carry_i_2
       (.I0(\SRL_SIG_reg[0]_44 [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [5]),
        .I4(\SRL_SIG_reg[0]_44 [4]),
        .I5(\tmp_3_reg_910_reg[0] [4]),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2062_fu_391_p2_carry_i_3
       (.I0(\SRL_SIG_reg[0]_44 [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [3]),
        .I4(\SRL_SIG_reg[0]_44 [2]),
        .I5(\tmp_3_reg_910_reg[0] [2]),
        .O(\SRL_SIG_reg[0][7] [1]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln2062_fu_391_p2_carry_i_4
       (.I0(\SRL_SIG_reg[0]_44 [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\tmp_3_reg_910_reg[0] [1]),
        .I4(\SRL_SIG_reg[0]_44 [0]),
        .I5(\tmp_3_reg_910_reg[0] [0]),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2062_fu_391_p2_carry_i_5
       (.I0(\tmp_3_reg_910_reg[0] [7]),
        .I1(\SRL_SIG_reg[0]_44 [7]),
        .I2(\tmp_3_reg_910_reg[0] [6]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_44 [6]),
        .O(\x_fu_150_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2062_fu_391_p2_carry_i_6
       (.I0(\tmp_3_reg_910_reg[0] [5]),
        .I1(\SRL_SIG_reg[0]_44 [5]),
        .I2(\tmp_3_reg_910_reg[0] [4]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_44 [4]),
        .O(\x_fu_150_reg[7] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2062_fu_391_p2_carry_i_7
       (.I0(\tmp_3_reg_910_reg[0] [3]),
        .I1(\SRL_SIG_reg[0]_44 [3]),
        .I2(\tmp_3_reg_910_reg[0] [2]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_44 [2]),
        .O(\x_fu_150_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln2062_fu_391_p2_carry_i_8
       (.I0(\tmp_3_reg_910_reg[0] [1]),
        .I1(\SRL_SIG_reg[0]_44 [1]),
        .I2(\tmp_3_reg_910_reg[0] [0]),
        .I3(ap_loop_init_int),
        .I4(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I5(\SRL_SIG_reg[0]_44 [0]),
        .O(\x_fu_150_reg[7] [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln2062_reg_896[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln2052_reg_887),
        .I2(icmp_ln2062_reg_896),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__0_i_1
       (.I0(\tmp_3_reg_910_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [6]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__0_i_2
       (.I0(\tmp_3_reg_910_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [5]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__0_i_3
       (.I0(\tmp_3_reg_910_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [4]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__0_i_4
       (.I0(\tmp_3_reg_910_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__0_i_5
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [7]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__0_i_6
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [6]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__0_i_7
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [5]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__0_i_8
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [4]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__1_i_1
       (.I0(\tmp_3_reg_910_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [10]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__1_i_2
       (.I0(\tmp_3_reg_910_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [9]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__1_i_3
       (.I0(\tmp_3_reg_910_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [8]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__1_i_4
       (.I0(\tmp_3_reg_910_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [7]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__1_i_5
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [11]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__1_i_6
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [10]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__1_i_7
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [9]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__1_i_8
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [8]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__2_i_1
       (.I0(\tmp_3_reg_910_reg[0] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [13]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__2_i_2
       (.I0(\tmp_3_reg_910_reg[0] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [12]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry__2_i_3
       (.I0(\tmp_3_reg_910_reg[0] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [11]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__2_i_4
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [14]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_0[2]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__2_i_5
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [13]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_0[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry__2_i_6
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [12]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry_i_1
       (.I0(\tmp_3_reg_910_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry_i_2
       (.I0(\tmp_3_reg_910_reg[0] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [1]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry_i_3
       (.I0(\tmp_3_reg_910_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[14] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    out_x_fu_381_p2_carry_i_4
       (.I0(\tmp_3_reg_910_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150_reg[0] ));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry_i_5
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [3]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg[3]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry_i_6
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [2]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg[2]));
  LUT4 #(
    .INIT(16'h708F)) 
    out_x_fu_381_p2_carry_i_7
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [1]),
        .I3(\odd_col_reg_891_reg[0] ),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    out_x_fu_381_p2_carry_i_8
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [0]),
        .O(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[0]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [0]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[1]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [1]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[2]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [2]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[3]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [3]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[4]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [4]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[5]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [5]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[6]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [6]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0_0_0450590_i_fu_154[7]_i_1 
       (.I0(\p_0_0_0_0_0450590_i_fu_154_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [7]),
        .O(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[0]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [8]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[1]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [9]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[2]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [10]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[3]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [11]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[4]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [12]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[5]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [13]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[6]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [14]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFCFAA8A0000AA8A)) 
    \p_0_1_0_0_0592_i_fu_158[7]_i_1 
       (.I0(\p_0_1_0_0_0592_i_fu_158[7]_i_3_n_3 ),
        .I1(stream_out_hresampled_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(tmp_3_reg_910_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ovrlayYUV_empty_n),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0592_i_fu_158[7]_i_2 
       (.I0(\p_0_1_0_0_0592_i_fu_158_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [15]),
        .O(\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0592_i_fu_158[7]_i_3 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\p_0_1_0_0_0592_i_fu_158[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[0]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [0]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[1]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [1]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[2]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [2]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[3]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [3]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[4]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [4]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[5]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [5]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[6]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [6]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h0000F888)) 
    \p_0_1_0_0_0593601_i_fu_142[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln2052_reg_887_pp0_iter1_reg),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(empty_n_reg),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_1_0_0_0593601_i_fu_142[7]_i_2 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [7]),
        .O(\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[0]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [16]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[1]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [17]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[2]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [18]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[3]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [19]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[4]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [20]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[5]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [21]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[6]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [22]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0594_i_fu_162[7]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0594_i_fu_162_reg[7] [23]),
        .O(\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[0]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [0]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[1]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [1]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[2]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [2]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[3]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [3]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[4]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [4]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[5]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [5]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[6]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [6]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_2_0_0_0595604_i_fu_146[7]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [7]),
        .O(\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[0]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [0]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[1]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [1]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[2]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [2]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[3]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [3]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[4]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [4]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[5]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [5]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[6]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [6]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_5_fu_170[7]_i_1 
       (.I0(\pixbuf_y_5_fu_170_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_5_fu_170_reg[7]_0 [7]),
        .O(\pixbuf_y_2_load_reg_542_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[0]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [0]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[1]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [1]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[2]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [2]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[3]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [3]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[4]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [4]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[5]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [5]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[6]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [6]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_6_fu_174[7]_i_1 
       (.I0(\pixbuf_y_6_fu_174_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_6_fu_174_reg[7]_0 [7]),
        .O(\pixbuf_y_3_load_reg_547_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[0]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [0]),
        .O(\pixbuf_y_4_fu_140_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[1]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [1]),
        .O(\pixbuf_y_4_fu_140_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[2]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [2]),
        .O(\pixbuf_y_4_fu_140_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[3]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [3]),
        .O(\pixbuf_y_4_fu_140_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[4]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [4]),
        .O(\pixbuf_y_4_fu_140_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[5]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [5]),
        .O(\pixbuf_y_4_fu_140_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[6]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [6]),
        .O(\pixbuf_y_4_fu_140_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_7_fu_178[7]_i_1 
       (.I0(\pixbuf_y_7_fu_178_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_7_fu_178_reg[7]_0 [7]),
        .O(\pixbuf_y_4_fu_140_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[0]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [0]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [0]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[1]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [1]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [1]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[2]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [2]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [2]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[3]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [3]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [3]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[4]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [4]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [4]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[5]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [5]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [5]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[6]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [6]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [6]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \pixbuf_y_fu_166[7]_i_1 
       (.I0(\pixbuf_y_fu_166_reg[7] [7]),
        .I1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\pixbuf_y_fu_166_reg[7]_0 [7]),
        .O(\pixbuf_y_1_load_reg_537_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_150[0]_i_1 
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\tmp_3_reg_910_reg[0] [0]),
        .O(\x_fu_150_reg[14]_0 [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[12]_i_2 
       (.I0(\tmp_3_reg_910_reg[0] [12]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[12]_i_3 
       (.I0(\tmp_3_reg_910_reg[0] [11]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[12]_i_4 
       (.I0(\tmp_3_reg_910_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[12]_i_5 
       (.I0(\tmp_3_reg_910_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[12]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \x_fu_150[14]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I3(empty_n_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \x_fu_150[14]_i_2 
       (.I0(CO),
        .I1(empty_n_reg),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[14]_i_4 
       (.I0(\tmp_3_reg_910_reg[0] [14]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[14]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[14]_i_5 
       (.I0(\tmp_3_reg_910_reg[0] [13]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[14]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[4]_i_2 
       (.I0(\tmp_3_reg_910_reg[0] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(p_0_in_1));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[4]_i_3 
       (.I0(\tmp_3_reg_910_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[4]_i_4 
       (.I0(\tmp_3_reg_910_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[4]_i_5 
       (.I0(\tmp_3_reg_910_reg[0] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[4]_i_6 
       (.I0(\tmp_3_reg_910_reg[0] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[4]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[8]_i_2 
       (.I0(\tmp_3_reg_910_reg[0] [8]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[8]_i_3 
       (.I0(\tmp_3_reg_910_reg[0] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[8]_i_4 
       (.I0(\tmp_3_reg_910_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_150[8]_i_5 
       (.I0(\tmp_3_reg_910_reg[0] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .O(\x_fu_150[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_fu_150_reg[12]_i_1 
       (.CI(\x_fu_150_reg[8]_i_1_n_3 ),
        .CO({\x_fu_150_reg[12]_i_1_n_3 ,\x_fu_150_reg[12]_i_1_n_4 ,\x_fu_150_reg[12]_i_1_n_5 ,\x_fu_150_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_150_reg[14]_0 [12:9]),
        .S({\x_fu_150[12]_i_2_n_3 ,\x_fu_150[12]_i_3_n_3 ,\x_fu_150[12]_i_4_n_3 ,\x_fu_150[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_fu_150_reg[14]_i_3 
       (.CI(\x_fu_150_reg[12]_i_1_n_3 ),
        .CO({\NLW_x_fu_150_reg[14]_i_3_CO_UNCONNECTED [3:1],\x_fu_150_reg[14]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_150_reg[14]_i_3_O_UNCONNECTED [3:2],\x_fu_150_reg[14]_0 [14:13]}),
        .S({1'b0,1'b0,\x_fu_150[14]_i_4_n_3 ,\x_fu_150[14]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_fu_150_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_150_reg[4]_i_1_n_3 ,\x_fu_150_reg[4]_i_1_n_4 ,\x_fu_150_reg[4]_i_1_n_5 ,\x_fu_150_reg[4]_i_1_n_6 }),
        .CYINIT(p_0_in_1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_150_reg[14]_0 [4:1]),
        .S({\x_fu_150[4]_i_3_n_3 ,\x_fu_150[4]_i_4_n_3 ,\x_fu_150[4]_i_5_n_3 ,\x_fu_150[4]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \x_fu_150_reg[8]_i_1 
       (.CI(\x_fu_150_reg[4]_i_1_n_3 ),
        .CO({\x_fu_150_reg[8]_i_1_n_3 ,\x_fu_150_reg[8]_i_1_n_4 ,\x_fu_150_reg[8]_i_1_n_5 ,\x_fu_150_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_150_reg[14]_0 [8:5]),
        .S({\x_fu_150[8]_i_2_n_3 ,\x_fu_150[8]_i_3_n_3 ,\x_fu_150[8]_i_4_n_3 ,\x_fu_150[8]_i_5_n_3 }));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_20
   (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg,
    empty_n_reg,
    boxHCoord_loc_1_fu_140,
    full_n_reg,
    \ap_CS_fsm_reg[3] ,
    O,
    \zext_ln1914_cast_reg_886_reg[7] ,
    \boxVCoord_loc_1_fu_136[8]_i_5_0 ,
    \boxVCoord_loc_0_load_reg_550_reg[15] ,
    \zext_ln1914_cast_reg_886_reg[3] ,
    \zext_ln1914_cast_reg_886_reg[7]_0 ,
    \boxHCoord_loc_1_fu_140[8]_i_5_0 ,
    \boxHCoord_loc_0_load_reg_555_reg[15] ,
    SS,
    ap_clk,
    boxVCoord_loc_1_fu_136_reg_3_sp_1,
    boxHCoord_loc_1_fu_140_reg_0_sp_1,
    \boxHCoord_loc_1_fu_140_reg[0]_0 ,
    \boxVCoord_loc_1_fu_136_reg[3]_0 ,
    Q,
    boxHCoord_loc_1_fu_140_reg_3_sp_1,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg,
    \boxHCoord_loc_1_fu_140_reg[0]_1 ,
    \boxHCoord_loc_1_fu_140_reg[0]_2 ,
    ap_condition_226,
    ovrlayYUV_full_n,
    ap_enable_reg_pp0_iter3,
    \x_fu_132_reg[0] ,
    \x_fu_132_reg[0]_0 ,
    bckgndYUV_empty_n,
    \ap_CS_fsm_reg[2] ,
    \boxHCoord_loc_1_fu_140_reg[15] ,
    boxHCoord_loc_1_fu_140_reg,
    \boxVCoord_loc_1_fu_136_reg[3]_1 ,
    D,
    \boxVCoord_loc_1_fu_136_reg[15] ,
    boxVCoord_loc_1_fu_136_reg,
    \boxVCoord_loc_1_fu_136[4]_i_6_0 ,
    DI,
    \boxVCoord_loc_1_fu_136_reg[3]_2 ,
    \boxVCoord_loc_1_fu_136_reg[7] ,
    \boxHCoord_loc_1_fu_140_reg[3]_0 ,
    \boxHCoord_loc_1_fu_140_reg[3]_1 ,
    \boxHCoord_loc_1_fu_140_reg[7] );
  output grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg;
  output empty_n_reg;
  output boxHCoord_loc_1_fu_140;
  output full_n_reg;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output [3:0]O;
  output [3:0]\zext_ln1914_cast_reg_886_reg[7] ;
  output [3:0]\boxVCoord_loc_1_fu_136[8]_i_5_0 ;
  output [3:0]\boxVCoord_loc_0_load_reg_550_reg[15] ;
  output [3:0]\zext_ln1914_cast_reg_886_reg[3] ;
  output [3:0]\zext_ln1914_cast_reg_886_reg[7]_0 ;
  output [3:0]\boxHCoord_loc_1_fu_140[8]_i_5_0 ;
  output [3:0]\boxHCoord_loc_0_load_reg_555_reg[15] ;
  input [0:0]SS;
  input ap_clk;
  input boxVCoord_loc_1_fu_136_reg_3_sp_1;
  input boxHCoord_loc_1_fu_140_reg_0_sp_1;
  input \boxHCoord_loc_1_fu_140_reg[0]_0 ;
  input \boxVCoord_loc_1_fu_136_reg[3]_0 ;
  input [7:0]Q;
  input boxHCoord_loc_1_fu_140_reg_3_sp_1;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg;
  input \boxHCoord_loc_1_fu_140_reg[0]_1 ;
  input \boxHCoord_loc_1_fu_140_reg[0]_2 ;
  input ap_condition_226;
  input ovrlayYUV_full_n;
  input ap_enable_reg_pp0_iter3;
  input \x_fu_132_reg[0] ;
  input \x_fu_132_reg[0]_0 ;
  input bckgndYUV_empty_n;
  input [2:0]\ap_CS_fsm_reg[2] ;
  input [15:0]\boxHCoord_loc_1_fu_140_reg[15] ;
  input [7:0]boxHCoord_loc_1_fu_140_reg;
  input \boxVCoord_loc_1_fu_136_reg[3]_1 ;
  input [7:0]D;
  input [15:0]\boxVCoord_loc_1_fu_136_reg[15] ;
  input [7:0]boxVCoord_loc_1_fu_136_reg;
  input [7:0]\boxVCoord_loc_1_fu_136[4]_i_6_0 ;
  input [0:0]DI;
  input [2:0]\boxVCoord_loc_1_fu_136_reg[3]_2 ;
  input [3:0]\boxVCoord_loc_1_fu_136_reg[7] ;
  input [0:0]\boxHCoord_loc_1_fu_140_reg[3]_0 ;
  input [2:0]\boxHCoord_loc_1_fu_140_reg[3]_1 ;
  input [3:0]\boxHCoord_loc_1_fu_140_reg[7] ;

  wire [7:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [2:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_condition_226;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire [3:0]\boxHCoord_loc_0_load_reg_555_reg[15] ;
  wire boxHCoord_loc_1_fu_140;
  wire \boxHCoord_loc_1_fu_140[0]_i_10_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_11_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_12_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_13_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_14_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_6_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_7_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_8_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_9_n_3 ;
  wire \boxHCoord_loc_1_fu_140[12]_i_2_n_3 ;
  wire \boxHCoord_loc_1_fu_140[12]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_140[12]_i_4_n_3 ;
  wire \boxHCoord_loc_1_fu_140[12]_i_5_n_3 ;
  wire \boxHCoord_loc_1_fu_140[12]_i_6_n_3 ;
  wire \boxHCoord_loc_1_fu_140[12]_i_7_n_3 ;
  wire \boxHCoord_loc_1_fu_140[12]_i_8_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_10_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_11_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_12_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_13_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_6_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_7_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_8_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_9_n_3 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_2_n_3 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_4_n_3 ;
  wire [3:0]\boxHCoord_loc_1_fu_140[8]_i_5_0 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_5_n_3 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_6_n_3 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_7_n_3 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_8_n_3 ;
  wire \boxHCoord_loc_1_fu_140[8]_i_9_n_3 ;
  wire [7:0]boxHCoord_loc_1_fu_140_reg;
  wire \boxHCoord_loc_1_fu_140_reg[0]_0 ;
  wire \boxHCoord_loc_1_fu_140_reg[0]_1 ;
  wire \boxHCoord_loc_1_fu_140_reg[0]_2 ;
  wire \boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3 ;
  wire \boxHCoord_loc_1_fu_140_reg[0]_i_1_n_4 ;
  wire \boxHCoord_loc_1_fu_140_reg[0]_i_1_n_5 ;
  wire \boxHCoord_loc_1_fu_140_reg[0]_i_1_n_6 ;
  wire \boxHCoord_loc_1_fu_140_reg[12]_i_1_n_4 ;
  wire \boxHCoord_loc_1_fu_140_reg[12]_i_1_n_5 ;
  wire \boxHCoord_loc_1_fu_140_reg[12]_i_1_n_6 ;
  wire [15:0]\boxHCoord_loc_1_fu_140_reg[15] ;
  wire [0:0]\boxHCoord_loc_1_fu_140_reg[3]_0 ;
  wire [2:0]\boxHCoord_loc_1_fu_140_reg[3]_1 ;
  wire \boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3 ;
  wire \boxHCoord_loc_1_fu_140_reg[4]_i_1_n_4 ;
  wire \boxHCoord_loc_1_fu_140_reg[4]_i_1_n_5 ;
  wire \boxHCoord_loc_1_fu_140_reg[4]_i_1_n_6 ;
  wire [3:0]\boxHCoord_loc_1_fu_140_reg[7] ;
  wire \boxHCoord_loc_1_fu_140_reg[8]_i_1_n_3 ;
  wire \boxHCoord_loc_1_fu_140_reg[8]_i_1_n_4 ;
  wire \boxHCoord_loc_1_fu_140_reg[8]_i_1_n_5 ;
  wire \boxHCoord_loc_1_fu_140_reg[8]_i_1_n_6 ;
  wire boxHCoord_loc_1_fu_140_reg_0_sn_1;
  wire boxHCoord_loc_1_fu_140_reg_3_sn_1;
  wire [3:0]\boxVCoord_loc_0_load_reg_550_reg[15] ;
  wire \boxVCoord_loc_1_fu_136[0]_i_10_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_11_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_12_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_13_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_14_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_15_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_7_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_8_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_9_n_3 ;
  wire \boxVCoord_loc_1_fu_136[12]_i_2_n_3 ;
  wire \boxVCoord_loc_1_fu_136[12]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_136[12]_i_4_n_3 ;
  wire \boxVCoord_loc_1_fu_136[12]_i_5_n_3 ;
  wire \boxVCoord_loc_1_fu_136[12]_i_6_n_3 ;
  wire \boxVCoord_loc_1_fu_136[12]_i_7_n_3 ;
  wire \boxVCoord_loc_1_fu_136[12]_i_8_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_10_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_11_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_12_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_13_n_3 ;
  wire [7:0]\boxVCoord_loc_1_fu_136[4]_i_6_0 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_6_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_7_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_8_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_9_n_3 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_2_n_3 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_4_n_3 ;
  wire [3:0]\boxVCoord_loc_1_fu_136[8]_i_5_0 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_5_n_3 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_6_n_3 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_7_n_3 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_8_n_3 ;
  wire \boxVCoord_loc_1_fu_136[8]_i_9_n_3 ;
  wire [7:0]boxVCoord_loc_1_fu_136_reg;
  wire \boxVCoord_loc_1_fu_136_reg[0]_i_2_n_3 ;
  wire \boxVCoord_loc_1_fu_136_reg[0]_i_2_n_4 ;
  wire \boxVCoord_loc_1_fu_136_reg[0]_i_2_n_5 ;
  wire \boxVCoord_loc_1_fu_136_reg[0]_i_2_n_6 ;
  wire \boxVCoord_loc_1_fu_136_reg[12]_i_1_n_4 ;
  wire \boxVCoord_loc_1_fu_136_reg[12]_i_1_n_5 ;
  wire \boxVCoord_loc_1_fu_136_reg[12]_i_1_n_6 ;
  wire [15:0]\boxVCoord_loc_1_fu_136_reg[15] ;
  wire \boxVCoord_loc_1_fu_136_reg[3]_0 ;
  wire \boxVCoord_loc_1_fu_136_reg[3]_1 ;
  wire [2:0]\boxVCoord_loc_1_fu_136_reg[3]_2 ;
  wire \boxVCoord_loc_1_fu_136_reg[4]_i_1_n_3 ;
  wire \boxVCoord_loc_1_fu_136_reg[4]_i_1_n_4 ;
  wire \boxVCoord_loc_1_fu_136_reg[4]_i_1_n_5 ;
  wire \boxVCoord_loc_1_fu_136_reg[4]_i_1_n_6 ;
  wire [3:0]\boxVCoord_loc_1_fu_136_reg[7] ;
  wire \boxVCoord_loc_1_fu_136_reg[8]_i_1_n_3 ;
  wire \boxVCoord_loc_1_fu_136_reg[8]_i_1_n_4 ;
  wire \boxVCoord_loc_1_fu_136_reg[8]_i_1_n_5 ;
  wire \boxVCoord_loc_1_fu_136_reg[8]_i_1_n_6 ;
  wire boxVCoord_loc_1_fu_136_reg_3_sn_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg;
  wire ovrlayYUV_full_n;
  wire \x_fu_132_reg[0] ;
  wire \x_fu_132_reg[0]_0 ;
  wire [3:0]\zext_ln1914_cast_reg_886_reg[3] ;
  wire [3:0]\zext_ln1914_cast_reg_886_reg[7] ;
  wire [3:0]\zext_ln1914_cast_reg_886_reg[7]_0 ;
  wire [3:3]\NLW_boxHCoord_loc_1_fu_140_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_boxVCoord_loc_1_fu_136_reg[12]_i_1_CO_UNCONNECTED ;

  assign boxHCoord_loc_1_fu_140_reg_0_sn_1 = boxHCoord_loc_1_fu_140_reg_0_sp_1;
  assign boxHCoord_loc_1_fu_140_reg_3_sn_1 = boxHCoord_loc_1_fu_140_reg_3_sp_1;
  assign boxVCoord_loc_1_fu_136_reg_3_sn_1 = boxVCoord_loc_1_fu_136_reg_3_sp_1;
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2] [0]),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[2] [2]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT6 #(
    .INIT(64'hEAEEAAAAEAEEEAEE)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2] [1]),
        .I1(\ap_CS_fsm_reg[2] [2]),
        .I2(empty_n_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT5 #(
    .INIT(32'h0404FF04)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(bckgndYUV_empty_n),
        .I1(\x_fu_132_reg[0]_0 ),
        .I2(\x_fu_132_reg[0] ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .O(empty_n_reg));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I1(empty_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(empty_n_reg),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF55560000AAA9)) 
    \boxHCoord_loc_1_fu_140[0]_i_10 
       (.I0(Q[0]),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I5(\boxHCoord_loc_1_fu_140[0]_i_14_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[0]_i_11 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[3]),
        .O(\boxHCoord_loc_1_fu_140[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[0]_i_12 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [2]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[2]),
        .O(\boxHCoord_loc_1_fu_140[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[0]_i_13 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[1]),
        .O(\boxHCoord_loc_1_fu_140[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[0]_i_14 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [0]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[0]),
        .O(\boxHCoord_loc_1_fu_140[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \boxHCoord_loc_1_fu_140[0]_i_6 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(Q[0]),
        .O(\boxHCoord_loc_1_fu_140[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxHCoord_loc_1_fu_140[0]_i_7 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[3]),
        .I5(\boxHCoord_loc_1_fu_140[0]_i_11_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxHCoord_loc_1_fu_140[0]_i_8 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[2]),
        .I5(\boxHCoord_loc_1_fu_140[0]_i_12_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxHCoord_loc_1_fu_140[0]_i_9 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[1]),
        .I5(\boxHCoord_loc_1_fu_140[0]_i_13_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \boxHCoord_loc_1_fu_140[12]_i_2 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [15]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I2(boxHCoord_loc_1_fu_140_reg[7]),
        .I3(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I5(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .O(\boxHCoord_loc_1_fu_140[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxHCoord_loc_1_fu_140[12]_i_3 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(\boxHCoord_loc_1_fu_140[12]_i_6_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxHCoord_loc_1_fu_140[12]_i_4 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(\boxHCoord_loc_1_fu_140[12]_i_7_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxHCoord_loc_1_fu_140[12]_i_5 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(\boxHCoord_loc_1_fu_140[12]_i_8_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[12]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[12]_i_6 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [14]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_140_reg[6]),
        .O(\boxHCoord_loc_1_fu_140[12]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[12]_i_7 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [13]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_140_reg[5]),
        .O(\boxHCoord_loc_1_fu_140[12]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[12]_i_8 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [12]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_140_reg[4]),
        .O(\boxHCoord_loc_1_fu_140[12]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[4]_i_10 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [7]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[7]),
        .O(\boxHCoord_loc_1_fu_140[4]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[4]_i_11 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [6]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[6]),
        .O(\boxHCoord_loc_1_fu_140[4]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[4]_i_12 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[5]),
        .O(\boxHCoord_loc_1_fu_140[4]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[4]_i_13 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [4]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(D[4]),
        .O(\boxHCoord_loc_1_fu_140[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxHCoord_loc_1_fu_140[4]_i_6 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[7]),
        .I5(\boxHCoord_loc_1_fu_140[4]_i_10_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxHCoord_loc_1_fu_140[4]_i_7 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[6]),
        .I5(\boxHCoord_loc_1_fu_140[4]_i_11_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxHCoord_loc_1_fu_140[4]_i_8 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[5]),
        .I5(\boxHCoord_loc_1_fu_140[4]_i_12_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxHCoord_loc_1_fu_140[4]_i_9 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[4]),
        .I5(\boxHCoord_loc_1_fu_140[4]_i_13_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxHCoord_loc_1_fu_140[8]_i_2 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(\boxHCoord_loc_1_fu_140[8]_i_6_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxHCoord_loc_1_fu_140[8]_i_3 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(\boxHCoord_loc_1_fu_140[8]_i_7_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxHCoord_loc_1_fu_140[8]_i_4 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(\boxHCoord_loc_1_fu_140[8]_i_8_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxHCoord_loc_1_fu_140[8]_i_5 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(boxHCoord_loc_1_fu_140_reg_3_sn_1),
        .I5(\boxHCoord_loc_1_fu_140[8]_i_9_n_3 ),
        .O(\boxHCoord_loc_1_fu_140[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[8]_i_6 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [11]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_140_reg[3]),
        .O(\boxHCoord_loc_1_fu_140[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[8]_i_7 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [10]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_140_reg[2]),
        .O(\boxHCoord_loc_1_fu_140[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[8]_i_8 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [9]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_140_reg[1]),
        .O(\boxHCoord_loc_1_fu_140[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxHCoord_loc_1_fu_140[8]_i_9 
       (.I0(\boxHCoord_loc_1_fu_140_reg[15] [8]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxHCoord_loc_1_fu_140_reg[0]),
        .O(\boxHCoord_loc_1_fu_140[8]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_140_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3 ,\boxHCoord_loc_1_fu_140_reg[0]_i_1_n_4 ,\boxHCoord_loc_1_fu_140_reg[0]_i_1_n_5 ,\boxHCoord_loc_1_fu_140_reg[0]_i_1_n_6 }),
        .CYINIT(\boxHCoord_loc_1_fu_140_reg[3]_0 ),
        .DI({\boxHCoord_loc_1_fu_140_reg[3]_1 ,\boxHCoord_loc_1_fu_140[0]_i_6_n_3 }),
        .O(\zext_ln1914_cast_reg_886_reg[3] ),
        .S({\boxHCoord_loc_1_fu_140[0]_i_7_n_3 ,\boxHCoord_loc_1_fu_140[0]_i_8_n_3 ,\boxHCoord_loc_1_fu_140[0]_i_9_n_3 ,\boxHCoord_loc_1_fu_140[0]_i_10_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_140_reg[12]_i_1 
       (.CI(\boxHCoord_loc_1_fu_140_reg[8]_i_1_n_3 ),
        .CO({\NLW_boxHCoord_loc_1_fu_140_reg[12]_i_1_CO_UNCONNECTED [3],\boxHCoord_loc_1_fu_140_reg[12]_i_1_n_4 ,\boxHCoord_loc_1_fu_140_reg[12]_i_1_n_5 ,\boxHCoord_loc_1_fu_140_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\boxHCoord_loc_1_fu_140_reg[3]_0 ,\boxHCoord_loc_1_fu_140_reg[3]_0 ,\boxHCoord_loc_1_fu_140_reg[3]_0 }),
        .O(\boxHCoord_loc_0_load_reg_555_reg[15] ),
        .S({\boxHCoord_loc_1_fu_140[12]_i_2_n_3 ,\boxHCoord_loc_1_fu_140[12]_i_3_n_3 ,\boxHCoord_loc_1_fu_140[12]_i_4_n_3 ,\boxHCoord_loc_1_fu_140[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_140_reg[4]_i_1 
       (.CI(\boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3 ),
        .CO({\boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3 ,\boxHCoord_loc_1_fu_140_reg[4]_i_1_n_4 ,\boxHCoord_loc_1_fu_140_reg[4]_i_1_n_5 ,\boxHCoord_loc_1_fu_140_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\boxHCoord_loc_1_fu_140_reg[7] ),
        .O(\zext_ln1914_cast_reg_886_reg[7]_0 ),
        .S({\boxHCoord_loc_1_fu_140[4]_i_6_n_3 ,\boxHCoord_loc_1_fu_140[4]_i_7_n_3 ,\boxHCoord_loc_1_fu_140[4]_i_8_n_3 ,\boxHCoord_loc_1_fu_140[4]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord_loc_1_fu_140_reg[8]_i_1 
       (.CI(\boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3 ),
        .CO({\boxHCoord_loc_1_fu_140_reg[8]_i_1_n_3 ,\boxHCoord_loc_1_fu_140_reg[8]_i_1_n_4 ,\boxHCoord_loc_1_fu_140_reg[8]_i_1_n_5 ,\boxHCoord_loc_1_fu_140_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\boxHCoord_loc_1_fu_140_reg[3]_0 ,\boxHCoord_loc_1_fu_140_reg[3]_0 ,\boxHCoord_loc_1_fu_140_reg[3]_0 ,\boxHCoord_loc_1_fu_140_reg[3]_0 }),
        .O(\boxHCoord_loc_1_fu_140[8]_i_5_0 ),
        .S({\boxHCoord_loc_1_fu_140[8]_i_2_n_3 ,\boxHCoord_loc_1_fu_140[8]_i_3_n_3 ,\boxHCoord_loc_1_fu_140[8]_i_4_n_3 ,\boxHCoord_loc_1_fu_140[8]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \boxVCoord_loc_1_fu_136[0]_i_1 
       (.I0(full_n_reg),
        .I1(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_1 ),
        .I4(\boxHCoord_loc_1_fu_140_reg[0]_2 ),
        .I5(ap_condition_226),
        .O(boxHCoord_loc_1_fu_140));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxVCoord_loc_1_fu_136[0]_i_10 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[1]),
        .I5(\boxVCoord_loc_1_fu_136[0]_i_14_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF55560000AAA9)) 
    \boxVCoord_loc_1_fu_136[0]_i_11 
       (.I0(Q[0]),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I5(\boxVCoord_loc_1_fu_136[0]_i_15_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[0]_i_12 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [3]),
        .O(\boxVCoord_loc_1_fu_136[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[0]_i_13 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [2]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [2]),
        .O(\boxVCoord_loc_1_fu_136[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[0]_i_14 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [1]),
        .O(\boxVCoord_loc_1_fu_136[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[0]_i_15 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [0]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [0]),
        .O(\boxVCoord_loc_1_fu_136[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \boxVCoord_loc_1_fu_136[0]_i_7 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(Q[0]),
        .O(\boxVCoord_loc_1_fu_136[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxVCoord_loc_1_fu_136[0]_i_8 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[3]),
        .I5(\boxVCoord_loc_1_fu_136[0]_i_12_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxVCoord_loc_1_fu_136[0]_i_9 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[2]),
        .I5(\boxVCoord_loc_1_fu_136[0]_i_13_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[0]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \boxVCoord_loc_1_fu_136[12]_i_2 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [15]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I2(boxVCoord_loc_1_fu_136_reg[7]),
        .I3(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I5(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .O(\boxVCoord_loc_1_fu_136[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxVCoord_loc_1_fu_136[12]_i_3 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(\boxVCoord_loc_1_fu_136[12]_i_6_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[12]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxVCoord_loc_1_fu_136[12]_i_4 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(\boxVCoord_loc_1_fu_136[12]_i_7_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[12]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxVCoord_loc_1_fu_136[12]_i_5 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(\boxVCoord_loc_1_fu_136[12]_i_8_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[12]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[12]_i_6 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [14]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_136_reg[6]),
        .O(\boxVCoord_loc_1_fu_136[12]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[12]_i_7 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [13]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_136_reg[5]),
        .O(\boxVCoord_loc_1_fu_136[12]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[12]_i_8 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [12]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_136_reg[4]),
        .O(\boxVCoord_loc_1_fu_136[12]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[4]_i_10 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [7]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [7]),
        .O(\boxVCoord_loc_1_fu_136[4]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[4]_i_11 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [6]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [6]),
        .O(\boxVCoord_loc_1_fu_136[4]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[4]_i_12 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [5]),
        .O(\boxVCoord_loc_1_fu_136[4]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[4]_i_13 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [4]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\boxVCoord_loc_1_fu_136[4]_i_6_0 [4]),
        .O(\boxVCoord_loc_1_fu_136[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxVCoord_loc_1_fu_136[4]_i_6 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[7]),
        .I5(\boxVCoord_loc_1_fu_136[4]_i_10_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxVCoord_loc_1_fu_136[4]_i_7 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[6]),
        .I5(\boxVCoord_loc_1_fu_136[4]_i_11_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxVCoord_loc_1_fu_136[4]_i_8 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[5]),
        .I5(\boxVCoord_loc_1_fu_136[4]_i_12_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[4]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAAABFFFE55540001)) 
    \boxVCoord_loc_1_fu_136[4]_i_9 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I2(\boxVCoord_loc_1_fu_136_reg[3]_1 ),
        .I3(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I4(Q[4]),
        .I5(\boxVCoord_loc_1_fu_136[4]_i_13_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxVCoord_loc_1_fu_136[8]_i_2 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(\boxVCoord_loc_1_fu_136[8]_i_6_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxVCoord_loc_1_fu_136[8]_i_3 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(\boxVCoord_loc_1_fu_136[8]_i_7_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxVCoord_loc_1_fu_136[8]_i_4 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(\boxVCoord_loc_1_fu_136[8]_i_8_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \boxVCoord_loc_1_fu_136[8]_i_5 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(boxVCoord_loc_1_fu_136_reg_3_sn_1),
        .I2(boxHCoord_loc_1_fu_140_reg_0_sn_1),
        .I3(\boxHCoord_loc_1_fu_140_reg[0]_0 ),
        .I4(\boxVCoord_loc_1_fu_136_reg[3]_0 ),
        .I5(\boxVCoord_loc_1_fu_136[8]_i_9_n_3 ),
        .O(\boxVCoord_loc_1_fu_136[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[8]_i_6 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [11]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_136_reg[3]),
        .O(\boxVCoord_loc_1_fu_136[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[8]_i_7 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [10]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_136_reg[2]),
        .O(\boxVCoord_loc_1_fu_136[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[8]_i_8 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [9]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_136_reg[1]),
        .O(\boxVCoord_loc_1_fu_136[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \boxVCoord_loc_1_fu_136[8]_i_9 
       (.I0(\boxVCoord_loc_1_fu_136_reg[15] [8]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(boxVCoord_loc_1_fu_136_reg[0]),
        .O(\boxVCoord_loc_1_fu_136[8]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_136_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\boxVCoord_loc_1_fu_136_reg[0]_i_2_n_3 ,\boxVCoord_loc_1_fu_136_reg[0]_i_2_n_4 ,\boxVCoord_loc_1_fu_136_reg[0]_i_2_n_5 ,\boxVCoord_loc_1_fu_136_reg[0]_i_2_n_6 }),
        .CYINIT(DI),
        .DI({\boxVCoord_loc_1_fu_136_reg[3]_2 ,\boxVCoord_loc_1_fu_136[0]_i_7_n_3 }),
        .O(O),
        .S({\boxVCoord_loc_1_fu_136[0]_i_8_n_3 ,\boxVCoord_loc_1_fu_136[0]_i_9_n_3 ,\boxVCoord_loc_1_fu_136[0]_i_10_n_3 ,\boxVCoord_loc_1_fu_136[0]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_136_reg[12]_i_1 
       (.CI(\boxVCoord_loc_1_fu_136_reg[8]_i_1_n_3 ),
        .CO({\NLW_boxVCoord_loc_1_fu_136_reg[12]_i_1_CO_UNCONNECTED [3],\boxVCoord_loc_1_fu_136_reg[12]_i_1_n_4 ,\boxVCoord_loc_1_fu_136_reg[12]_i_1_n_5 ,\boxVCoord_loc_1_fu_136_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,DI,DI,DI}),
        .O(\boxVCoord_loc_0_load_reg_550_reg[15] ),
        .S({\boxVCoord_loc_1_fu_136[12]_i_2_n_3 ,\boxVCoord_loc_1_fu_136[12]_i_3_n_3 ,\boxVCoord_loc_1_fu_136[12]_i_4_n_3 ,\boxVCoord_loc_1_fu_136[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_136_reg[4]_i_1 
       (.CI(\boxVCoord_loc_1_fu_136_reg[0]_i_2_n_3 ),
        .CO({\boxVCoord_loc_1_fu_136_reg[4]_i_1_n_3 ,\boxVCoord_loc_1_fu_136_reg[4]_i_1_n_4 ,\boxVCoord_loc_1_fu_136_reg[4]_i_1_n_5 ,\boxVCoord_loc_1_fu_136_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\boxVCoord_loc_1_fu_136_reg[7] ),
        .O(\zext_ln1914_cast_reg_886_reg[7] ),
        .S({\boxVCoord_loc_1_fu_136[4]_i_6_n_3 ,\boxVCoord_loc_1_fu_136[4]_i_7_n_3 ,\boxVCoord_loc_1_fu_136[4]_i_8_n_3 ,\boxVCoord_loc_1_fu_136[4]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord_loc_1_fu_136_reg[8]_i_1 
       (.CI(\boxVCoord_loc_1_fu_136_reg[4]_i_1_n_3 ),
        .CO({\boxVCoord_loc_1_fu_136_reg[8]_i_1_n_3 ,\boxVCoord_loc_1_fu_136_reg[8]_i_1_n_4 ,\boxVCoord_loc_1_fu_136_reg[8]_i_1_n_5 ,\boxVCoord_loc_1_fu_136_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DI,DI}),
        .O(\boxVCoord_loc_1_fu_136[8]_i_5_0 ),
        .S({\boxVCoord_loc_1_fu_136[8]_i_2_n_3 ,\boxVCoord_loc_1_fu_136[8]_i_3_n_3 ,\boxVCoord_loc_1_fu_136[8]_i_4_n_3 ,\boxVCoord_loc_1_fu_136[8]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A008A8A)) 
    \x_fu_132[0]_i_1 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\x_fu_132_reg[0] ),
        .I4(\x_fu_132_reg[0]_0 ),
        .I5(bckgndYUV_empty_n),
        .O(full_n_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \x_fu_132[0]_i_4 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_21
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    SR,
    \bckgndId_read_reg_689_reg[0] ,
    \bckgndId_read_reg_689_reg[3] ,
    CO,
    ap_enable_reg_pp0_iter23_reg,
    ap_enable_reg_pp0_iter23_reg_0,
    \x_fu_430_reg[10] ,
    \x_fu_430_reg[9] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg,
    \x_fu_430_reg[9]_0 ,
    \x_fu_430_reg[10]_0 ,
    \x_fu_430_reg[8] ,
    \x_fu_430_reg[8]_0 ,
    \x_fu_430_reg[4] ,
    \x_fu_430_reg[2] ,
    B,
    \x_fu_430_reg[6] ,
    \x_fu_430_reg[5] ,
    \x_fu_430_reg[4]_0 ,
    \x_fu_430_reg[7] ,
    \x_fu_430_reg[1] ,
    \x_fu_430_reg[5]_0 ,
    \x_fu_430_reg[3] ,
    ap_rst_n_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter23_reg_1,
    E,
    \sub35_i_reg_1103_reg[16] ,
    \cmp_i287_reg_1127_reg[0] ,
    ap_loop_init_int_reg_1,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready,
    ap_loop_init_int_reg_2,
    \icmp_ln1629_reg_3766_reg[0] ,
    p_36_in,
    icmp_ln1095_fu_1302_p2,
    icmp_ln1072_fu_1124_p2,
    and_ln1337_fu_1284_p2,
    add_ln549_1_fu_1136_p2,
    add_ln549_fu_1130_p2,
    D,
    \ap_CS_fsm_reg[3] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0,
    SS,
    ap_done_cache_reg_0,
    ap_clk,
    \xCount_3_0_reg[9] ,
    \xCount_0_reg[9] ,
    \xBar_0_reg[10] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    bckgndYUV_full_n,
    \yCount_3_reg[0] ,
    \yCount_reg[0] ,
    \yCount_1_reg[5] ,
    \yCount_3_reg[0]_0 ,
    \icmp_ln565_reg_3720_reg[0] ,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[3]_0 ,
    \yCount_1_reg[5]_0 ,
    \yCount_1_reg[5]_1 ,
    \yCount_1_reg[5]_2 ,
    \xCount_4_0_reg[0] ,
    \xCount_4_0_reg[0]_0 ,
    \yCount_2_reg[9] ,
    \yCount_2_reg[9]_0 ,
    cmp11_i_reg_1137,
    \icmp_ln1629_reg_3766_reg[0]_0 ,
    cmp12_i_reg_1132,
    \icmp_ln1473_reg_3779_reg[0] ,
    \ap_CS_fsm_reg[3]_1 );
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output [0:0]SR;
  output [0:0]\bckgndId_read_reg_689_reg[0] ;
  output [0:0]\bckgndId_read_reg_689_reg[3] ;
  output [0:0]CO;
  output [0:0]ap_enable_reg_pp0_iter23_reg;
  output [0:0]ap_enable_reg_pp0_iter23_reg_0;
  output \x_fu_430_reg[10] ;
  output \x_fu_430_reg[9] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg;
  output \x_fu_430_reg[9]_0 ;
  output \x_fu_430_reg[10]_0 ;
  output \x_fu_430_reg[8] ;
  output \x_fu_430_reg[8]_0 ;
  output \x_fu_430_reg[4] ;
  output \x_fu_430_reg[2] ;
  output [15:0]B;
  output \x_fu_430_reg[6] ;
  output \x_fu_430_reg[5] ;
  output \x_fu_430_reg[4]_0 ;
  output \x_fu_430_reg[7] ;
  output \x_fu_430_reg[1] ;
  output \x_fu_430_reg[5]_0 ;
  output \x_fu_430_reg[3] ;
  output ap_rst_n_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter23_reg_1;
  output [0:0]E;
  output [0:0]\sub35_i_reg_1103_reg[16] ;
  output [0:0]\cmp_i287_reg_1127_reg[0] ;
  output [0:0]ap_loop_init_int_reg_1;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready;
  output ap_loop_init_int_reg_2;
  output \icmp_ln1629_reg_3766_reg[0] ;
  output p_36_in;
  output icmp_ln1095_fu_1302_p2;
  output icmp_ln1072_fu_1124_p2;
  output and_ln1337_fu_1284_p2;
  output [1:0]add_ln549_1_fu_1136_p2;
  output [1:0]add_ln549_fu_1130_p2;
  output [15:0]D;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0;
  input [0:0]SS;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \xCount_3_0_reg[9] ;
  input \xCount_0_reg[9] ;
  input \xBar_0_reg[10] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input bckgndYUV_full_n;
  input \yCount_3_reg[0] ;
  input [0:0]\yCount_reg[0] ;
  input \yCount_1_reg[5] ;
  input [0:0]\yCount_3_reg[0]_0 ;
  input [15:0]\icmp_ln565_reg_3720_reg[0] ;
  input [15:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[3]_0 ;
  input \yCount_1_reg[5]_0 ;
  input \yCount_1_reg[5]_1 ;
  input \yCount_1_reg[5]_2 ;
  input \xCount_4_0_reg[0] ;
  input \xCount_4_0_reg[0]_0 ;
  input \yCount_2_reg[9] ;
  input \yCount_2_reg[9]_0 ;
  input cmp11_i_reg_1137;
  input \icmp_ln1629_reg_3766_reg[0]_0 ;
  input cmp12_i_reg_1132;
  input [16:0]\icmp_ln1473_reg_3779_reg[0] ;
  input [1:0]\ap_CS_fsm_reg[3]_1 ;

  wire [15:0]B;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [1:0]add_ln549_1_fu_1136_p2;
  wire \add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_i_2_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_i_2_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_i_2_n_3 ;
  wire [1:0]add_ln549_fu_1130_p2;
  wire \add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_i_2_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_i_2_n_3 ;
  wire and_ln1337_fu_1284_p2;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter23_reg;
  wire [0:0]ap_enable_reg_pp0_iter23_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter23_reg_1;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [0:0]\bckgndId_read_reg_689_reg[0] ;
  wire [0:0]\bckgndId_read_reg_689_reg[3] ;
  wire bckgndYUV_full_n;
  wire cmp11_i_reg_1137;
  wire cmp12_i_reg_1132;
  wire [0:0]\cmp_i287_reg_1127_reg[0] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0;
  wire icmp_ln1072_fu_1124_p2;
  wire \icmp_ln1072_reg_3735[0]_i_2_n_3 ;
  wire \icmp_ln1072_reg_3735[0]_i_3_n_3 ;
  wire \icmp_ln1072_reg_3735[0]_i_4_n_3 ;
  wire \icmp_ln1072_reg_3735[0]_i_5_n_3 ;
  wire \icmp_ln1072_reg_3735[0]_i_6_n_3 ;
  wire icmp_ln1095_fu_1302_p2;
  wire \icmp_ln1095_reg_3795[0]_i_2_n_3 ;
  wire \icmp_ln1473_reg_3779[0]_i_3_n_3 ;
  wire \icmp_ln1473_reg_3779[0]_i_4_n_3 ;
  wire \icmp_ln1473_reg_3779[0]_i_5_n_3 ;
  wire \icmp_ln1473_reg_3779[0]_i_6_n_3 ;
  wire \icmp_ln1473_reg_3779[0]_i_7_n_3 ;
  wire \icmp_ln1473_reg_3779[0]_i_8_n_3 ;
  wire [16:0]\icmp_ln1473_reg_3779_reg[0] ;
  wire \icmp_ln1473_reg_3779_reg[0]_i_1_n_6 ;
  wire \icmp_ln1473_reg_3779_reg[0]_i_2_n_3 ;
  wire \icmp_ln1473_reg_3779_reg[0]_i_2_n_4 ;
  wire \icmp_ln1473_reg_3779_reg[0]_i_2_n_5 ;
  wire \icmp_ln1473_reg_3779_reg[0]_i_2_n_6 ;
  wire \icmp_ln1629_reg_3766[0]_i_2_n_3 ;
  wire \icmp_ln1629_reg_3766_reg[0] ;
  wire \icmp_ln1629_reg_3766_reg[0]_0 ;
  wire \icmp_ln565_reg_3720[0]_i_3_n_3 ;
  wire \icmp_ln565_reg_3720[0]_i_4_n_3 ;
  wire \icmp_ln565_reg_3720[0]_i_5_n_3 ;
  wire \icmp_ln565_reg_3720[0]_i_6_n_3 ;
  wire \icmp_ln565_reg_3720[0]_i_7_n_3 ;
  wire \icmp_ln565_reg_3720[0]_i_8_n_3 ;
  wire [15:0]\icmp_ln565_reg_3720_reg[0] ;
  wire \icmp_ln565_reg_3720_reg[0]_i_1_n_6 ;
  wire \icmp_ln565_reg_3720_reg[0]_i_2_n_3 ;
  wire \icmp_ln565_reg_3720_reg[0]_i_2_n_4 ;
  wire \icmp_ln565_reg_3720_reg[0]_i_2_n_5 ;
  wire \icmp_ln565_reg_3720_reg[0]_i_2_n_6 ;
  wire p_36_in;
  wire [0:0]\sub35_i_reg_1103_reg[16] ;
  wire \xBar_0[10]_i_5_n_3 ;
  wire \xBar_0_reg[10] ;
  wire \xCount_0_reg[9] ;
  wire \xCount_3_0_reg[9] ;
  wire \xCount_4_0_reg[0] ;
  wire \xCount_4_0_reg[0]_0 ;
  wire \x_fu_430[12]_i_2_n_3 ;
  wire \x_fu_430[12]_i_3_n_3 ;
  wire \x_fu_430[12]_i_4_n_3 ;
  wire \x_fu_430[12]_i_5_n_3 ;
  wire \x_fu_430[15]_i_4_n_3 ;
  wire \x_fu_430[15]_i_5_n_3 ;
  wire \x_fu_430[15]_i_6_n_3 ;
  wire \x_fu_430[4]_i_2_n_3 ;
  wire \x_fu_430[4]_i_3_n_3 ;
  wire \x_fu_430[4]_i_4_n_3 ;
  wire \x_fu_430[4]_i_5_n_3 ;
  wire \x_fu_430[8]_i_2_n_3 ;
  wire \x_fu_430[8]_i_3_n_3 ;
  wire \x_fu_430[8]_i_4_n_3 ;
  wire \x_fu_430[8]_i_5_n_3 ;
  wire \x_fu_430_reg[10] ;
  wire \x_fu_430_reg[10]_0 ;
  wire \x_fu_430_reg[12]_i_1_n_3 ;
  wire \x_fu_430_reg[12]_i_1_n_4 ;
  wire \x_fu_430_reg[12]_i_1_n_5 ;
  wire \x_fu_430_reg[12]_i_1_n_6 ;
  wire \x_fu_430_reg[15]_i_3_n_5 ;
  wire \x_fu_430_reg[15]_i_3_n_6 ;
  wire \x_fu_430_reg[1] ;
  wire \x_fu_430_reg[2] ;
  wire \x_fu_430_reg[3] ;
  wire \x_fu_430_reg[4] ;
  wire \x_fu_430_reg[4]_0 ;
  wire \x_fu_430_reg[4]_i_1_n_3 ;
  wire \x_fu_430_reg[4]_i_1_n_4 ;
  wire \x_fu_430_reg[4]_i_1_n_5 ;
  wire \x_fu_430_reg[4]_i_1_n_6 ;
  wire \x_fu_430_reg[5] ;
  wire \x_fu_430_reg[5]_0 ;
  wire \x_fu_430_reg[6] ;
  wire \x_fu_430_reg[7] ;
  wire \x_fu_430_reg[8] ;
  wire \x_fu_430_reg[8]_0 ;
  wire \x_fu_430_reg[8]_i_1_n_3 ;
  wire \x_fu_430_reg[8]_i_1_n_4 ;
  wire \x_fu_430_reg[8]_i_1_n_5 ;
  wire \x_fu_430_reg[8]_i_1_n_6 ;
  wire \x_fu_430_reg[9] ;
  wire \x_fu_430_reg[9]_0 ;
  wire \yCount[9]_i_6_n_3 ;
  wire \yCount_1_reg[5] ;
  wire \yCount_1_reg[5]_0 ;
  wire \yCount_1_reg[5]_1 ;
  wire \yCount_1_reg[5]_2 ;
  wire \yCount_2_reg[9] ;
  wire \yCount_2_reg[9]_0 ;
  wire \yCount_3_reg[0] ;
  wire [0:0]\yCount_3_reg[0]_0 ;
  wire [0:0]\yCount_reg[0] ;
  wire [3:2]\NLW_icmp_ln1473_reg_3779_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1473_reg_3779_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1473_reg_3779_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln565_reg_3720_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln565_reg_3720_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln565_reg_3720_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_x_fu_430_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_430_reg[15]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    \add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_i_1 
       (.I0(Q[10]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[8]),
        .I4(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_i_2_n_3 ),
        .I5(Q[9]),
        .O(\x_fu_430_reg[10] ));
  LUT6 #(
    .INIT(64'hC0C0C0D5D5D5D5D5)) 
    \add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_i_2 
       (.I0(Q[7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[5]),
        .I4(\add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_i_2_n_3 ),
        .I5(Q[6]),
        .O(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    \add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_i_1 
       (.I0(Q[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[6]),
        .I4(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_i_2_n_3 ),
        .I5(Q[7]),
        .O(\x_fu_430_reg[8] ));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    \add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    \add_ln549_1_reg_3751_pp0_iter2_reg_reg[9]_srl3_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_i_2_n_3 ),
        .I3(Q[6]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .I5(Q[8]),
        .O(\x_fu_430_reg[9] ));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    \add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_i_1 
       (.I0(Q[7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[5]),
        .I4(\add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_i_2_n_3 ),
        .I5(Q[6]),
        .O(\x_fu_430_reg[7] ));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    \add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_i_2 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    \add_ln549_1_reg_3751_pp0_iter4_reg_reg[6]_srl5_i_1 
       (.I0(B[6]),
        .I1(B[4]),
        .I2(Q[1]),
        .I3(B[2]),
        .I4(B[3]),
        .I5(B[5]),
        .O(\x_fu_430_reg[1] ));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    \add_ln549_1_reg_3751_pp0_iter5_reg_reg[5]_srl6_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\x_fu_430_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    \add_ln549_1_reg_3751_pp0_iter6_reg_reg[4]_srl7_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\x_fu_430_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln549_1_reg_3751_pp0_iter7_reg_reg[1]_srl8_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[1]),
        .O(add_ln549_1_fu_1136_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln549_1_reg_3751_pp0_iter7_reg_reg[2]_srl8_i_1 
       (.I0(Q[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[1]),
        .O(add_ln549_1_fu_1136_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    \add_ln549_1_reg_3751_pp0_iter7_reg_reg[3]_srl8_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I4(Q[1]),
        .O(\x_fu_430_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFF9A99FFFF5555)) 
    \add_ln549_reg_3745_pp0_iter2_reg_reg[10]_srl3_i_1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_i_2_n_3 ),
        .I3(Q[7]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .I5(Q[9]),
        .O(\x_fu_430_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    \add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_i_1 
       (.I0(Q[8]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[6]),
        .I4(\add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_i_2_n_3 ),
        .I5(Q[7]),
        .O(\x_fu_430_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    \add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h151515152A2A152A)) 
    \add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_i_1 
       (.I0(Q[9]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[7]),
        .I4(\add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_i_2_n_3 ),
        .I5(Q[8]),
        .O(\x_fu_430_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFF01FF11FF55FF55)) 
    \add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5555555566666AAA)) 
    \add_ln549_reg_3745_pp0_iter3_reg_reg[7]_srl4_i_1 
       (.I0(B[7]),
        .I1(B[5]),
        .I2(Q[2]),
        .I3(B[3]),
        .I4(B[4]),
        .I5(B[6]),
        .O(\x_fu_430_reg[2] ));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    \add_ln549_reg_3745_pp0_iter4_reg_reg[6]_srl5_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\x_fu_430_reg[6] ));
  LUT6 #(
    .INIT(64'h0555055506660AAA)) 
    \add_ln549_reg_3745_pp0_iter5_reg_reg[5]_srl6_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\x_fu_430_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    \add_ln549_reg_3745_pp0_iter6_reg_reg[4]_srl7_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I4(Q[2]),
        .O(\x_fu_430_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \add_ln549_reg_3745_pp0_iter7_reg_reg[2]_srl8_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(Q[2]),
        .O(add_ln549_fu_1130_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    \add_ln549_reg_3745_pp0_iter7_reg_reg[3]_srl8_i_1 
       (.I0(Q[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[3]),
        .O(add_ln549_fu_1130_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1337_reg_3791_pp0_iter2_reg_reg[0]_srl3_i_1 
       (.I0(cmp12_i_reg_1132),
        .I1(\icmp_ln1072_reg_3735[0]_i_2_n_3 ),
        .O(and_ln1337_fu_1284_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1449_reg_3775[0]_i_1 
       (.I0(cmp11_i_reg_1137),
        .I1(\icmp_ln1072_reg_3735[0]_i_2_n_3 ),
        .O(p_36_in));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_1 [0]),
        .I1(\yCount_3_reg[0] ),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3]_1 [1]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAA080808AA08AA08)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_1 [1]),
        .I1(ap_done_cache),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(bckgndYUV_full_n),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm_reg[3] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(SS));
  LUT6 #(
    .INIT(64'h00880000A088A0A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(bckgndYUV_full_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    ap_loop_exit_ready_pp0_iter21_reg_reg_srl21_i_1
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(bckgndYUV_full_n),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(bckgndYUV_full_n),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFF20AA)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(CO),
        .I4(\ap_CS_fsm_reg[3]_1 [0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdata_flag_1_fu_438[0]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1072_reg_3735[0]_i_1 
       (.I0(\icmp_ln1072_reg_3735[0]_i_2_n_3 ),
        .O(icmp_ln1072_fu_1124_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1072_reg_3735[0]_i_2 
       (.I0(\icmp_ln1072_reg_3735[0]_i_3_n_3 ),
        .I1(\icmp_ln1072_reg_3735[0]_i_4_n_3 ),
        .I2(\icmp_ln1072_reg_3735[0]_i_5_n_3 ),
        .I3(\icmp_ln1072_reg_3735[0]_i_6_n_3 ),
        .O(\icmp_ln1072_reg_3735[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1072_reg_3735[0]_i_3 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I5(Q[8]),
        .O(\icmp_ln1072_reg_3735[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1072_reg_3735[0]_i_4 
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I5(Q[9]),
        .O(\icmp_ln1072_reg_3735[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1072_reg_3735[0]_i_5 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I5(Q[6]),
        .O(\icmp_ln1072_reg_3735[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1072_reg_3735[0]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I5(Q[2]),
        .O(\icmp_ln1072_reg_3735[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1095_reg_3795[0]_i_1 
       (.I0(\icmp_ln1095_reg_3795[0]_i_2_n_3 ),
        .O(icmp_ln1095_fu_1302_p2));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1095_reg_3795[0]_i_2 
       (.I0(\icmp_ln1072_reg_3735[0]_i_2_n_3 ),
        .I1(\yCount_1_reg[5]_1 ),
        .O(\icmp_ln1095_reg_3795[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h04445111)) 
    \icmp_ln1473_reg_3779[0]_i_3 
       (.I0(\icmp_ln1473_reg_3779_reg[0] [16]),
        .I1(Q[15]),
        .I2(ap_loop_init_int_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I4(\icmp_ln1473_reg_3779_reg[0] [15]),
        .O(\icmp_ln1473_reg_3779[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_3779[0]_i_4 
       (.I0(\icmp_ln1473_reg_3779_reg[0] [13]),
        .I1(B[13]),
        .I2(\icmp_ln1473_reg_3779_reg[0] [14]),
        .I3(B[14]),
        .I4(B[12]),
        .I5(\icmp_ln1473_reg_3779_reg[0] [12]),
        .O(\icmp_ln1473_reg_3779[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_3779[0]_i_5 
       (.I0(B[10]),
        .I1(\icmp_ln1473_reg_3779_reg[0] [10]),
        .I2(\icmp_ln1473_reg_3779_reg[0] [9]),
        .I3(B[9]),
        .I4(\icmp_ln1473_reg_3779_reg[0] [11]),
        .I5(B[11]),
        .O(\icmp_ln1473_reg_3779[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_3779[0]_i_6 
       (.I0(B[6]),
        .I1(\icmp_ln1473_reg_3779_reg[0] [6]),
        .I2(\icmp_ln1473_reg_3779_reg[0] [7]),
        .I3(B[7]),
        .I4(\icmp_ln1473_reg_3779_reg[0] [8]),
        .I5(B[8]),
        .O(\icmp_ln1473_reg_3779[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_3779[0]_i_7 
       (.I0(B[3]),
        .I1(\icmp_ln1473_reg_3779_reg[0] [3]),
        .I2(\icmp_ln1473_reg_3779_reg[0] [4]),
        .I3(B[4]),
        .I4(\icmp_ln1473_reg_3779_reg[0] [5]),
        .I5(B[5]),
        .O(\icmp_ln1473_reg_3779[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1473_reg_3779[0]_i_8 
       (.I0(B[1]),
        .I1(\icmp_ln1473_reg_3779_reg[0] [1]),
        .I2(\icmp_ln1473_reg_3779_reg[0] [0]),
        .I3(B[0]),
        .I4(\icmp_ln1473_reg_3779_reg[0] [2]),
        .I5(B[2]),
        .O(\icmp_ln1473_reg_3779[0]_i_8_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1473_reg_3779_reg[0]_i_1 
       (.CI(\icmp_ln1473_reg_3779_reg[0]_i_2_n_3 ),
        .CO({\NLW_icmp_ln1473_reg_3779_reg[0]_i_1_CO_UNCONNECTED [3:2],\sub35_i_reg_1103_reg[16] ,\icmp_ln1473_reg_3779_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1473_reg_3779_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1473_reg_3779[0]_i_3_n_3 ,\icmp_ln1473_reg_3779[0]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1473_reg_3779_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1473_reg_3779_reg[0]_i_2_n_3 ,\icmp_ln1473_reg_3779_reg[0]_i_2_n_4 ,\icmp_ln1473_reg_3779_reg[0]_i_2_n_5 ,\icmp_ln1473_reg_3779_reg[0]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1473_reg_3779_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1473_reg_3779[0]_i_5_n_3 ,\icmp_ln1473_reg_3779[0]_i_6_n_3 ,\icmp_ln1473_reg_3779[0]_i_7_n_3 ,\icmp_ln1473_reg_3779[0]_i_8_n_3 }));
  LUT4 #(
    .INIT(16'h33A3)) 
    \icmp_ln1629_reg_3766[0]_i_1 
       (.I0(\icmp_ln1629_reg_3766_reg[0]_0 ),
        .I1(\icmp_ln1629_reg_3766[0]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(bckgndYUV_full_n),
        .O(\icmp_ln1629_reg_3766_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln1629_reg_3766[0]_i_2 
       (.I0(Q[2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\icmp_ln1072_reg_3735[0]_i_5_n_3 ),
        .O(\icmp_ln1629_reg_3766[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6A55)) 
    \icmp_ln565_reg_3720[0]_i_3 
       (.I0(\icmp_ln565_reg_3720_reg[0] [15]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[15]),
        .O(\icmp_ln565_reg_3720[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_3720[0]_i_4 
       (.I0(\icmp_ln565_reg_3720_reg[0] [13]),
        .I1(B[13]),
        .I2(\icmp_ln565_reg_3720_reg[0] [14]),
        .I3(B[14]),
        .I4(B[12]),
        .I5(\icmp_ln565_reg_3720_reg[0] [12]),
        .O(\icmp_ln565_reg_3720[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_3720[0]_i_5 
       (.I0(B[10]),
        .I1(\icmp_ln565_reg_3720_reg[0] [10]),
        .I2(\icmp_ln565_reg_3720_reg[0] [9]),
        .I3(B[9]),
        .I4(\icmp_ln565_reg_3720_reg[0] [11]),
        .I5(B[11]),
        .O(\icmp_ln565_reg_3720[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_3720[0]_i_6 
       (.I0(B[6]),
        .I1(\icmp_ln565_reg_3720_reg[0] [6]),
        .I2(\icmp_ln565_reg_3720_reg[0] [7]),
        .I3(B[7]),
        .I4(\icmp_ln565_reg_3720_reg[0] [8]),
        .I5(B[8]),
        .O(\icmp_ln565_reg_3720[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_3720[0]_i_7 
       (.I0(B[3]),
        .I1(\icmp_ln565_reg_3720_reg[0] [3]),
        .I2(\icmp_ln565_reg_3720_reg[0] [4]),
        .I3(B[4]),
        .I4(\icmp_ln565_reg_3720_reg[0] [5]),
        .I5(B[5]),
        .O(\icmp_ln565_reg_3720[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln565_reg_3720[0]_i_8 
       (.I0(B[1]),
        .I1(\icmp_ln565_reg_3720_reg[0] [1]),
        .I2(\icmp_ln565_reg_3720_reg[0] [0]),
        .I3(B[0]),
        .I4(\icmp_ln565_reg_3720_reg[0] [2]),
        .I5(B[2]),
        .O(\icmp_ln565_reg_3720[0]_i_8_n_3 ));
  CARRY4 \icmp_ln565_reg_3720_reg[0]_i_1 
       (.CI(\icmp_ln565_reg_3720_reg[0]_i_2_n_3 ),
        .CO({\NLW_icmp_ln565_reg_3720_reg[0]_i_1_CO_UNCONNECTED [3:2],CO,\icmp_ln565_reg_3720_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln565_reg_3720_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln565_reg_3720[0]_i_3_n_3 ,\icmp_ln565_reg_3720[0]_i_4_n_3 }));
  CARRY4 \icmp_ln565_reg_3720_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln565_reg_3720_reg[0]_i_2_n_3 ,\icmp_ln565_reg_3720_reg[0]_i_2_n_4 ,\icmp_ln565_reg_3720_reg[0]_i_2_n_5 ,\icmp_ln565_reg_3720_reg[0]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln565_reg_3720_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln565_reg_3720[0]_i_5_n_3 ,\icmp_ln565_reg_3720[0]_i_6_n_3 ,\icmp_ln565_reg_3720[0]_i_7_n_3 ,\icmp_ln565_reg_3720[0]_i_8_n_3 }));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_1
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_10
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_11
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_12
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_13
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_14
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_15
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_16
       (.I0(Q[0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_6
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_7
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_8
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_9
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \phi_mul_fu_426[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_loop_init_int_reg_2));
  LUT2 #(
    .INIT(4'h1)) 
    \xBar_0[10]_i_1 
       (.I0(\xBar_0_reg[10] ),
        .I1(\xBar_0[10]_i_5_n_3 ),
        .O(\bckgndId_read_reg_689_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hEFEFFFEF)) 
    \xBar_0[10]_i_5 
       (.I0(\icmp_ln1072_reg_3735[0]_i_2_n_3 ),
        .I1(CO),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(bckgndYUV_full_n),
        .O(\xBar_0[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xCount_0[9]_i_1 
       (.I0(\xCount_0_reg[9] ),
        .I1(\xBar_0[10]_i_5_n_3 ),
        .O(\bckgndId_read_reg_689_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xCount_3_0[9]_i_1 
       (.I0(\xCount_3_0_reg[9] ),
        .I1(\xBar_0[10]_i_5_n_3 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hBAAABABA)) 
    \xCount_4_0[9]_i_1 
       (.I0(\xCount_4_0_reg[0] ),
        .I1(\xCount_4_0_reg[0]_0 ),
        .I2(E),
        .I3(\sub35_i_reg_1103_reg[16] ),
        .I4(\icmp_ln1072_reg_3735[0]_i_2_n_3 ),
        .O(ap_enable_reg_pp0_iter23_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_430[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[12]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \x_fu_430[15]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(CO),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \x_fu_430[15]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I3(CO),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[15]_i_4 
       (.I0(Q[15]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[15]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[15]_i_5 
       (.I0(Q[14]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[15]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[15]_i_6 
       (.I0(Q[13]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[15]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[4]_i_2 
       (.I0(Q[4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[4]_i_3 
       (.I0(Q[3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[4]_i_4 
       (.I0(Q[2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[4]_i_5 
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_430[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\x_fu_430[8]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_430_reg[12]_i_1 
       (.CI(\x_fu_430_reg[8]_i_1_n_3 ),
        .CO({\x_fu_430_reg[12]_i_1_n_3 ,\x_fu_430_reg[12]_i_1_n_4 ,\x_fu_430_reg[12]_i_1_n_5 ,\x_fu_430_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S({\x_fu_430[12]_i_2_n_3 ,\x_fu_430[12]_i_3_n_3 ,\x_fu_430[12]_i_4_n_3 ,\x_fu_430[12]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_430_reg[15]_i_3 
       (.CI(\x_fu_430_reg[12]_i_1_n_3 ),
        .CO({\NLW_x_fu_430_reg[15]_i_3_CO_UNCONNECTED [3:2],\x_fu_430_reg[15]_i_3_n_5 ,\x_fu_430_reg[15]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_fu_430_reg[15]_i_3_O_UNCONNECTED [3],D[15:13]}),
        .S({1'b0,\x_fu_430[15]_i_4_n_3 ,\x_fu_430[15]_i_5_n_3 ,\x_fu_430[15]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_430_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\x_fu_430_reg[4]_i_1_n_3 ,\x_fu_430_reg[4]_i_1_n_4 ,\x_fu_430_reg[4]_i_1_n_5 ,\x_fu_430_reg[4]_i_1_n_6 }),
        .CYINIT(B[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\x_fu_430[4]_i_2_n_3 ,\x_fu_430[4]_i_3_n_3 ,\x_fu_430[4]_i_4_n_3 ,\x_fu_430[4]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_fu_430_reg[8]_i_1 
       (.CI(\x_fu_430_reg[4]_i_1_n_3 ),
        .CO({\x_fu_430_reg[8]_i_1_n_3 ,\x_fu_430_reg[8]_i_1_n_4 ,\x_fu_430_reg[8]_i_1_n_5 ,\x_fu_430_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({\x_fu_430[8]_i_2_n_3 ,\x_fu_430[8]_i_3_n_3 ,\x_fu_430[8]_i_4_n_3 ,\x_fu_430[8]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'h0001000100010055)) 
    \yCount[9]_i_1 
       (.I0(\yCount_3_reg[0] ),
        .I1(\yCount_reg[0] ),
        .I2(\yCount_1_reg[5] ),
        .I3(\xCount_0_reg[9] ),
        .I4(\icmp_ln1095_reg_3795[0]_i_2_n_3 ),
        .I5(\yCount[9]_i_6_n_3 ),
        .O(ap_enable_reg_pp0_iter23_reg));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \yCount[9]_i_6 
       (.I0(CO),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .O(\yCount[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00001010000010FF)) 
    \yCount_1[5]_i_1 
       (.I0(\yCount_1_reg[5] ),
        .I1(\yCount_3_reg[0] ),
        .I2(\yCount_1_reg[5]_0 ),
        .I3(\yCount_1_reg[5]_1 ),
        .I4(\yCount_1_reg[5]_2 ),
        .I5(\xBar_0[10]_i_5_n_3 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h000A000A0C0E0C0A)) 
    \yCount_2[9]_i_1 
       (.I0(\yCount_2_reg[9] ),
        .I1(E),
        .I2(\xCount_4_0_reg[0]_0 ),
        .I3(\yCount_2_reg[9]_0 ),
        .I4(cmp11_i_reg_1137),
        .I5(\icmp_ln1072_reg_3735[0]_i_2_n_3 ),
        .O(\cmp_i287_reg_1127_reg[0] ));
  LUT6 #(
    .INIT(64'h0001000100010055)) 
    \yCount_3[9]_i_1 
       (.I0(\yCount_3_reg[0] ),
        .I1(\yCount_3_reg[0]_0 ),
        .I2(\yCount_1_reg[5] ),
        .I3(\xCount_3_0_reg[9] ),
        .I4(\icmp_ln1095_reg_3795[0]_i_2_n_3 ),
        .I5(\yCount[9]_i_6_n_3 ),
        .O(ap_enable_reg_pp0_iter23_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_clk,
    ZplateHorContDelta_val25,
    A,
    p_reg_reg,
    phi_mul_fu_426_reg);
  output [10:0]P;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_clk;
  input [15:0]ZplateHorContDelta_val25;
  input [15:0]A;
  input [15:0]p_reg_reg;
  input [15:0]phi_mul_fu_426_reg;

  wire [15:0]A;
  wire [10:0]P;
  wire [0:0]Q;
  wire [15:0]ZplateHorContDelta_val25;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [15:0]phi_mul_fu_426_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U
       (.A(A),
        .P(P),
        .Q(Q),
        .ZplateHorContDelta_val25(ZplateHorContDelta_val25),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .phi_mul_fu_426_reg(phi_mul_fu_426_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1
   (P,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_clk,
    ZplateHorContDelta_val25,
    A,
    p_reg_reg_0,
    phi_mul_fu_426_reg);
  output [10:0]P;
  input ap_block_pp0_stage0_subdone;
  input [0:0]Q;
  input ap_clk;
  input [15:0]ZplateHorContDelta_val25;
  input [15:0]A;
  input [15:0]p_reg_reg_0;
  input [15:0]phi_mul_fu_426_reg;

  wire [15:0]A;
  wire [10:0]P;
  wire [0:0]Q;
  wire [15:0]ZplateHorContDelta_val25;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire p_reg_reg_i_17_n_10;
  wire p_reg_reg_i_17_n_4;
  wire p_reg_reg_i_17_n_5;
  wire p_reg_reg_i_17_n_6;
  wire p_reg_reg_i_17_n_7;
  wire p_reg_reg_i_17_n_8;
  wire p_reg_reg_i_17_n_9;
  wire p_reg_reg_i_18_n_10;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_18_n_4;
  wire p_reg_reg_i_18_n_5;
  wire p_reg_reg_i_18_n_6;
  wire p_reg_reg_i_18_n_7;
  wire p_reg_reg_i_18_n_8;
  wire p_reg_reg_i_18_n_9;
  wire p_reg_reg_i_19_n_10;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_19_n_4;
  wire p_reg_reg_i_19_n_5;
  wire p_reg_reg_i_19_n_6;
  wire p_reg_reg_i_19_n_7;
  wire p_reg_reg_i_19_n_8;
  wire p_reg_reg_i_19_n_9;
  wire p_reg_reg_i_20_n_10;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_20_n_4;
  wire p_reg_reg_i_20_n_5;
  wire p_reg_reg_i_20_n_6;
  wire p_reg_reg_i_20_n_7;
  wire p_reg_reg_i_20_n_8;
  wire p_reg_reg_i_20_n_9;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_23_n_3;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_25_n_3;
  wire p_reg_reg_i_26_n_3;
  wire p_reg_reg_i_27_n_3;
  wire p_reg_reg_i_28_n_3;
  wire p_reg_reg_i_29_n_3;
  wire p_reg_reg_i_30_n_3;
  wire p_reg_reg_i_31_n_3;
  wire p_reg_reg_i_32_n_3;
  wire p_reg_reg_i_33_n_3;
  wire p_reg_reg_i_34_n_3;
  wire p_reg_reg_i_35_n_3;
  wire p_reg_reg_i_36_n_3;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [15:0]phi_mul_fu_426_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_17_CO_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({ZplateHorContDelta_val25[15],ZplateHorContDelta_val25[15],ZplateHorContDelta_val25}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_17_n_7,p_reg_reg_i_17_n_8,p_reg_reg_i_17_n_9,p_reg_reg_i_17_n_10,p_reg_reg_i_18_n_7,p_reg_reg_i_18_n_8,p_reg_reg_i_18_n_9,p_reg_reg_i_18_n_10,p_reg_reg_i_19_n_7,p_reg_reg_i_19_n_8,p_reg_reg_i_19_n_9,p_reg_reg_i_19_n_10,p_reg_reg_i_20_n_7,p_reg_reg_i_20_n_8,p_reg_reg_i_20_n_9,p_reg_reg_i_20_n_10}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_17
       (.CI(p_reg_reg_i_18_n_3),
        .CO({NLW_p_reg_reg_i_17_CO_UNCONNECTED[3],p_reg_reg_i_17_n_4,p_reg_reg_i_17_n_5,p_reg_reg_i_17_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_fu_426_reg[14:12]}),
        .O({p_reg_reg_i_17_n_7,p_reg_reg_i_17_n_8,p_reg_reg_i_17_n_9,p_reg_reg_i_17_n_10}),
        .S({p_reg_reg_i_21_n_3,p_reg_reg_i_22_n_3,p_reg_reg_i_23_n_3,p_reg_reg_i_24_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_18
       (.CI(p_reg_reg_i_19_n_3),
        .CO({p_reg_reg_i_18_n_3,p_reg_reg_i_18_n_4,p_reg_reg_i_18_n_5,p_reg_reg_i_18_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_426_reg[11:8]),
        .O({p_reg_reg_i_18_n_7,p_reg_reg_i_18_n_8,p_reg_reg_i_18_n_9,p_reg_reg_i_18_n_10}),
        .S({p_reg_reg_i_25_n_3,p_reg_reg_i_26_n_3,p_reg_reg_i_27_n_3,p_reg_reg_i_28_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_19
       (.CI(p_reg_reg_i_20_n_3),
        .CO({p_reg_reg_i_19_n_3,p_reg_reg_i_19_n_4,p_reg_reg_i_19_n_5,p_reg_reg_i_19_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_426_reg[7:4]),
        .O({p_reg_reg_i_19_n_7,p_reg_reg_i_19_n_8,p_reg_reg_i_19_n_9,p_reg_reg_i_19_n_10}),
        .S({p_reg_reg_i_29_n_3,p_reg_reg_i_30_n_3,p_reg_reg_i_31_n_3,p_reg_reg_i_32_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_reg_reg_i_20
       (.CI(1'b0),
        .CO({p_reg_reg_i_20_n_3,p_reg_reg_i_20_n_4,p_reg_reg_i_20_n_5,p_reg_reg_i_20_n_6}),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_426_reg[3:0]),
        .O({p_reg_reg_i_20_n_7,p_reg_reg_i_20_n_8,p_reg_reg_i_20_n_9,p_reg_reg_i_20_n_10}),
        .S({p_reg_reg_i_33_n_3,p_reg_reg_i_34_n_3,p_reg_reg_i_35_n_3,p_reg_reg_i_36_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(p_reg_reg_0[15]),
        .I1(phi_mul_fu_426_reg[15]),
        .O(p_reg_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(phi_mul_fu_426_reg[14]),
        .I1(p_reg_reg_0[14]),
        .O(p_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(phi_mul_fu_426_reg[13]),
        .I1(p_reg_reg_0[13]),
        .O(p_reg_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(phi_mul_fu_426_reg[12]),
        .I1(p_reg_reg_0[12]),
        .O(p_reg_reg_i_24_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25
       (.I0(phi_mul_fu_426_reg[11]),
        .I1(p_reg_reg_0[11]),
        .O(p_reg_reg_i_25_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26
       (.I0(phi_mul_fu_426_reg[10]),
        .I1(p_reg_reg_0[10]),
        .O(p_reg_reg_i_26_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27
       (.I0(phi_mul_fu_426_reg[9]),
        .I1(p_reg_reg_0[9]),
        .O(p_reg_reg_i_27_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28
       (.I0(phi_mul_fu_426_reg[8]),
        .I1(p_reg_reg_0[8]),
        .O(p_reg_reg_i_28_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29
       (.I0(phi_mul_fu_426_reg[7]),
        .I1(p_reg_reg_0[7]),
        .O(p_reg_reg_i_29_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30
       (.I0(phi_mul_fu_426_reg[6]),
        .I1(p_reg_reg_0[6]),
        .O(p_reg_reg_i_30_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31
       (.I0(phi_mul_fu_426_reg[5]),
        .I1(p_reg_reg_0[5]),
        .O(p_reg_reg_i_31_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32
       (.I0(phi_mul_fu_426_reg[4]),
        .I1(p_reg_reg_0[4]),
        .O(p_reg_reg_i_32_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33
       (.I0(phi_mul_fu_426_reg[3]),
        .I1(p_reg_reg_0[3]),
        .O(p_reg_reg_i_33_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34
       (.I0(phi_mul_fu_426_reg[2]),
        .I1(p_reg_reg_0[2]),
        .O(p_reg_reg_i_34_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35
       (.I0(phi_mul_fu_426_reg[1]),
        .I1(p_reg_reg_0[1]),
        .O(p_reg_reg_i_35_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_36
       (.I0(phi_mul_fu_426_reg[0]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_36_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
   (D,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    P,
    bckgndYUV_full_n,
    \select_ln1309_reg_4298_reg[0] );
  output [7:0]D;
  output [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [15:0]P;
  input bckgndYUV_full_n;
  input \select_ln1309_reg_4298_reg[0] ;

  wire [7:0]A;
  wire [7:0]D;
  wire [15:0]P;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire bckgndYUV_full_n;
  wire \select_ln1309_reg_4298_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_7 design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_7_U
       (.A(A),
        .D(D),
        .P(P),
        .SS(SS),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\select_ln1309_reg_4298_reg[0] (\select_ln1309_reg_4298_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_7
   (D,
    SS,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    P,
    bckgndYUV_full_n,
    \select_ln1309_reg_4298_reg[0] );
  output [7:0]D;
  output [0:0]SS;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [15:0]P;
  input bckgndYUV_full_n;
  input \select_ln1309_reg_4298_reg[0] ;

  wire [7:0]A;
  wire [7:0]D;
  wire [15:0]P;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire bckgndYUV_full_n;
  wire [16:16]grp_fu_3580_p3;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire \select_ln1309_reg_4298_reg[0] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],grp_fu_3580_p3,D,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h8A)) 
    \select_ln1309_reg_4298[7]_i_1 
       (.I0(grp_fu_3580_p3),
        .I1(bckgndYUV_full_n),
        .I2(\select_ln1309_reg_4298_reg[0] ),
        .O(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
   (P,
    O,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    C,
    Q,
    DI,
    S,
    \tmp_17_reg_4137_reg[0] ,
    \trunc_ln9_reg_4142_reg[7] );
  output [0:0]P;
  output [0:0]O;
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]C;
  input [8:0]Q;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\tmp_17_reg_4137_reg[0] ;
  input [15:0]\trunc_ln9_reg_4142_reg[7] ;

  wire [7:0]C;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]P;
  wire [8:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]\tmp_17_reg_4137_reg[0] ;
  wire [15:0]\trunc_ln9_reg_4142_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_5 design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_5_U
       (.C(C),
        .D(D),
        .DI(DI),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\tmp_17_reg_4137_reg[0] (\tmp_17_reg_4137_reg[0] ),
        .\trunc_ln9_reg_4142_reg[7] (\trunc_ln9_reg_4142_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_5
   (P,
    O,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    C,
    Q,
    DI,
    S,
    \tmp_17_reg_4137_reg[0] ,
    \trunc_ln9_reg_4142_reg[7] );
  output [0:0]P;
  output [0:0]O;
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]C;
  input [8:0]Q;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\tmp_17_reg_4137_reg[0] ;
  input [15:0]\trunc_ln9_reg_4142_reg[7] ;

  wire [7:0]C;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]P;
  wire [8:0]Q;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [6:0]grp_fu_3554_p0;
  wire p_reg_reg_i_1__3_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \tmp_17_reg_4137[0]_i_11_n_3 ;
  wire \tmp_17_reg_4137[0]_i_12_n_3 ;
  wire \tmp_17_reg_4137[0]_i_13_n_3 ;
  wire \tmp_17_reg_4137[0]_i_14_n_3 ;
  wire \tmp_17_reg_4137[0]_i_16_n_3 ;
  wire \tmp_17_reg_4137[0]_i_17_n_3 ;
  wire \tmp_17_reg_4137[0]_i_18_n_3 ;
  wire \tmp_17_reg_4137[0]_i_19_n_3 ;
  wire \tmp_17_reg_4137[0]_i_20_n_3 ;
  wire \tmp_17_reg_4137[0]_i_21_n_3 ;
  wire \tmp_17_reg_4137[0]_i_22_n_3 ;
  wire \tmp_17_reg_4137[0]_i_23_n_3 ;
  wire \tmp_17_reg_4137[0]_i_7_n_3 ;
  wire \tmp_17_reg_4137[0]_i_8_n_3 ;
  wire \tmp_17_reg_4137[0]_i_9_n_3 ;
  wire [0:0]\tmp_17_reg_4137_reg[0] ;
  wire \tmp_17_reg_4137_reg[0]_i_10_n_3 ;
  wire \tmp_17_reg_4137_reg[0]_i_10_n_4 ;
  wire \tmp_17_reg_4137_reg[0]_i_10_n_5 ;
  wire \tmp_17_reg_4137_reg[0]_i_10_n_6 ;
  wire \tmp_17_reg_4137_reg[0]_i_15_n_3 ;
  wire \tmp_17_reg_4137_reg[0]_i_15_n_4 ;
  wire \tmp_17_reg_4137_reg[0]_i_15_n_5 ;
  wire \tmp_17_reg_4137_reg[0]_i_15_n_6 ;
  wire \tmp_17_reg_4137_reg[0]_i_2_n_3 ;
  wire \tmp_17_reg_4137_reg[0]_i_2_n_4 ;
  wire \tmp_17_reg_4137_reg[0]_i_2_n_5 ;
  wire \tmp_17_reg_4137_reg[0]_i_2_n_6 ;
  wire \tmp_17_reg_4137_reg[0]_i_4_n_3 ;
  wire \tmp_17_reg_4137_reg[0]_i_4_n_4 ;
  wire \tmp_17_reg_4137_reg[0]_i_4_n_5 ;
  wire \tmp_17_reg_4137_reg[0]_i_4_n_6 ;
  wire \trunc_ln9_reg_4142[3]_i_10_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_11_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_12_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_13_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_14_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_15_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_3_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_4_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_5_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_6_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_8_n_3 ;
  wire \trunc_ln9_reg_4142[3]_i_9_n_3 ;
  wire \trunc_ln9_reg_4142[7]_i_2_n_3 ;
  wire \trunc_ln9_reg_4142[7]_i_3_n_3 ;
  wire \trunc_ln9_reg_4142[7]_i_4_n_3 ;
  wire \trunc_ln9_reg_4142[7]_i_5_n_3 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_1_n_3 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_1_n_4 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_1_n_5 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_1_n_6 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_2_n_3 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_2_n_4 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_2_n_5 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_2_n_6 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_7_n_3 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_7_n_4 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_7_n_5 ;
  wire \trunc_ln9_reg_4142_reg[3]_i_7_n_6 ;
  wire [15:0]\trunc_ln9_reg_4142_reg[7] ;
  wire \trunc_ln9_reg_4142_reg[7]_i_1_n_4 ;
  wire \trunc_ln9_reg_4142_reg[7]_i_1_n_5 ;
  wire \trunc_ln9_reg_4142_reg[7]_i_1_n_6 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_17_reg_4137_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_17_reg_4137_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_4137_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_4137_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_4137_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_17_reg_4137_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln9_reg_4142_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln9_reg_4142_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln9_reg_4142_reg[7]_i_1_CO_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__3_n_3,grp_fu_3554_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(p_reg_reg_i_1__3_n_3));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(grp_fu_3554_p0[6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .O(grp_fu_3554_p0[5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[4]),
        .O(grp_fu_3554_p0[4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(grp_fu_3554_p0[3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[2]),
        .O(grp_fu_3554_p0[2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(grp_fu_3554_p0[1]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__3
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[0]),
        .O(grp_fu_3554_p0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_11 
       (.I0(p_reg_reg_n_97),
        .I1(\trunc_ln9_reg_4142_reg[7] [11]),
        .O(\tmp_17_reg_4137[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_12 
       (.I0(p_reg_reg_n_98),
        .I1(\trunc_ln9_reg_4142_reg[7] [10]),
        .O(\tmp_17_reg_4137[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_13 
       (.I0(p_reg_reg_n_99),
        .I1(\trunc_ln9_reg_4142_reg[7] [9]),
        .O(\tmp_17_reg_4137[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_14 
       (.I0(p_reg_reg_n_100),
        .I1(\trunc_ln9_reg_4142_reg[7] [8]),
        .O(\tmp_17_reg_4137[0]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_16 
       (.I0(p_reg_reg_n_101),
        .I1(\trunc_ln9_reg_4142_reg[7] [7]),
        .O(\tmp_17_reg_4137[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_17 
       (.I0(p_reg_reg_n_102),
        .I1(\trunc_ln9_reg_4142_reg[7] [6]),
        .O(\tmp_17_reg_4137[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_18 
       (.I0(p_reg_reg_n_103),
        .I1(\trunc_ln9_reg_4142_reg[7] [5]),
        .O(\tmp_17_reg_4137[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_19 
       (.I0(p_reg_reg_n_104),
        .I1(\trunc_ln9_reg_4142_reg[7] [4]),
        .O(\tmp_17_reg_4137[0]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_20 
       (.I0(p_reg_reg_n_105),
        .I1(\trunc_ln9_reg_4142_reg[7] [3]),
        .O(\tmp_17_reg_4137[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_21 
       (.I0(p_reg_reg_n_106),
        .I1(\trunc_ln9_reg_4142_reg[7] [2]),
        .O(\tmp_17_reg_4137[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_22 
       (.I0(p_reg_reg_n_107),
        .I1(\trunc_ln9_reg_4142_reg[7] [1]),
        .O(\tmp_17_reg_4137[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_23 
       (.I0(p_reg_reg_n_108),
        .I1(\trunc_ln9_reg_4142_reg[7] [0]),
        .O(\tmp_17_reg_4137[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_7 
       (.I0(p_reg_reg_n_94),
        .I1(\trunc_ln9_reg_4142_reg[7] [14]),
        .O(\tmp_17_reg_4137[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_8 
       (.I0(p_reg_reg_n_95),
        .I1(\trunc_ln9_reg_4142_reg[7] [13]),
        .O(\tmp_17_reg_4137[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_9 
       (.I0(p_reg_reg_n_96),
        .I1(\trunc_ln9_reg_4142_reg[7] [12]),
        .O(\tmp_17_reg_4137[0]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_4137_reg[0]_i_1 
       (.CI(\tmp_17_reg_4137_reg[0]_i_2_n_3 ),
        .CO(\NLW_tmp_17_reg_4137_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_17_reg_4137_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,\tmp_17_reg_4137_reg[0] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_4137_reg[0]_i_10 
       (.CI(\tmp_17_reg_4137_reg[0]_i_15_n_3 ),
        .CO({\tmp_17_reg_4137_reg[0]_i_10_n_3 ,\tmp_17_reg_4137_reg[0]_i_10_n_4 ,\tmp_17_reg_4137_reg[0]_i_10_n_5 ,\tmp_17_reg_4137_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_tmp_17_reg_4137_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_4137[0]_i_16_n_3 ,\tmp_17_reg_4137[0]_i_17_n_3 ,\tmp_17_reg_4137[0]_i_18_n_3 ,\tmp_17_reg_4137[0]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_4137_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\tmp_17_reg_4137_reg[0]_i_15_n_3 ,\tmp_17_reg_4137_reg[0]_i_15_n_4 ,\tmp_17_reg_4137_reg[0]_i_15_n_5 ,\tmp_17_reg_4137_reg[0]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_tmp_17_reg_4137_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_4137[0]_i_20_n_3 ,\tmp_17_reg_4137[0]_i_21_n_3 ,\tmp_17_reg_4137[0]_i_22_n_3 ,\tmp_17_reg_4137[0]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_4137_reg[0]_i_2 
       (.CI(\tmp_17_reg_4137_reg[0]_i_4_n_3 ),
        .CO({\tmp_17_reg_4137_reg[0]_i_2_n_3 ,\tmp_17_reg_4137_reg[0]_i_2_n_4 ,\tmp_17_reg_4137_reg[0]_i_2_n_5 ,\tmp_17_reg_4137_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({DI,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(\NLW_tmp_17_reg_4137_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({S,\tmp_17_reg_4137[0]_i_7_n_3 ,\tmp_17_reg_4137[0]_i_8_n_3 ,\tmp_17_reg_4137[0]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_17_reg_4137_reg[0]_i_4 
       (.CI(\tmp_17_reg_4137_reg[0]_i_10_n_3 ),
        .CO({\tmp_17_reg_4137_reg[0]_i_4_n_3 ,\tmp_17_reg_4137_reg[0]_i_4_n_4 ,\tmp_17_reg_4137_reg[0]_i_4_n_5 ,\tmp_17_reg_4137_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(\NLW_tmp_17_reg_4137_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_17_reg_4137[0]_i_11_n_3 ,\tmp_17_reg_4137[0]_i_12_n_3 ,\tmp_17_reg_4137[0]_i_13_n_3 ,\tmp_17_reg_4137[0]_i_14_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_10 
       (.I0(p_reg_reg_n_103),
        .I1(\trunc_ln9_reg_4142_reg[7] [5]),
        .O(\trunc_ln9_reg_4142[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_11 
       (.I0(p_reg_reg_n_104),
        .I1(\trunc_ln9_reg_4142_reg[7] [4]),
        .O(\trunc_ln9_reg_4142[3]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_12 
       (.I0(p_reg_reg_n_105),
        .I1(\trunc_ln9_reg_4142_reg[7] [3]),
        .O(\trunc_ln9_reg_4142[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_13 
       (.I0(p_reg_reg_n_106),
        .I1(\trunc_ln9_reg_4142_reg[7] [2]),
        .O(\trunc_ln9_reg_4142[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_14 
       (.I0(p_reg_reg_n_107),
        .I1(\trunc_ln9_reg_4142_reg[7] [1]),
        .O(\trunc_ln9_reg_4142[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_15 
       (.I0(p_reg_reg_n_108),
        .I1(\trunc_ln9_reg_4142_reg[7] [0]),
        .O(\trunc_ln9_reg_4142[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_3 
       (.I0(p_reg_reg_n_97),
        .I1(\trunc_ln9_reg_4142_reg[7] [11]),
        .O(\trunc_ln9_reg_4142[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_4 
       (.I0(p_reg_reg_n_98),
        .I1(\trunc_ln9_reg_4142_reg[7] [10]),
        .O(\trunc_ln9_reg_4142[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_5 
       (.I0(p_reg_reg_n_99),
        .I1(\trunc_ln9_reg_4142_reg[7] [9]),
        .O(\trunc_ln9_reg_4142[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_6 
       (.I0(p_reg_reg_n_100),
        .I1(\trunc_ln9_reg_4142_reg[7] [8]),
        .O(\trunc_ln9_reg_4142[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_8 
       (.I0(p_reg_reg_n_101),
        .I1(\trunc_ln9_reg_4142_reg[7] [7]),
        .O(\trunc_ln9_reg_4142[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[3]_i_9 
       (.I0(p_reg_reg_n_102),
        .I1(\trunc_ln9_reg_4142_reg[7] [6]),
        .O(\trunc_ln9_reg_4142[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[7]_i_2 
       (.I0(P),
        .I1(\trunc_ln9_reg_4142_reg[7] [15]),
        .O(\trunc_ln9_reg_4142[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[7]_i_3 
       (.I0(p_reg_reg_n_94),
        .I1(\trunc_ln9_reg_4142_reg[7] [14]),
        .O(\trunc_ln9_reg_4142[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[7]_i_4 
       (.I0(p_reg_reg_n_95),
        .I1(\trunc_ln9_reg_4142_reg[7] [13]),
        .O(\trunc_ln9_reg_4142[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln9_reg_4142[7]_i_5 
       (.I0(p_reg_reg_n_96),
        .I1(\trunc_ln9_reg_4142_reg[7] [12]),
        .O(\trunc_ln9_reg_4142[7]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln9_reg_4142_reg[3]_i_1 
       (.CI(\trunc_ln9_reg_4142_reg[3]_i_2_n_3 ),
        .CO({\trunc_ln9_reg_4142_reg[3]_i_1_n_3 ,\trunc_ln9_reg_4142_reg[3]_i_1_n_4 ,\trunc_ln9_reg_4142_reg[3]_i_1_n_5 ,\trunc_ln9_reg_4142_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100}),
        .O(D[3:0]),
        .S({\trunc_ln9_reg_4142[3]_i_3_n_3 ,\trunc_ln9_reg_4142[3]_i_4_n_3 ,\trunc_ln9_reg_4142[3]_i_5_n_3 ,\trunc_ln9_reg_4142[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln9_reg_4142_reg[3]_i_2 
       (.CI(\trunc_ln9_reg_4142_reg[3]_i_7_n_3 ),
        .CO({\trunc_ln9_reg_4142_reg[3]_i_2_n_3 ,\trunc_ln9_reg_4142_reg[3]_i_2_n_4 ,\trunc_ln9_reg_4142_reg[3]_i_2_n_5 ,\trunc_ln9_reg_4142_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104}),
        .O(\NLW_trunc_ln9_reg_4142_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\trunc_ln9_reg_4142[3]_i_8_n_3 ,\trunc_ln9_reg_4142[3]_i_9_n_3 ,\trunc_ln9_reg_4142[3]_i_10_n_3 ,\trunc_ln9_reg_4142[3]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln9_reg_4142_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\trunc_ln9_reg_4142_reg[3]_i_7_n_3 ,\trunc_ln9_reg_4142_reg[3]_i_7_n_4 ,\trunc_ln9_reg_4142_reg[3]_i_7_n_5 ,\trunc_ln9_reg_4142_reg[3]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .O(\NLW_trunc_ln9_reg_4142_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\trunc_ln9_reg_4142[3]_i_12_n_3 ,\trunc_ln9_reg_4142[3]_i_13_n_3 ,\trunc_ln9_reg_4142[3]_i_14_n_3 ,\trunc_ln9_reg_4142[3]_i_15_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln9_reg_4142_reg[7]_i_1 
       (.CI(\trunc_ln9_reg_4142_reg[3]_i_1_n_3 ),
        .CO({\NLW_trunc_ln9_reg_4142_reg[7]_i_1_CO_UNCONNECTED [3],\trunc_ln9_reg_4142_reg[7]_i_1_n_4 ,\trunc_ln9_reg_4142_reg[7]_i_1_n_5 ,\trunc_ln9_reg_4142_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96}),
        .O(D[7:4]),
        .S({\trunc_ln9_reg_4142[7]_i_2_n_3 ,\trunc_ln9_reg_4142[7]_i_3_n_3 ,\trunc_ln9_reg_4142[7]_i_4_n_3 ,\trunc_ln9_reg_4142[7]_i_5_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    Q);
  output [14:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]p_reg_reg;
  input [1:0]Q;

  wire [0:0]A;
  wire [14:0]P;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [6:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_2 design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_2_U
       (.A(A),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_2
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    Q);
  output [14:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]p_reg_reg_0;
  input [1:0]Q;

  wire [0:0]A;
  wire [14:0]P;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [6:0]p_reg_reg_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(A));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
   (PCOUT,
    \tmp_reg_4045_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    Q);
  output [47:0]PCOUT;
  output [6:0]\tmp_reg_4045_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [8:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [8:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [6:0]\tmp_reg_4045_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_3 design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_3_U
       (.A(A),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\tmp_reg_4045_reg[8] (\tmp_reg_4045_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_3
   (PCOUT,
    \tmp_reg_4045_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    Q);
  output [47:0]PCOUT;
  output [6:0]\tmp_reg_4045_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [8:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [8:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [6:0]\tmp_reg_4045_reg[8] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\tmp_reg_4045_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\tmp_reg_4045_reg[8] [6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .O(\tmp_reg_4045_reg[8] [5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[4]),
        .O(\tmp_reg_4045_reg[8] [4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(\tmp_reg_4045_reg[8] [3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[2]),
        .O(\tmp_reg_4045_reg[8] [2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(\tmp_reg_4045_reg[8] [1]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__1
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[0]),
        .O(\tmp_reg_4045_reg[8] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    Q);
  output [15:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]p_reg_reg;
  input [14:0]p_reg_reg_0;
  input [1:0]Q;

  wire [0:0]A;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [6:0]p_reg_reg;
  wire [14:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6 design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_U
       (.A(A),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    Q);
  output [15:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]p_reg_reg_0;
  input [14:0]p_reg_reg_1;
  input [1:0]Q;

  wire [0:0]A;
  wire [15:0]P;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [6:0]p_reg_reg_0;
  wire [14:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(A));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
   (p_reg_reg,
    S,
    p_reg_reg_0,
    DI,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    P);
  output [15:0]p_reg_reg;
  output [0:0]S;
  output [0:0]p_reg_reg_0;
  output [0:0]DI;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [0:0]P;

  wire [7:0]A;
  wire [0:0]DI;
  wire [0:0]P;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_31 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U
       (.A(A),
        .DI(DI),
        .P(p_reg_reg),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg_0),
        .\tmp_17_reg_4137_reg[0]_i_2 (P));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_22
   (p_0_in,
    \tmp_s_reg_4050_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT,
    Q);
  output [9:0]p_0_in;
  output [6:0]\tmp_s_reg_4050_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [47:0]PCOUT;
  input [8:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [8:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [9:0]p_0_in;
  wire [6:0]\tmp_s_reg_4050_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U
       (.A(A),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in),
        .\tmp_s_reg_4050_reg[8] (\tmp_s_reg_4050_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4
   (p_0_in,
    \tmp_s_reg_4050_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT,
    Q);
  output [9:0]p_0_in;
  output [6:0]\tmp_s_reg_4050_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [47:0]PCOUT;
  input [8:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [8:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [9:0]p_0_in;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [6:0]\tmp_s_reg_4050_reg[8] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\tmp_s_reg_4050_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_0_in,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_2__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\tmp_s_reg_4050_reg[8] [6]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_3__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[5]),
        .O(\tmp_s_reg_4050_reg[8] [5]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_4__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[4]),
        .O(\tmp_s_reg_4050_reg[8] [4]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_5__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(\tmp_s_reg_4050_reg[8] [3]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_6__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[2]),
        .O(\tmp_s_reg_4050_reg[8] [2]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_7__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .O(\tmp_s_reg_4050_reg[8] [1]));
  LUT3 #(
    .INIT(8'hF6)) 
    p_reg_reg_i_8__2
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[0]),
        .O(\tmp_s_reg_4050_reg[8] [0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_31
   (P,
    S,
    p_reg_reg_0,
    DI,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    \tmp_17_reg_4137_reg[0]_i_2 );
  output [15:0]P;
  output [0:0]S;
  output [0:0]p_reg_reg_0;
  output [0:0]DI;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;
  input [0:0]\tmp_17_reg_4137_reg[0]_i_2 ;

  wire [7:0]A;
  wire [0:0]DI;
  wire [15:0]P;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [0:0]p_reg_reg_0;
  wire [0:0]\tmp_17_reg_4137_reg[0]_i_2 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_17_reg_4137[0]_i_3 
       (.I0(P[15]),
        .O(p_reg_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_17_reg_4137[0]_i_5 
       (.I0(P[15]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_17_reg_4137[0]_i_6 
       (.I0(P[15]),
        .I1(\tmp_17_reg_4137_reg[0]_i_2 ),
        .O(S));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_buff0_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff0_reg_P_UNCONNECTED[47:23],P,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1_23
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_buff0_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff0_reg_P_UNCONNECTED[47:23],P,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1_24
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [8:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [10:0]A;

  wire [10:0]A;
  wire [8:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_buff0_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff0_reg_P_UNCONNECTED[47:23],P,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_20s_9ns_28_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out);
  output [27:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]out;

  wire [27:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [19:0]out;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_buff1_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff1_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s
   (ap_ce_reg,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0] ,
    E,
    ap_enable_reg_pp0_iter23_reg,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    ap_phi_reg_pp0_iter2_hHatch_reg_1026,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_1 ,
    \xCount_4_0_reg[0] ,
    \xCount_4_0_reg[0]_0 ,
    bckgndYUV_full_n,
    icmp_ln1072_reg_3735,
    \xCount_4_0_reg[3] ,
    \xCount_4_0_reg[3]_0 ,
    \xCount_4_0_reg[3]_1 ,
    \d_val_read_reg_22_reg[9]_0 );
  output ap_ce_reg;
  output \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0] ;
  output [0:0]E;
  output ap_enable_reg_pp0_iter23_reg;
  output [9:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [9:0]Q;
  input ap_phi_reg_pp0_iter2_hHatch_reg_1026;
  input ap_enable_reg_pp0_iter1;
  input \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_1 ;
  input \xCount_4_0_reg[0] ;
  input \xCount_4_0_reg[0]_0 ;
  input bckgndYUV_full_n;
  input icmp_ln1072_reg_3735;
  input \xCount_4_0_reg[3] ;
  input \xCount_4_0_reg[3]_0 ;
  input \xCount_4_0_reg[3]_1 ;
  input [9:0]\d_val_read_reg_22_reg[9]_0 ;

  wire [9:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter23_reg;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_1 ;
  wire [9:0]ap_return_int_reg;
  wire bckgndYUV_full_n;
  wire [9:0]d_val_read_reg_22;
  wire [9:0]\d_val_read_reg_22_reg[9]_0 ;
  wire icmp_ln1072_reg_3735;
  wire icmp_ln1478_fu_1454_p256_in;
  wire icmp_ln1483_fu_1460_p2;
  wire p_2_in;
  wire \xCount_4_0[3]_i_3_n_3 ;
  wire \xCount_4_0[3]_i_4_n_3 ;
  wire \xCount_4_0[3]_i_5_n_3 ;
  wire \xCount_4_0[3]_i_6_n_3 ;
  wire \xCount_4_0[7]_i_2_n_3 ;
  wire \xCount_4_0[7]_i_3_n_3 ;
  wire \xCount_4_0[7]_i_4_n_3 ;
  wire \xCount_4_0[7]_i_5_n_3 ;
  wire \xCount_4_0[9]_i_10_n_3 ;
  wire \xCount_4_0[9]_i_13_n_3 ;
  wire \xCount_4_0[9]_i_14_n_3 ;
  wire \xCount_4_0[9]_i_15_n_3 ;
  wire \xCount_4_0[9]_i_16_n_3 ;
  wire \xCount_4_0[9]_i_17_n_3 ;
  wire \xCount_4_0[9]_i_18_n_3 ;
  wire \xCount_4_0[9]_i_20_n_3 ;
  wire \xCount_4_0[9]_i_21_n_3 ;
  wire \xCount_4_0[9]_i_22_n_3 ;
  wire \xCount_4_0[9]_i_23_n_3 ;
  wire \xCount_4_0[9]_i_24_n_3 ;
  wire \xCount_4_0[9]_i_25_n_3 ;
  wire \xCount_4_0[9]_i_26_n_3 ;
  wire \xCount_4_0[9]_i_27_n_3 ;
  wire \xCount_4_0[9]_i_28_n_3 ;
  wire \xCount_4_0[9]_i_29_n_3 ;
  wire \xCount_4_0[9]_i_30_n_3 ;
  wire \xCount_4_0[9]_i_31_n_3 ;
  wire \xCount_4_0[9]_i_32_n_3 ;
  wire \xCount_4_0[9]_i_33_n_3 ;
  wire \xCount_4_0[9]_i_34_n_3 ;
  wire \xCount_4_0[9]_i_35_n_3 ;
  wire \xCount_4_0[9]_i_36_n_3 ;
  wire \xCount_4_0[9]_i_37_n_3 ;
  wire \xCount_4_0[9]_i_38_n_3 ;
  wire \xCount_4_0[9]_i_39_n_3 ;
  wire \xCount_4_0[9]_i_40_n_3 ;
  wire \xCount_4_0[9]_i_9_n_3 ;
  wire \xCount_4_0_reg[0] ;
  wire \xCount_4_0_reg[0]_0 ;
  wire \xCount_4_0_reg[3] ;
  wire \xCount_4_0_reg[3]_0 ;
  wire \xCount_4_0_reg[3]_1 ;
  wire \xCount_4_0_reg[3]_i_1_n_3 ;
  wire \xCount_4_0_reg[3]_i_1_n_4 ;
  wire \xCount_4_0_reg[3]_i_1_n_5 ;
  wire \xCount_4_0_reg[3]_i_1_n_6 ;
  wire \xCount_4_0_reg[7]_i_1_n_3 ;
  wire \xCount_4_0_reg[7]_i_1_n_4 ;
  wire \xCount_4_0_reg[7]_i_1_n_5 ;
  wire \xCount_4_0_reg[7]_i_1_n_6 ;
  wire \xCount_4_0_reg[9]_i_12_n_3 ;
  wire \xCount_4_0_reg[9]_i_12_n_4 ;
  wire \xCount_4_0_reg[9]_i_12_n_5 ;
  wire \xCount_4_0_reg[9]_i_12_n_6 ;
  wire \xCount_4_0_reg[9]_i_3_n_6 ;
  wire \xCount_4_0_reg[9]_i_7_n_4 ;
  wire \xCount_4_0_reg[9]_i_7_n_5 ;
  wire \xCount_4_0_reg[9]_i_7_n_6 ;
  wire [3:0]\NLW_xCount_4_0_reg[9]_i_12_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_4_0_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_4_0_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_4_0_reg[9]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_xCount_4_0_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_xCount_4_0_reg[9]_i_7_O_UNCONNECTED ;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAE00AE00AEFFAE00)) 
    \ap_phi_reg_pp0_iter2_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_1 ),
        .I4(icmp_ln1483_fu_1460_p2),
        .I5(icmp_ln1478_fu_1454_p256_in),
        .O(\ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0] ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_val_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [0]),
        .Q(d_val_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [1]),
        .Q(d_val_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [2]),
        .Q(d_val_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [3]),
        .Q(d_val_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [4]),
        .Q(d_val_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [5]),
        .Q(d_val_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [6]),
        .Q(d_val_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [7]),
        .Q(d_val_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [8]),
        .Q(d_val_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_val_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_val_read_reg_22_reg[9]_0 [9]),
        .Q(d_val_read_reg_22[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \xCount_4_0[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln1072_reg_3735),
        .I2(\xCount_4_0_reg[3] ),
        .I3(\xCount_4_0_reg[3]_0 ),
        .I4(\xCount_4_0_reg[3]_1 ),
        .I5(icmp_ln1478_fu_1454_p256_in),
        .O(p_2_in));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[3]_i_3 
       (.I0(Q[3]),
        .I1(d_val_read_reg_22[3]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[3]),
        .I4(p_2_in),
        .O(\xCount_4_0[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[3]_i_4 
       (.I0(Q[2]),
        .I1(d_val_read_reg_22[2]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[2]),
        .I4(p_2_in),
        .O(\xCount_4_0[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[3]_i_5 
       (.I0(Q[1]),
        .I1(d_val_read_reg_22[1]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[1]),
        .I4(p_2_in),
        .O(\xCount_4_0[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A955555)) 
    \xCount_4_0[3]_i_6 
       (.I0(Q[0]),
        .I1(d_val_read_reg_22[0]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[0]),
        .I4(p_2_in),
        .O(\xCount_4_0[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[7]_i_2 
       (.I0(Q[7]),
        .I1(d_val_read_reg_22[7]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[7]),
        .I4(p_2_in),
        .O(\xCount_4_0[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[7]_i_3 
       (.I0(Q[6]),
        .I1(d_val_read_reg_22[6]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[6]),
        .I4(p_2_in),
        .O(\xCount_4_0[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[7]_i_4 
       (.I0(Q[5]),
        .I1(d_val_read_reg_22[5]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[5]),
        .I4(p_2_in),
        .O(\xCount_4_0[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[7]_i_5 
       (.I0(Q[4]),
        .I1(d_val_read_reg_22[4]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[4]),
        .I4(p_2_in),
        .O(\xCount_4_0[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A95AAAA)) 
    \xCount_4_0[9]_i_10 
       (.I0(Q[8]),
        .I1(d_val_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(p_2_in),
        .O(\xCount_4_0[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    \xCount_4_0[9]_i_13 
       (.I0(ap_return_int_reg[8]),
        .I1(ap_ce_reg),
        .I2(d_val_read_reg_22[8]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\xCount_4_0[9]_i_28_n_3 ),
        .O(\xCount_4_0[9]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \xCount_4_0[9]_i_14 
       (.I0(\xCount_4_0[9]_i_29_n_3 ),
        .I1(d_val_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(Q[8]),
        .O(\xCount_4_0[9]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \xCount_4_0[9]_i_15 
       (.I0(ap_return_int_reg[9]),
        .I1(ap_ce_reg),
        .I2(d_val_read_reg_22[9]),
        .I3(Q[9]),
        .O(\xCount_4_0[9]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \xCount_4_0[9]_i_16 
       (.I0(\xCount_4_0[9]_i_30_n_3 ),
        .I1(d_val_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[8]),
        .I4(Q[8]),
        .O(\xCount_4_0[9]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \xCount_4_0[9]_i_17 
       (.I0(\xCount_4_0[9]_i_31_n_3 ),
        .I1(d_val_read_reg_22[3]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[3]),
        .I4(Q[3]),
        .O(\xCount_4_0[9]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hA9590000)) 
    \xCount_4_0[9]_i_18 
       (.I0(Q[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[2]),
        .I4(\xCount_4_0[9]_i_32_n_3 ),
        .O(\xCount_4_0[9]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h0B)) 
    \xCount_4_0[9]_i_2 
       (.I0(icmp_ln1478_fu_1454_p256_in),
        .I1(icmp_ln1483_fu_1460_p2),
        .I2(\ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h00E20000FFFF00E2)) 
    \xCount_4_0[9]_i_20 
       (.I0(ap_return_int_reg[6]),
        .I1(ap_ce_reg),
        .I2(d_val_read_reg_22[6]),
        .I3(Q[6]),
        .I4(\xCount_4_0[9]_i_33_n_3 ),
        .I5(Q[7]),
        .O(\xCount_4_0[9]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \xCount_4_0[9]_i_21 
       (.I0(Q[5]),
        .I1(\xCount_4_0[9]_i_34_n_3 ),
        .I2(ap_return_int_reg[4]),
        .I3(ap_ce_reg),
        .I4(d_val_read_reg_22[4]),
        .I5(Q[4]),
        .O(\xCount_4_0[9]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \xCount_4_0[9]_i_22 
       (.I0(Q[3]),
        .I1(\xCount_4_0[9]_i_35_n_3 ),
        .I2(ap_return_int_reg[2]),
        .I3(ap_ce_reg),
        .I4(d_val_read_reg_22[2]),
        .I5(Q[2]),
        .O(\xCount_4_0[9]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h00E20000FFFF00E2)) 
    \xCount_4_0[9]_i_23 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg),
        .I2(d_val_read_reg_22[0]),
        .I3(Q[0]),
        .I4(\xCount_4_0[9]_i_36_n_3 ),
        .I5(Q[1]),
        .O(\xCount_4_0[9]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \xCount_4_0[9]_i_24 
       (.I0(Q[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[7]),
        .I4(\xCount_4_0[9]_i_37_n_3 ),
        .I5(Q[6]),
        .O(\xCount_4_0[9]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \xCount_4_0[9]_i_25 
       (.I0(d_val_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[5]),
        .I3(Q[5]),
        .I4(\xCount_4_0[9]_i_38_n_3 ),
        .I5(Q[4]),
        .O(\xCount_4_0[9]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h0000A959)) 
    \xCount_4_0[9]_i_26 
       (.I0(Q[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[2]),
        .I4(\xCount_4_0[9]_i_39_n_3 ),
        .O(\xCount_4_0[9]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \xCount_4_0[9]_i_27 
       (.I0(Q[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[1]),
        .I4(\xCount_4_0[9]_i_40_n_3 ),
        .I5(Q[0]),
        .O(\xCount_4_0[9]_i_27_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_28 
       (.I0(d_val_read_reg_22[9]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[9]),
        .O(\xCount_4_0[9]_i_28_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \xCount_4_0[9]_i_29 
       (.I0(Q[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[9]),
        .O(\xCount_4_0[9]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \xCount_4_0[9]_i_30 
       (.I0(Q[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[7]),
        .I4(\xCount_4_0[9]_i_37_n_3 ),
        .I5(Q[6]),
        .O(\xCount_4_0[9]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \xCount_4_0[9]_i_31 
       (.I0(d_val_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[5]),
        .I3(Q[5]),
        .I4(\xCount_4_0[9]_i_38_n_3 ),
        .I5(Q[4]),
        .O(\xCount_4_0[9]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hA95900000000A959)) 
    \xCount_4_0[9]_i_32 
       (.I0(Q[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[1]),
        .I4(\xCount_4_0[9]_i_40_n_3 ),
        .I5(Q[0]),
        .O(\xCount_4_0[9]_i_32_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_33 
       (.I0(d_val_read_reg_22[7]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[7]),
        .O(\xCount_4_0[9]_i_33_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_34 
       (.I0(d_val_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[5]),
        .O(\xCount_4_0[9]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_35 
       (.I0(d_val_read_reg_22[3]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[3]),
        .O(\xCount_4_0[9]_i_35_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_36 
       (.I0(d_val_read_reg_22[1]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[1]),
        .O(\xCount_4_0[9]_i_36_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_37 
       (.I0(d_val_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[6]),
        .O(\xCount_4_0[9]_i_37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_38 
       (.I0(d_val_read_reg_22[4]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[4]),
        .O(\xCount_4_0[9]_i_38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \xCount_4_0[9]_i_39 
       (.I0(Q[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .I3(d_val_read_reg_22[3]),
        .O(\xCount_4_0[9]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'h04040004)) 
    \xCount_4_0[9]_i_4 
       (.I0(icmp_ln1478_fu_1454_p256_in),
        .I1(icmp_ln1483_fu_1460_p2),
        .I2(\xCount_4_0_reg[0] ),
        .I3(\xCount_4_0_reg[0]_0 ),
        .I4(bckgndYUV_full_n),
        .O(ap_enable_reg_pp0_iter23_reg));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_4_0[9]_i_40 
       (.I0(d_val_read_reg_22[0]),
        .I1(ap_ce_reg),
        .I2(ap_return_int_reg[0]),
        .O(\xCount_4_0[9]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'hE2FF1D00)) 
    \xCount_4_0[9]_i_9 
       (.I0(ap_return_int_reg[9]),
        .I1(ap_ce_reg),
        .I2(d_val_read_reg_22[9]),
        .I3(p_2_in),
        .I4(Q[9]),
        .O(\xCount_4_0[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_4_0_reg[3]_i_1_n_3 ,\xCount_4_0_reg[3]_i_1_n_4 ,\xCount_4_0_reg[3]_i_1_n_5 ,\xCount_4_0_reg[3]_i_1_n_6 }),
        .CYINIT(p_2_in),
        .DI(Q[3:0]),
        .O(D[3:0]),
        .S({\xCount_4_0[3]_i_3_n_3 ,\xCount_4_0[3]_i_4_n_3 ,\xCount_4_0[3]_i_5_n_3 ,\xCount_4_0[3]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[7]_i_1 
       (.CI(\xCount_4_0_reg[3]_i_1_n_3 ),
        .CO({\xCount_4_0_reg[7]_i_1_n_3 ,\xCount_4_0_reg[7]_i_1_n_4 ,\xCount_4_0_reg[7]_i_1_n_5 ,\xCount_4_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[7:4]),
        .S({\xCount_4_0[7]_i_2_n_3 ,\xCount_4_0[7]_i_3_n_3 ,\xCount_4_0[7]_i_4_n_3 ,\xCount_4_0[7]_i_5_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_12 
       (.CI(1'b0),
        .CO({\xCount_4_0_reg[9]_i_12_n_3 ,\xCount_4_0_reg[9]_i_12_n_4 ,\xCount_4_0_reg[9]_i_12_n_5 ,\xCount_4_0_reg[9]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\xCount_4_0[9]_i_20_n_3 ,\xCount_4_0[9]_i_21_n_3 ,\xCount_4_0[9]_i_22_n_3 ,\xCount_4_0[9]_i_23_n_3 }),
        .O(\NLW_xCount_4_0_reg[9]_i_12_O_UNCONNECTED [3:0]),
        .S({\xCount_4_0[9]_i_24_n_3 ,\xCount_4_0[9]_i_25_n_3 ,\xCount_4_0[9]_i_26_n_3 ,\xCount_4_0[9]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_3 
       (.CI(\xCount_4_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_4_0_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_4_0_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_4_0_reg[9]_i_3_O_UNCONNECTED [3:2],D[9:8]}),
        .S({1'b0,1'b0,\xCount_4_0[9]_i_9_n_3 ,\xCount_4_0[9]_i_10_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_6 
       (.CI(\xCount_4_0_reg[9]_i_12_n_3 ),
        .CO({\NLW_xCount_4_0_reg[9]_i_6_CO_UNCONNECTED [3:1],icmp_ln1478_fu_1454_p256_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\xCount_4_0[9]_i_13_n_3 }),
        .O(\NLW_xCount_4_0_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\xCount_4_0[9]_i_14_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_4_0_reg[9]_i_7 
       (.CI(1'b0),
        .CO({icmp_ln1483_fu_1460_p2,\xCount_4_0_reg[9]_i_7_n_4 ,\xCount_4_0_reg[9]_i_7_n_5 ,\xCount_4_0_reg[9]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_xCount_4_0_reg[9]_i_7_O_UNCONNECTED [3:0]),
        .S({\xCount_4_0[9]_i_15_n_3 ,\xCount_4_0[9]_i_16_n_3 ,\xCount_4_0[9]_i_17_n_3 ,\xCount_4_0[9]_i_18_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_int_s
   (A,
    ap_ce_reg,
    D,
    ap_clk);
  output [15:0]A;
  input ap_ce_reg;
  input [15:0]D;
  input ap_clk;

  wire [15:0]A;
  wire [15:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire \ap_return_int_reg_reg_n_3_[0] ;
  wire \ap_return_int_reg_reg_n_3_[10] ;
  wire \ap_return_int_reg_reg_n_3_[11] ;
  wire \ap_return_int_reg_reg_n_3_[12] ;
  wire \ap_return_int_reg_reg_n_3_[13] ;
  wire \ap_return_int_reg_reg_n_3_[14] ;
  wire \ap_return_int_reg_reg_n_3_[15] ;
  wire \ap_return_int_reg_reg_n_3_[1] ;
  wire \ap_return_int_reg_reg_n_3_[2] ;
  wire \ap_return_int_reg_reg_n_3_[3] ;
  wire \ap_return_int_reg_reg_n_3_[4] ;
  wire \ap_return_int_reg_reg_n_3_[5] ;
  wire \ap_return_int_reg_reg_n_3_[6] ;
  wire \ap_return_int_reg_reg_n_3_[7] ;
  wire \ap_return_int_reg_reg_n_3_[8] ;
  wire \ap_return_int_reg_reg_n_3_[9] ;
  wire [15:0]d_read_reg_22;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(\ap_return_int_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(\ap_return_int_reg_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(\ap_return_int_reg_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[12]),
        .Q(\ap_return_int_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[13]),
        .Q(\ap_return_int_reg_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[14]),
        .Q(\ap_return_int_reg_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[15]),
        .Q(\ap_return_int_reg_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(\ap_return_int_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(\ap_return_int_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(\ap_return_int_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(\ap_return_int_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(\ap_return_int_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(\ap_return_int_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(\ap_return_int_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(\ap_return_int_reg_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(\ap_return_int_reg_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__0
       (.I0(d_read_reg_22[6]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[6] ),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__0
       (.I0(d_read_reg_22[5]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[5] ),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__0
       (.I0(d_read_reg_22[4]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[4] ),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__0
       (.I0(d_read_reg_22[3]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[3] ),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__0
       (.I0(d_read_reg_22[2]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[2] ),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__0
       (.I0(d_read_reg_22[1]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[1] ),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__0
       (.I0(d_read_reg_22[0]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[0] ),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__0
       (.I0(d_read_reg_22[15]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[15] ),
        .O(A[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__0
       (.I0(d_read_reg_22[14]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[14] ),
        .O(A[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(d_read_reg_22[13]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[13] ),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__0
       (.I0(d_read_reg_22[12]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[12] ),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__0
       (.I0(d_read_reg_22[11]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[11] ),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__0
       (.I0(d_read_reg_22[10]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[10] ),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__0
       (.I0(d_read_reg_22[9]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[9] ),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__0
       (.I0(d_read_reg_22[8]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[8] ),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__0
       (.I0(d_read_reg_22[7]),
        .I1(ap_ce_reg),
        .I2(\ap_return_int_reg_reg_n_3_[7] ),
        .O(A[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s
   (D,
    icmp_ln500_fu_574_p2,
    Q,
    \d_read_reg_22_reg[15]_0 ,
    ap_clk);
  output [1:0]D;
  output icmp_ln500_fu_574_p2;
  input [1:0]Q;
  input [15:0]\d_read_reg_22_reg[15]_0 ;
  input ap_clk;

  wire [1:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]d_read_reg_22;
  wire [15:0]\d_read_reg_22_reg[15]_0 ;
  wire icmp_ln500_fu_574_p2;
  wire \icmp_ln500_reg_656[0]_i_2_n_3 ;
  wire \icmp_ln500_reg_656[0]_i_3_n_3 ;
  wire \icmp_ln500_reg_656[0]_i_4_n_3 ;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(Q[0]),
        .I1(icmp_ln500_fu_574_p2),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(Q[1]),
        .I1(icmp_ln500_fu_574_p2),
        .I2(Q[0]),
        .O(D[1]));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\d_read_reg_22_reg[15]_0 [9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln500_reg_656[0]_i_1 
       (.I0(\icmp_ln500_reg_656[0]_i_2_n_3 ),
        .I1(d_read_reg_22[15]),
        .I2(d_read_reg_22[6]),
        .I3(d_read_reg_22[13]),
        .I4(d_read_reg_22[3]),
        .I5(\icmp_ln500_reg_656[0]_i_3_n_3 ),
        .O(icmp_ln500_fu_574_p2));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln500_reg_656[0]_i_2 
       (.I0(d_read_reg_22[12]),
        .I1(d_read_reg_22[10]),
        .I2(d_read_reg_22[0]),
        .I3(d_read_reg_22[8]),
        .O(\icmp_ln500_reg_656[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln500_reg_656[0]_i_3 
       (.I0(d_read_reg_22[4]),
        .I1(d_read_reg_22[9]),
        .I2(d_read_reg_22[2]),
        .I3(d_read_reg_22[14]),
        .I4(\icmp_ln500_reg_656[0]_i_4_n_3 ),
        .O(\icmp_ln500_reg_656[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln500_reg_656[0]_i_4 
       (.I0(d_read_reg_22[7]),
        .I1(d_read_reg_22[1]),
        .I2(d_read_reg_22[11]),
        .I3(d_read_reg_22[5]),
        .O(\icmp_ln500_reg_656[0]_i_4_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    ap_done,
    \B_V_data_1_state_reg[1]_0 ,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID,
    m_axis_video_TREADY,
    ap_start,
    Q,
    \B_V_data_1_payload_A_reg[23]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]D;
  output ap_done;
  output \B_V_data_1_state_reg[1]_0 ;
  output [23:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  input m_axis_video_TREADY;
  input ap_start;
  input [1:0]Q;
  input [23:0]\B_V_data_1_payload_A_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [23:0]\B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'h8AAA8080)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(m_axis_video_TREADY),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(SS));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  input grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC8C80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(m_axis_video_TREADY),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  input grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC8C80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(m_axis_video_TREADY),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_sparsemux_11_3_9_1_1
   (D,
    urem_ln1281_reg_3955,
    Q,
    \tmp_reg_4045_reg[7] ,
    \tmp_reg_4045_reg[8] ,
    \tmp_reg_4045_reg[7]_0 ,
    \tmp_reg_4045_reg[7]_1 );
  output [8:0]D;
  input [2:0]urem_ln1281_reg_3955;
  input [7:0]Q;
  input [7:0]\tmp_reg_4045_reg[7] ;
  input [8:0]\tmp_reg_4045_reg[8] ;
  input [7:0]\tmp_reg_4045_reg[7]_0 ;
  input [7:0]\tmp_reg_4045_reg[7]_1 ;

  wire [8:0]D;
  wire [7:0]Q;
  wire \tmp_reg_4045[0]_i_2_n_3 ;
  wire \tmp_reg_4045[1]_i_2_n_3 ;
  wire \tmp_reg_4045[2]_i_2_n_3 ;
  wire \tmp_reg_4045[3]_i_2_n_3 ;
  wire \tmp_reg_4045[4]_i_2_n_3 ;
  wire \tmp_reg_4045[5]_i_2_n_3 ;
  wire \tmp_reg_4045[6]_i_2_n_3 ;
  wire \tmp_reg_4045[7]_i_2_n_3 ;
  wire \tmp_reg_4045[8]_i_2_n_3 ;
  wire [7:0]\tmp_reg_4045_reg[7] ;
  wire [7:0]\tmp_reg_4045_reg[7]_0 ;
  wire [7:0]\tmp_reg_4045_reg[7]_1 ;
  wire [8:0]\tmp_reg_4045_reg[8] ;
  wire [2:0]urem_ln1281_reg_3955;

  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[0]_i_1 
       (.I0(\tmp_reg_4045[0]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[0]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[0]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [0]),
        .I1(\tmp_reg_4045_reg[8] [0]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [0]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [0]),
        .O(\tmp_reg_4045[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[1]_i_1 
       (.I0(\tmp_reg_4045[1]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[1]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[1]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [1]),
        .I1(\tmp_reg_4045_reg[8] [1]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [1]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [1]),
        .O(\tmp_reg_4045[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[2]_i_1 
       (.I0(\tmp_reg_4045[2]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[2]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[2]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [2]),
        .I1(\tmp_reg_4045_reg[8] [2]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [2]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [2]),
        .O(\tmp_reg_4045[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[3]_i_1 
       (.I0(\tmp_reg_4045[3]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[3]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[3]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [3]),
        .I1(\tmp_reg_4045_reg[8] [3]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [3]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [3]),
        .O(\tmp_reg_4045[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[4]_i_1 
       (.I0(\tmp_reg_4045[4]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[4]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[4]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [4]),
        .I1(\tmp_reg_4045_reg[8] [4]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [4]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [4]),
        .O(\tmp_reg_4045[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[5]_i_1 
       (.I0(\tmp_reg_4045[5]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[5]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[5]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [5]),
        .I1(\tmp_reg_4045_reg[8] [5]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [5]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [5]),
        .O(\tmp_reg_4045[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[6]_i_1 
       (.I0(\tmp_reg_4045[6]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[6]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[6]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [6]),
        .I1(\tmp_reg_4045_reg[8] [6]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [6]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [6]),
        .O(\tmp_reg_4045[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[7]_i_1 
       (.I0(\tmp_reg_4045[7]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[7]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[7]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [7]),
        .I1(\tmp_reg_4045_reg[8] [7]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [7]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [7]),
        .O(\tmp_reg_4045[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_reg_4045[8]_i_1 
       (.I0(\tmp_reg_4045[8]_i_2_n_3 ),
        .I1(urem_ln1281_reg_3955[1]),
        .I2(urem_ln1281_reg_3955[2]),
        .I3(Q[7]),
        .I4(urem_ln1281_reg_3955[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_4045[8]_i_2 
       (.I0(\tmp_reg_4045_reg[7] [7]),
        .I1(\tmp_reg_4045_reg[8] [8]),
        .I2(urem_ln1281_reg_3955[1]),
        .I3(\tmp_reg_4045_reg[7]_0 [7]),
        .I4(urem_ln1281_reg_3955[0]),
        .I5(\tmp_reg_4045_reg[7]_1 [7]),
        .O(\tmp_reg_4045[8]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_sparsemux_11_3_9_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_25
   (D,
    urem_ln1285_reg_3985,
    Q,
    \tmp_s_reg_4050_reg[7] ,
    \tmp_s_reg_4050_reg[8] ,
    \tmp_s_reg_4050_reg[7]_0 ,
    \tmp_s_reg_4050_reg[7]_1 );
  output [8:0]D;
  input [2:0]urem_ln1285_reg_3985;
  input [7:0]Q;
  input [7:0]\tmp_s_reg_4050_reg[7] ;
  input [8:0]\tmp_s_reg_4050_reg[8] ;
  input [7:0]\tmp_s_reg_4050_reg[7]_0 ;
  input [7:0]\tmp_s_reg_4050_reg[7]_1 ;

  wire [8:0]D;
  wire [7:0]Q;
  wire \tmp_s_reg_4050[0]_i_2_n_3 ;
  wire \tmp_s_reg_4050[1]_i_2_n_3 ;
  wire \tmp_s_reg_4050[2]_i_2_n_3 ;
  wire \tmp_s_reg_4050[3]_i_2_n_3 ;
  wire \tmp_s_reg_4050[4]_i_2_n_3 ;
  wire \tmp_s_reg_4050[5]_i_2_n_3 ;
  wire \tmp_s_reg_4050[6]_i_2_n_3 ;
  wire \tmp_s_reg_4050[7]_i_2_n_3 ;
  wire \tmp_s_reg_4050[8]_i_2_n_3 ;
  wire [7:0]\tmp_s_reg_4050_reg[7] ;
  wire [7:0]\tmp_s_reg_4050_reg[7]_0 ;
  wire [7:0]\tmp_s_reg_4050_reg[7]_1 ;
  wire [8:0]\tmp_s_reg_4050_reg[8] ;
  wire [2:0]urem_ln1285_reg_3985;

  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[0]_i_1 
       (.I0(\tmp_s_reg_4050[0]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[0]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[0]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [0]),
        .I1(\tmp_s_reg_4050_reg[8] [0]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [0]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [0]),
        .O(\tmp_s_reg_4050[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[1]_i_1 
       (.I0(\tmp_s_reg_4050[1]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[1]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[1]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [1]),
        .I1(\tmp_s_reg_4050_reg[8] [1]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [1]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [1]),
        .O(\tmp_s_reg_4050[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[2]_i_1 
       (.I0(\tmp_s_reg_4050[2]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[2]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[2]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [2]),
        .I1(\tmp_s_reg_4050_reg[8] [2]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [2]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [2]),
        .O(\tmp_s_reg_4050[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[3]_i_1 
       (.I0(\tmp_s_reg_4050[3]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[3]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[3]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [3]),
        .I1(\tmp_s_reg_4050_reg[8] [3]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [3]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [3]),
        .O(\tmp_s_reg_4050[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[4]_i_1 
       (.I0(\tmp_s_reg_4050[4]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[4]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[4]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [4]),
        .I1(\tmp_s_reg_4050_reg[8] [4]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [4]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [4]),
        .O(\tmp_s_reg_4050[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[5]_i_1 
       (.I0(\tmp_s_reg_4050[5]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[5]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[5]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [5]),
        .I1(\tmp_s_reg_4050_reg[8] [5]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [5]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [5]),
        .O(\tmp_s_reg_4050[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[6]_i_1 
       (.I0(\tmp_s_reg_4050[6]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[6]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[6]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [6]),
        .I1(\tmp_s_reg_4050_reg[8] [6]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [6]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [6]),
        .O(\tmp_s_reg_4050[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[7]_i_1 
       (.I0(\tmp_s_reg_4050[7]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[7]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[7]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [7]),
        .I1(\tmp_s_reg_4050_reg[8] [7]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [7]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [7]),
        .O(\tmp_s_reg_4050[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_s_reg_4050[8]_i_1 
       (.I0(\tmp_s_reg_4050[8]_i_2_n_3 ),
        .I1(urem_ln1285_reg_3985[1]),
        .I2(urem_ln1285_reg_3985[2]),
        .I3(Q[7]),
        .I4(urem_ln1285_reg_3985[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_s_reg_4050[8]_i_2 
       (.I0(\tmp_s_reg_4050_reg[7] [7]),
        .I1(\tmp_s_reg_4050_reg[8] [8]),
        .I2(urem_ln1285_reg_3985[1]),
        .I3(\tmp_s_reg_4050_reg[7]_0 [7]),
        .I4(urem_ln1285_reg_3985[0]),
        .I5(\tmp_s_reg_4050_reg[7]_1 [7]),
        .O(\tmp_s_reg_4050[8]_i_2_n_3 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_sparsemux_11_3_9_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_26
   (D,
    urem_ln1289_reg_4015,
    Q,
    \tmp_1_reg_4055_reg[7] ,
    \tmp_1_reg_4055_reg[8] ,
    \tmp_1_reg_4055_reg[7]_0 ,
    \tmp_1_reg_4055_reg[7]_1 );
  output [8:0]D;
  input [2:0]urem_ln1289_reg_4015;
  input [7:0]Q;
  input [7:0]\tmp_1_reg_4055_reg[7] ;
  input [8:0]\tmp_1_reg_4055_reg[8] ;
  input [7:0]\tmp_1_reg_4055_reg[7]_0 ;
  input [7:0]\tmp_1_reg_4055_reg[7]_1 ;

  wire [8:0]D;
  wire [7:0]Q;
  wire \tmp_1_reg_4055[0]_i_2_n_3 ;
  wire \tmp_1_reg_4055[1]_i_2_n_3 ;
  wire \tmp_1_reg_4055[2]_i_2_n_3 ;
  wire \tmp_1_reg_4055[3]_i_2_n_3 ;
  wire \tmp_1_reg_4055[4]_i_2_n_3 ;
  wire \tmp_1_reg_4055[5]_i_2_n_3 ;
  wire \tmp_1_reg_4055[6]_i_2_n_3 ;
  wire \tmp_1_reg_4055[7]_i_2_n_3 ;
  wire \tmp_1_reg_4055[8]_i_2_n_3 ;
  wire [7:0]\tmp_1_reg_4055_reg[7] ;
  wire [7:0]\tmp_1_reg_4055_reg[7]_0 ;
  wire [7:0]\tmp_1_reg_4055_reg[7]_1 ;
  wire [8:0]\tmp_1_reg_4055_reg[8] ;
  wire [2:0]urem_ln1289_reg_4015;

  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[0]_i_1 
       (.I0(\tmp_1_reg_4055[0]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[0]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[0]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [0]),
        .I1(\tmp_1_reg_4055_reg[8] [0]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [0]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [0]),
        .O(\tmp_1_reg_4055[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[1]_i_1 
       (.I0(\tmp_1_reg_4055[1]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[1]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[1]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [1]),
        .I1(\tmp_1_reg_4055_reg[8] [1]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [1]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [1]),
        .O(\tmp_1_reg_4055[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[2]_i_1 
       (.I0(\tmp_1_reg_4055[2]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[2]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[2]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [2]),
        .I1(\tmp_1_reg_4055_reg[8] [2]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [2]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [2]),
        .O(\tmp_1_reg_4055[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[3]_i_1 
       (.I0(\tmp_1_reg_4055[3]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[3]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[3]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [3]),
        .I1(\tmp_1_reg_4055_reg[8] [3]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [3]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [3]),
        .O(\tmp_1_reg_4055[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[4]_i_1 
       (.I0(\tmp_1_reg_4055[4]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[4]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[4]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [4]),
        .I1(\tmp_1_reg_4055_reg[8] [4]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [4]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [4]),
        .O(\tmp_1_reg_4055[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[5]_i_1 
       (.I0(\tmp_1_reg_4055[5]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[5]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[5]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [5]),
        .I1(\tmp_1_reg_4055_reg[8] [5]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [5]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [5]),
        .O(\tmp_1_reg_4055[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[6]_i_1 
       (.I0(\tmp_1_reg_4055[6]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[6]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[6]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [6]),
        .I1(\tmp_1_reg_4055_reg[8] [6]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [6]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [6]),
        .O(\tmp_1_reg_4055[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[7]_i_1 
       (.I0(\tmp_1_reg_4055[7]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[7]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[7]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [7]),
        .I1(\tmp_1_reg_4055_reg[8] [7]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [7]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [7]),
        .O(\tmp_1_reg_4055[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \tmp_1_reg_4055[8]_i_1 
       (.I0(\tmp_1_reg_4055[8]_i_2_n_3 ),
        .I1(urem_ln1289_reg_4015[1]),
        .I2(urem_ln1289_reg_4015[2]),
        .I3(Q[7]),
        .I4(urem_ln1289_reg_4015[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_4055[8]_i_2 
       (.I0(\tmp_1_reg_4055_reg[7] [7]),
        .I1(\tmp_1_reg_4055_reg[8] [8]),
        .I2(urem_ln1289_reg_4015[1]),
        .I3(\tmp_1_reg_4055_reg[7]_0 [7]),
        .I4(urem_ln1289_reg_4015[0]),
        .I5(\tmp_1_reg_4055_reg[7]_1 [7]),
        .O(\tmp_1_reg_4055[8]_i_2_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    SS,
    ap_clk,
    empty_n_reg_0,
    CO,
    \mOutPtr_reg[1]_0 ,
    mOutPtr16_out,
    MultiPixStream2AXIvideo_U0_ap_ready,
    full_n_reg_0,
    E);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  input [0:0]SS;
  input ap_clk;
  input empty_n_reg_0;
  input [0:0]CO;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input mOutPtr16_out;
  input MultiPixStream2AXIvideo_U0_ap_ready;
  input full_n_reg_0;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire empty_n_i_1__28_n_3;
  wire empty_n_i_2__4_n_3;
  wire empty_n_reg_0;
  wire full_n_i_1__28_n_3;
  wire full_n_reg_0;
  wire mOutPtr16_out;
  wire \mOutPtr[0]_i_1__19_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;

  LUT6 #(
    .INIT(64'hFFFFFFFFFEFF0000)) 
    empty_n_i_1__28
       (.I0(empty_n_i_2__4_n_3),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__28_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(empty_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__28_n_3),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFBFFF00FF0000)) 
    full_n_i_1__28
       (.I0(empty_n_i_2__4_n_3),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(empty_n_reg_0),
        .I4(full_n_reg_0),
        .I5(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(full_n_i_1__28_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__28_n_3),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__19_n_3 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(CO),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr16_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr16_out),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[3]_i_2_n_3 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__19_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_tpgForeground_U0
   (tpgForeground_U0_ap_start,
    start_for_tpgForeground_U0_full_n,
    ap_sync_entry_proc_U0_ap_ready,
    full_n_reg_0,
    full_n_reg_1,
    SS,
    ap_clk,
    ap_sync_reg_entry_proc_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    start_once_reg,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    start_once_reg_reg,
    CO,
    Q,
    \mOutPtr_reg[1]_0 ,
    full_n_reg_2);
  output tpgForeground_U0_ap_start;
  output start_for_tpgForeground_U0_full_n;
  output ap_sync_entry_proc_U0_ap_ready;
  output full_n_reg_0;
  output full_n_reg_1;
  input [0:0]SS;
  input ap_clk;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input start_once_reg;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input start_once_reg_reg;
  input [0:0]CO;
  input [0:0]Q;
  input \mOutPtr_reg[1]_0 ;
  input full_n_reg_2;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire empty_n_i_1__27_n_3;
  wire full_n_i_1__27_n_3;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire tpgForeground_U0_ap_start;

  LUT4 #(
    .INIT(16'hABAA)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_3
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(full_n_reg_0),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .O(ap_sync_entry_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFF0000)) 
    empty_n_i_1__27
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(CO),
        .I3(Q),
        .I4(tpgForeground_U0_ap_start),
        .I5(\mOutPtr_reg[1]_0 ),
        .O(empty_n_i_1__27_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__27_n_3),
        .Q(tpgForeground_U0_ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    full_n_i_1__27
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_2),
        .I4(start_for_tpgForeground_U0_full_n),
        .O(full_n_i_1__27_n_3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__27_n_3),
        .Q(start_for_tpgForeground_U0_full_n),
        .S(SS));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \mOutPtr[0]_i_1 
       (.I0(tpgForeground_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hE777777718888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(tpgForeground_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF07FF)) 
    \mOutPtr[3]_i_6 
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(full_n_reg_0));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'hF0F0F8F0F0F000F0)) 
    start_once_reg_i_1
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .I5(start_once_reg_reg),
        .O(full_n_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground
   (ap_enable_reg_pp0_iter23,
    push,
    D,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg,
    \bckgndId_read_reg_689_reg[4] ,
    \bckgndId_read_reg_689_reg[5] ,
    in,
    \ap_CS_fsm_reg[4]_0 ,
    grp_v_tpgHlsDataFlow_fu_405_ap_ready,
    \bckgndId_read_reg_689_reg[7] ,
    push_0,
    E,
    ap_sync_reg_tpgBackground_U0_ap_ready_reg,
    ap_sync_reg_tpgBackground_U0_ap_ready_reg_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    SS,
    Q,
    ZplateHorContDelta_val25,
    ap_predicate_pred1703_state19_reg,
    ap_predicate_pred1754_state19_reg,
    ap_predicate_pred1809_state19_reg,
    ap_predicate_pred1947_state23_reg,
    bckgndYUV_full_n,
    \sub10_i_reg_1108_reg[16]_0 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done,
    grp_v_tpgHlsDataFlow_fu_405_ap_done,
    \ap_CS_fsm_reg[5] ,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg,
    \ap_CS_fsm_reg[5]_0 ,
    ap_sync_reg_tpgBackground_U0_ap_ready,
    ap_sync_entry_proc_U0_ap_ready,
    \sub35_i_reg_1103_reg[16]_0 ,
    ap_predicate_pred423_state21_reg,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    ap_rst_n,
    \zonePlateVDelta_reg[15] ,
    \zonePlateVDelta_reg[15]_0 ,
    \phi_mul_fu_426_reg[15] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_NS_fsm__0,
    motionSpeed_val19_c_full_n,
    height_val7_c21_full_n,
    width_val12_c24_full_n,
    \rampStart_reg[7]_0 ,
    \cmp121_i_reg_1113_reg[0]_0 ,
    s);
  output ap_enable_reg_pp0_iter23;
  output push;
  output [0:0]D;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg;
  output \bckgndId_read_reg_689_reg[4] ;
  output \bckgndId_read_reg_689_reg[5] ;
  output [23:0]in;
  output \ap_CS_fsm_reg[4]_0 ;
  output grp_v_tpgHlsDataFlow_fu_405_ap_ready;
  output \bckgndId_read_reg_689_reg[7] ;
  output push_0;
  output [0:0]E;
  output ap_sync_reg_tpgBackground_U0_ap_ready_reg;
  output ap_sync_reg_tpgBackground_U0_ap_ready_reg_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]SS;
  input [2:0]Q;
  input [15:0]ZplateHorContDelta_val25;
  input ap_predicate_pred1703_state19_reg;
  input ap_predicate_pred1754_state19_reg;
  input ap_predicate_pred1809_state19_reg;
  input ap_predicate_pred1947_state23_reg;
  input bckgndYUV_full_n;
  input [15:0]\sub10_i_reg_1108_reg[16]_0 ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done;
  input grp_v_tpgHlsDataFlow_fu_405_ap_done;
  input \ap_CS_fsm_reg[5] ;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg;
  input \ap_CS_fsm_reg[5]_0 ;
  input ap_sync_reg_tpgBackground_U0_ap_ready;
  input ap_sync_entry_proc_U0_ap_ready;
  input [15:0]\sub35_i_reg_1103_reg[16]_0 ;
  input [7:0]ap_predicate_pred423_state21_reg;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input ap_rst_n;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\phi_mul_fu_426_reg[15] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input [0:0]ap_NS_fsm__0;
  input motionSpeed_val19_c_full_n;
  input height_val7_c21_full_n;
  input width_val12_c24_full_n;
  input [7:0]\rampStart_reg[7]_0 ;
  input [7:0]\cmp121_i_reg_1113_reg[0]_0 ;
  input [2:0]s;

  wire [0:0]D;
  wire [3:3]DPtpgBarArray_address0;
  wire [2:0]DPtpgBarArray_q0;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [1:0]Sel_reg_1147;
  wire \Sel_reg_1147[0]_i_1_n_3 ;
  wire \Sel_reg_1147[1]_i_1_n_3 ;
  wire [15:0]ZplateHorContDelta_val25;
  wire [13:4]add5_i_fu_607_p2;
  wire [7:0]add_ln1341_fu_1637_p2;
  wire [7:0]add_ln750_fu_845_p2;
  wire add_ln750_fu_845_p2_carry__0_i_1_n_3;
  wire add_ln750_fu_845_p2_carry__0_i_2_n_3;
  wire add_ln750_fu_845_p2_carry__0_i_3_n_3;
  wire add_ln750_fu_845_p2_carry__0_i_4_n_3;
  wire add_ln750_fu_845_p2_carry__0_n_4;
  wire add_ln750_fu_845_p2_carry__0_n_5;
  wire add_ln750_fu_845_p2_carry__0_n_6;
  wire add_ln750_fu_845_p2_carry_i_1_n_3;
  wire add_ln750_fu_845_p2_carry_i_2_n_3;
  wire add_ln750_fu_845_p2_carry_i_3_n_3;
  wire add_ln750_fu_845_p2_carry_i_4_n_3;
  wire add_ln750_fu_845_p2_carry_n_3;
  wire add_ln750_fu_845_p2_carry_n_4;
  wire add_ln750_fu_845_p2_carry_n_5;
  wire add_ln750_fu_845_p2_carry_n_6;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire [0:0]ap_NS_fsm__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_i_1_n_3;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter22_reg;
  wire ap_phi_reg_pp0_iter10_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter10_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter11_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter11_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter12_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter12_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter13_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter13_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter16_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter17_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter17_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter18_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter18_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter19_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter19_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter21_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter22_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter22_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter3_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter4_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter4_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter5_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter5_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter6_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter6_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter7_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter7_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter8_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter8_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_phi_reg_pp0_iter9_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter9_hHatch_reg_1026[0]_i_1_n_3 ;
  wire ap_predicate_pred1703_state19_reg;
  wire ap_predicate_pred1740_state23;
  wire ap_predicate_pred1754_state19_reg;
  wire ap_predicate_pred1809_state19_reg;
  wire ap_predicate_pred1947_state23_reg;
  wire [7:0]ap_predicate_pred423_state21_reg;
  wire ap_rst_n;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg;
  wire ap_sync_reg_tpgBackground_U0_ap_ready;
  wire ap_sync_reg_tpgBackground_U0_ap_ready_reg;
  wire ap_sync_reg_tpgBackground_U0_ap_ready_reg_0;
  wire [0:0]barWidthMinSamples_fu_593_p2;
  wire [9:0]barWidthMinSamples_reg_1088;
  wire \barWidthMinSamples_reg_1088[1]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[2]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[3]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[4]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[5]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[6]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[7]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[8]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[9]_i_1_n_3 ;
  wire \barWidthMinSamples_reg_1088[9]_i_2_n_3 ;
  wire [10:0]barWidth_reg_1077;
  wire \bckgndId_read_reg_689_reg[4] ;
  wire \bckgndId_read_reg_689_reg[5] ;
  wire \bckgndId_read_reg_689_reg[7] ;
  wire bckgndYUV_full_n;
  wire cmp11_i_fu_830_p2;
  wire cmp11_i_fu_830_p2_carry__0_i_1_n_3;
  wire cmp11_i_fu_830_p2_carry__0_i_2_n_3;
  wire cmp11_i_fu_830_p2_carry__0_n_6;
  wire cmp11_i_fu_830_p2_carry_i_1_n_3;
  wire cmp11_i_fu_830_p2_carry_i_2_n_3;
  wire cmp11_i_fu_830_p2_carry_i_3_n_3;
  wire cmp11_i_fu_830_p2_carry_i_4_n_3;
  wire cmp11_i_fu_830_p2_carry_n_3;
  wire cmp11_i_fu_830_p2_carry_n_4;
  wire cmp11_i_fu_830_p2_carry_n_5;
  wire cmp11_i_fu_830_p2_carry_n_6;
  wire cmp11_i_reg_1137;
  wire \cmp121_i_reg_1113[0]_i_1_n_3 ;
  wire \cmp121_i_reg_1113[0]_i_2_n_3 ;
  wire \cmp121_i_reg_1113[0]_i_3_n_3 ;
  wire [7:0]\cmp121_i_reg_1113_reg[0]_0 ;
  wire \cmp121_i_reg_1113_reg_n_3_[0] ;
  wire cmp12_i_fu_824_p2;
  wire cmp12_i_reg_1132;
  wire \cmp12_i_reg_1132[0]_i_2_n_3 ;
  wire \cmp12_i_reg_1132[0]_i_3_n_3 ;
  wire \cmp12_i_reg_1132[0]_i_4_n_3 ;
  wire \cmp_i287_reg_1127[0]_i_1_n_3 ;
  wire \cmp_i287_reg_1127_reg_n_3_[0] ;
  wire [2:0]empty_109_reg_1083;
  wire [7:0]empty_111_fu_835_p2;
  wire empty_111_fu_835_p2_carry__0_i_1_n_3;
  wire empty_111_fu_835_p2_carry__0_i_2_n_3;
  wire empty_111_fu_835_p2_carry__0_i_3_n_3;
  wire empty_111_fu_835_p2_carry__0_i_4_n_3;
  wire empty_111_fu_835_p2_carry__0_n_4;
  wire empty_111_fu_835_p2_carry__0_n_5;
  wire empty_111_fu_835_p2_carry__0_n_6;
  wire empty_111_fu_835_p2_carry_i_1_n_3;
  wire empty_111_fu_835_p2_carry_i_2_n_3;
  wire empty_111_fu_835_p2_carry_i_3_n_3;
  wire empty_111_fu_835_p2_carry_i_4_n_3;
  wire empty_111_fu_835_p2_carry_n_3;
  wire empty_111_fu_835_p2_carry_n_4;
  wire empty_111_fu_835_p2_carry_n_5;
  wire empty_111_fu_835_p2_carry_n_6;
  wire [7:0]empty_111_reg_1142;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_152;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_153;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_154;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_155;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_156;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_157;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_158;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_159;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_160;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_161;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_162;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_163;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_164;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_165;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_166;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_167;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_168;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_169;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_170;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_171;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_172;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_173;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_174;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_175;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_176;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_177;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_178;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_179;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_180;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_181;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_182;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_183;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_184;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_185;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_186;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_187;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_188;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_189;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_190;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_191;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_192;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_193;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_194;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_195;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_196;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_197;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_198;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_199;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_200;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_201;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_202;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_203;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_205;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_206;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_207;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_208;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_209;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_210;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_211;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_212;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_213;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_214;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_215;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_216;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_217;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_218;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_219;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_220;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_221;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_222;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_223;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_224;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_225;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_226;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_51;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_52;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_53;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_56;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_65;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_71;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_72;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_73;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_78;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_79;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_80;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg;
  wire [2:0]hBarSel_0;
  wire [2:0]hBarSel_0_loc_0_fu_250;
  wire [0:0]hBarSel_3_0;
  wire [0:0]hBarSel_3_0_loc_0_fu_234;
  wire [2:0]hBarSel_4_0;
  wire \hBarSel_4_0[2]_i_2_n_3 ;
  wire [2:0]hBarSel_4_0_loc_0_fu_262;
  wire [2:0]hBarSel_5_0;
  wire \hBarSel_5_0[2]_i_2_n_3 ;
  wire [2:0]hBarSel_5_0_loc_0_fu_218;
  wire [7:0]hdata;
  wire hdata0;
  wire \hdata_flag_0_reg_380_reg_n_3_[0] ;
  wire \hdata_flag_1_fu_438[0]_i_1_n_3 ;
  wire [7:0]hdata_loc_0_fu_242;
  wire [7:0]hdata_new_0_fu_246;
  wire hdata_new_0_fu_2460;
  wire height_val7_c21_full_n;
  wire icmp_ln563_fu_799_p2;
  wire icmp_ln563_fu_799_p2_carry__0_i_1_n_3;
  wire icmp_ln563_fu_799_p2_carry__0_i_2_n_3;
  wire icmp_ln563_fu_799_p2_carry__0_n_6;
  wire icmp_ln563_fu_799_p2_carry_i_1_n_3;
  wire icmp_ln563_fu_799_p2_carry_i_2_n_3;
  wire icmp_ln563_fu_799_p2_carry_i_3_n_3;
  wire icmp_ln563_fu_799_p2_carry_i_4_n_3;
  wire icmp_ln563_fu_799_p2_carry_n_3;
  wire icmp_ln563_fu_799_p2_carry_n_4;
  wire icmp_ln563_fu_799_p2_carry_n_5;
  wire icmp_ln563_fu_799_p2_carry_n_6;
  wire [23:0]in;
  wire motionSpeed_val19_c_full_n;
  wire p_0_2_0_0_0218_lcssa227_fu_2100;
  wire [10:0]p_0_in;
  wire [7:0]p_1_in;
  wire [9:0]p_cast_fu_583_p4;
  wire [15:0]\phi_mul_fu_426_reg[15] ;
  wire push;
  wire push_0;
  wire \q0[0]_i_1_n_3 ;
  wire \q0[1]_i_1__0_n_3 ;
  wire \q0[1]_i_1_n_3 ;
  wire \q0[2]_i_1_n_3 ;
  wire \q0[3]_i_1__0_n_3 ;
  wire \q0[3]_i_1_n_3 ;
  wire \q0[4]_i_1__0_n_3 ;
  wire \q0[4]_i_1_n_3 ;
  wire \q0[4]_i_2_n_3 ;
  wire \q0[5]_i_1__0_n_3 ;
  wire \q0[5]_i_1_n_3 ;
  wire \q0[6]_i_1__0_n_3 ;
  wire \q0[6]_i_1_n_3 ;
  wire \q0[7]_i_1_n_3 ;
  wire [7:0]rampStart_load_reg_1071;
  wire [7:0]rampStart_reg;
  wire [7:0]\rampStart_reg[7]_0 ;
  wire [7:0]rampVal;
  wire rampVal0;
  wire \rampVal[4]_i_2_n_3 ;
  wire \rampVal[5]_i_2_n_3 ;
  wire \rampVal[7]_i_3_n_3 ;
  wire [7:0]rampVal_1;
  wire rampVal_10;
  wire [7:0]rampVal_2;
  wire rampVal_20;
  wire \rampVal_2_flag_0_reg_392_reg_n_3_[0] ;
  wire \rampVal_2_flag_1_fu_434[0]_i_1_n_3 ;
  wire [7:0]rampVal_2_loc_0_fu_226;
  wire [7:0]rampVal_2_new_0_fu_230;
  wire rampVal_2_new_0_fu_2300;
  wire \rampVal_3_flag_0_reg_368_reg_n_3_[0] ;
  wire \rampVal_3_flag_1_fu_442[0]_i_1_n_3 ;
  wire [7:0]rampVal_3_loc_0_fu_270;
  wire [7:0]rampVal_3_new_0_fu_274;
  wire rampVal_3_new_0_fu_2740;
  wire [7:0]rampVal_loc_0_fu_266;
  wire \rampVal_loc_0_fu_266[3]_i_3_n_3 ;
  wire [2:0]s;
  wire [16:0]sub10_i_fu_647_p2;
  wire sub10_i_fu_647_p2__0_carry__0_n_3;
  wire sub10_i_fu_647_p2__0_carry__0_n_4;
  wire sub10_i_fu_647_p2__0_carry__0_n_5;
  wire sub10_i_fu_647_p2__0_carry__0_n_6;
  wire sub10_i_fu_647_p2__0_carry__1_n_3;
  wire sub10_i_fu_647_p2__0_carry__1_n_4;
  wire sub10_i_fu_647_p2__0_carry__1_n_5;
  wire sub10_i_fu_647_p2__0_carry__1_n_6;
  wire sub10_i_fu_647_p2__0_carry_i_1_n_3;
  wire sub10_i_fu_647_p2__0_carry_i_2_n_3;
  wire sub10_i_fu_647_p2__0_carry_i_3_n_3;
  wire sub10_i_fu_647_p2__0_carry_n_3;
  wire sub10_i_fu_647_p2__0_carry_n_4;
  wire sub10_i_fu_647_p2__0_carry_n_5;
  wire sub10_i_fu_647_p2__0_carry_n_6;
  wire sub10_i_fu_647_p2_carry__0_i_1_n_3;
  wire sub10_i_fu_647_p2_carry__0_i_2_n_3;
  wire sub10_i_fu_647_p2_carry__0_i_3_n_3;
  wire sub10_i_fu_647_p2_carry__0_i_4_n_3;
  wire sub10_i_fu_647_p2_carry__0_n_3;
  wire sub10_i_fu_647_p2_carry__0_n_4;
  wire sub10_i_fu_647_p2_carry__0_n_5;
  wire sub10_i_fu_647_p2_carry__0_n_6;
  wire sub10_i_fu_647_p2_carry__1_i_1_n_3;
  wire sub10_i_fu_647_p2_carry__1_i_2_n_3;
  wire sub10_i_fu_647_p2_carry__1_i_3_n_3;
  wire sub10_i_fu_647_p2_carry__1_i_4_n_3;
  wire sub10_i_fu_647_p2_carry__1_n_3;
  wire sub10_i_fu_647_p2_carry__1_n_4;
  wire sub10_i_fu_647_p2_carry__1_n_5;
  wire sub10_i_fu_647_p2_carry__1_n_6;
  wire sub10_i_fu_647_p2_carry__2_i_1_n_3;
  wire sub10_i_fu_647_p2_carry__2_i_2_n_3;
  wire sub10_i_fu_647_p2_carry__2_i_3_n_3;
  wire sub10_i_fu_647_p2_carry__2_n_4;
  wire sub10_i_fu_647_p2_carry__2_n_5;
  wire sub10_i_fu_647_p2_carry__2_n_6;
  wire sub10_i_fu_647_p2_carry_i_1_n_3;
  wire sub10_i_fu_647_p2_carry_i_2_n_3;
  wire sub10_i_fu_647_p2_carry_i_3_n_3;
  wire sub10_i_fu_647_p2_carry_i_4_n_3;
  wire sub10_i_fu_647_p2_carry_n_3;
  wire sub10_i_fu_647_p2_carry_n_4;
  wire sub10_i_fu_647_p2_carry_n_5;
  wire sub10_i_fu_647_p2_carry_n_6;
  wire [16:0]sub10_i_reg_1108;
  wire [15:0]\sub10_i_reg_1108_reg[16]_0 ;
  wire [16:0]sub35_i_fu_641_p2;
  wire sub35_i_fu_641_p2__0_carry__0_n_3;
  wire sub35_i_fu_641_p2__0_carry__0_n_4;
  wire sub35_i_fu_641_p2__0_carry__0_n_5;
  wire sub35_i_fu_641_p2__0_carry__0_n_6;
  wire sub35_i_fu_641_p2__0_carry__1_n_3;
  wire sub35_i_fu_641_p2__0_carry__1_n_4;
  wire sub35_i_fu_641_p2__0_carry__1_n_5;
  wire sub35_i_fu_641_p2__0_carry__1_n_6;
  wire sub35_i_fu_641_p2__0_carry__3_i_1_n_3;
  wire sub35_i_fu_641_p2__0_carry__3_i_2_n_3;
  wire sub35_i_fu_641_p2__0_carry__3_i_3_n_3;
  wire sub35_i_fu_641_p2__0_carry__3_n_3;
  wire sub35_i_fu_641_p2__0_carry__3_n_4;
  wire sub35_i_fu_641_p2__0_carry__3_n_5;
  wire sub35_i_fu_641_p2__0_carry__3_n_6;
  wire sub35_i_fu_641_p2__0_carry__4_n_3;
  wire sub35_i_fu_641_p2__0_carry__4_n_4;
  wire sub35_i_fu_641_p2__0_carry__4_n_5;
  wire sub35_i_fu_641_p2__0_carry__4_n_6;
  wire sub35_i_fu_641_p2__0_carry__5_n_3;
  wire sub35_i_fu_641_p2__0_carry__5_n_4;
  wire sub35_i_fu_641_p2__0_carry__5_n_5;
  wire sub35_i_fu_641_p2__0_carry__5_n_6;
  wire sub35_i_fu_641_p2__0_carry_i_1_n_3;
  wire sub35_i_fu_641_p2__0_carry_i_2_n_3;
  wire sub35_i_fu_641_p2__0_carry_n_3;
  wire sub35_i_fu_641_p2__0_carry_n_4;
  wire sub35_i_fu_641_p2__0_carry_n_5;
  wire sub35_i_fu_641_p2__0_carry_n_6;
  wire sub35_i_fu_641_p2_carry__0_i_1_n_3;
  wire sub35_i_fu_641_p2_carry__0_i_2_n_3;
  wire sub35_i_fu_641_p2_carry__0_i_3_n_3;
  wire sub35_i_fu_641_p2_carry__0_i_4_n_3;
  wire sub35_i_fu_641_p2_carry__0_n_3;
  wire sub35_i_fu_641_p2_carry__0_n_4;
  wire sub35_i_fu_641_p2_carry__0_n_5;
  wire sub35_i_fu_641_p2_carry__0_n_6;
  wire sub35_i_fu_641_p2_carry__1_i_1_n_3;
  wire sub35_i_fu_641_p2_carry__1_i_2_n_3;
  wire sub35_i_fu_641_p2_carry__1_i_3_n_3;
  wire sub35_i_fu_641_p2_carry__1_i_4_n_3;
  wire sub35_i_fu_641_p2_carry__1_n_3;
  wire sub35_i_fu_641_p2_carry__1_n_4;
  wire sub35_i_fu_641_p2_carry__1_n_5;
  wire sub35_i_fu_641_p2_carry__1_n_6;
  wire sub35_i_fu_641_p2_carry__2_i_1_n_3;
  wire sub35_i_fu_641_p2_carry__2_i_2_n_3;
  wire sub35_i_fu_641_p2_carry__2_i_3_n_3;
  wire sub35_i_fu_641_p2_carry__2_n_4;
  wire sub35_i_fu_641_p2_carry__2_n_5;
  wire sub35_i_fu_641_p2_carry__2_n_6;
  wire sub35_i_fu_641_p2_carry_i_1_n_3;
  wire sub35_i_fu_641_p2_carry_i_2_n_3;
  wire sub35_i_fu_641_p2_carry_i_3_n_3;
  wire sub35_i_fu_641_p2_carry_i_4_n_3;
  wire sub35_i_fu_641_p2_carry_n_3;
  wire sub35_i_fu_641_p2_carry_n_4;
  wire sub35_i_fu_641_p2_carry_n_5;
  wire sub35_i_fu_641_p2_carry_n_6;
  wire [16:0]sub35_i_reg_1103;
  wire [15:0]\sub35_i_reg_1103_reg[16]_0 ;
  wire [10:0]sub_i_i_i_fu_635_p2;
  wire [10:0]sub_i_i_i_reg_1098;
  wire \sub_i_i_i_reg_1098[10]_i_2_n_3 ;
  wire \sub_i_i_i_reg_1098[1]_i_1_n_3 ;
  wire tpgBackground_U0_ap_ready;
  wire [2:0]tpgBarSelYuv_y_address0;
  wire [4:4]tpgCheckerBoardArray_address0;
  wire [5:3]tpgTartanBarArray_address0;
  wire [2:0]vBarSel;
  wire vBarSel_1;
  wire [0:0]vBarSel_2;
  wire width_val12_c24_full_n;
  wire [15:0]y_4_reg_1118;
  wire \y_fu_214[0]_i_2_n_3 ;
  wire [15:0]y_fu_214_reg;
  wire \y_fu_214_reg[0]_i_1_n_10 ;
  wire \y_fu_214_reg[0]_i_1_n_3 ;
  wire \y_fu_214_reg[0]_i_1_n_4 ;
  wire \y_fu_214_reg[0]_i_1_n_5 ;
  wire \y_fu_214_reg[0]_i_1_n_6 ;
  wire \y_fu_214_reg[0]_i_1_n_7 ;
  wire \y_fu_214_reg[0]_i_1_n_8 ;
  wire \y_fu_214_reg[0]_i_1_n_9 ;
  wire \y_fu_214_reg[12]_i_1_n_10 ;
  wire \y_fu_214_reg[12]_i_1_n_4 ;
  wire \y_fu_214_reg[12]_i_1_n_5 ;
  wire \y_fu_214_reg[12]_i_1_n_6 ;
  wire \y_fu_214_reg[12]_i_1_n_7 ;
  wire \y_fu_214_reg[12]_i_1_n_8 ;
  wire \y_fu_214_reg[12]_i_1_n_9 ;
  wire \y_fu_214_reg[4]_i_1_n_10 ;
  wire \y_fu_214_reg[4]_i_1_n_3 ;
  wire \y_fu_214_reg[4]_i_1_n_4 ;
  wire \y_fu_214_reg[4]_i_1_n_5 ;
  wire \y_fu_214_reg[4]_i_1_n_6 ;
  wire \y_fu_214_reg[4]_i_1_n_7 ;
  wire \y_fu_214_reg[4]_i_1_n_8 ;
  wire \y_fu_214_reg[4]_i_1_n_9 ;
  wire \y_fu_214_reg[8]_i_1_n_10 ;
  wire \y_fu_214_reg[8]_i_1_n_3 ;
  wire \y_fu_214_reg[8]_i_1_n_4 ;
  wire \y_fu_214_reg[8]_i_1_n_5 ;
  wire \y_fu_214_reg[8]_i_1_n_6 ;
  wire \y_fu_214_reg[8]_i_1_n_7 ;
  wire \y_fu_214_reg[8]_i_1_n_8 ;
  wire \y_fu_214_reg[8]_i_1_n_9 ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire [15:0]zonePlateVAddr_loc_0_fu_258;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [3:3]NLW_add_ln750_fu_845_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp11_i_fu_830_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp11_i_fu_830_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp11_i_fu_830_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_empty_111_fu_835_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln563_fu_799_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln563_fu_799_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln563_fu_799_p2_carry__0_O_UNCONNECTED;
  wire [2:1]NLW_sub10_i_fu_647_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub10_i_fu_647_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_sub10_i_fu_647_p2__0_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_sub10_i_fu_647_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sub10_i_fu_647_p2_carry__2_CO_UNCONNECTED;
  wire [1:1]NLW_sub35_i_fu_641_p2__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sub35_i_fu_641_p2__0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_sub35_i_fu_641_p2__0_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_sub35_i_fu_641_p2__0_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_sub35_i_fu_641_p2__0_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_sub35_i_fu_641_p2__0_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_sub35_i_fu_641_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sub35_i_fu_641_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_y_fu_214_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Sel_reg_1147[0]_i_1 
       (.I0(y_4_reg_1118[6]),
        .I1(ap_CS_fsm_state3),
        .I2(Sel_reg_1147[0]),
        .O(\Sel_reg_1147[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Sel_reg_1147[1]_i_1 
       (.I0(y_4_reg_1118[7]),
        .I1(ap_CS_fsm_state3),
        .I2(Sel_reg_1147[1]),
        .O(\Sel_reg_1147[1]_i_1_n_3 ));
  FDRE \Sel_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Sel_reg_1147[0]_i_1_n_3 ),
        .Q(Sel_reg_1147[0]),
        .R(1'b0));
  FDRE \Sel_reg_1147_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Sel_reg_1147[1]_i_1_n_3 ),
        .Q(Sel_reg_1147[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln750_fu_845_p2_carry
       (.CI(1'b0),
        .CO({add_ln750_fu_845_p2_carry_n_3,add_ln750_fu_845_p2_carry_n_4,add_ln750_fu_845_p2_carry_n_5,add_ln750_fu_845_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(rampStart_reg[3:0]),
        .O(add_ln750_fu_845_p2[3:0]),
        .S({add_ln750_fu_845_p2_carry_i_1_n_3,add_ln750_fu_845_p2_carry_i_2_n_3,add_ln750_fu_845_p2_carry_i_3_n_3,add_ln750_fu_845_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln750_fu_845_p2_carry__0
       (.CI(add_ln750_fu_845_p2_carry_n_3),
        .CO({NLW_add_ln750_fu_845_p2_carry__0_CO_UNCONNECTED[3],add_ln750_fu_845_p2_carry__0_n_4,add_ln750_fu_845_p2_carry__0_n_5,add_ln750_fu_845_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,rampStart_reg[6:4]}),
        .O(add_ln750_fu_845_p2[7:4]),
        .S({add_ln750_fu_845_p2_carry__0_i_1_n_3,add_ln750_fu_845_p2_carry__0_i_2_n_3,add_ln750_fu_845_p2_carry__0_i_3_n_3,add_ln750_fu_845_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry__0_i_1
       (.I0(\rampStart_reg[7]_0 [7]),
        .I1(rampStart_reg[7]),
        .O(add_ln750_fu_845_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry__0_i_2
       (.I0(rampStart_reg[6]),
        .I1(\rampStart_reg[7]_0 [6]),
        .O(add_ln750_fu_845_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry__0_i_3
       (.I0(rampStart_reg[5]),
        .I1(\rampStart_reg[7]_0 [5]),
        .O(add_ln750_fu_845_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry__0_i_4
       (.I0(rampStart_reg[4]),
        .I1(\rampStart_reg[7]_0 [4]),
        .O(add_ln750_fu_845_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry_i_1
       (.I0(rampStart_reg[3]),
        .I1(\rampStart_reg[7]_0 [3]),
        .O(add_ln750_fu_845_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry_i_2
       (.I0(rampStart_reg[2]),
        .I1(\rampStart_reg[7]_0 [2]),
        .O(add_ln750_fu_845_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry_i_3
       (.I0(rampStart_reg[1]),
        .I1(\rampStart_reg[7]_0 [1]),
        .O(add_ln750_fu_845_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln750_fu_845_p2_carry_i_4
       (.I0(rampStart_reg[0]),
        .I1(\rampStart_reg[7]_0 [0]),
        .O(add_ln750_fu_845_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln563_fu_799_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(push),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln563_fu_799_p2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h4440FFFF44404440)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg),
        .I1(Q[1]),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .I3(grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(Q[2]),
        .O(D));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter23),
        .I2(bckgndYUV_full_n),
        .I3(ap_loop_exit_ready_pp0_iter22_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_3));
  LUT6 #(
    .INIT(64'h4444455555555555)) 
    ap_done_reg_i_3
       (.I0(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(icmp_ln563_fu_799_p2),
        .I3(ap_CS_fsm_state2),
        .I4(ap_sync_reg_tpgBackground_U0_ap_ready),
        .I5(ap_sync_entry_proc_U0_ap_ready),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter10_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter9_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter10_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter10_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter11_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter10_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter11_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter11_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter12_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter11_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter12_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter12_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter13_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter12_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter13_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter13_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter17_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter16_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter17_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter17_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter18_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter17_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter18_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter18_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter19_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter18_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter19_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter19_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter22_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter21_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter22_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter22_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter3_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter3_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter3_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter4_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter4_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter4_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter5_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter4_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter5_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter5_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter6_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter5_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter6_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter6_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter7_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter6_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter7_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter7_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter8_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter7_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter8_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter8_hHatch_reg_1026[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \ap_phi_reg_pp0_iter9_hHatch_reg_1026[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter8_hHatch_reg_1026),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_phi_reg_pp0_iter9_hHatch_reg_1026),
        .O(\ap_phi_reg_pp0_iter9_hHatch_reg_1026[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h15)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_2
       (.I0(ap_sync_reg_tpgBackground_U0_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_799_p2),
        .O(ap_sync_reg_tpgBackground_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_i_1
       (.I0(ap_sync_reg_tpgBackground_U0_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_799_p2),
        .I3(ap_rst_n),
        .I4(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I5(grp_v_tpgHlsDataFlow_fu_405_ap_ready),
        .O(ap_sync_reg_tpgBackground_U0_ap_ready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h0000A888)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_i_2
       (.I0(ap_sync_entry_proc_U0_ap_ready),
        .I1(ap_sync_reg_tpgBackground_U0_ap_ready),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln563_fu_799_p2),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_v_tpgHlsDataFlow_fu_405_ap_ready));
  LUT1 #(
    .INIT(2'h1)) 
    \barWidthMinSamples_reg_1088[0]_i_1 
       (.I0(p_cast_fu_583_p4[0]),
        .O(barWidthMinSamples_fu_593_p2));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \barWidthMinSamples_reg_1088[1]_i_1 
       (.I0(p_cast_fu_583_p4[0]),
        .I1(p_cast_fu_583_p4[1]),
        .O(\barWidthMinSamples_reg_1088[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \barWidthMinSamples_reg_1088[2]_i_1 
       (.I0(p_cast_fu_583_p4[1]),
        .I1(p_cast_fu_583_p4[0]),
        .I2(p_cast_fu_583_p4[2]),
        .O(\barWidthMinSamples_reg_1088[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \barWidthMinSamples_reg_1088[3]_i_1 
       (.I0(p_cast_fu_583_p4[2]),
        .I1(p_cast_fu_583_p4[0]),
        .I2(p_cast_fu_583_p4[1]),
        .I3(p_cast_fu_583_p4[3]),
        .O(\barWidthMinSamples_reg_1088[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \barWidthMinSamples_reg_1088[4]_i_1 
       (.I0(p_cast_fu_583_p4[3]),
        .I1(p_cast_fu_583_p4[1]),
        .I2(p_cast_fu_583_p4[0]),
        .I3(p_cast_fu_583_p4[2]),
        .I4(p_cast_fu_583_p4[4]),
        .O(\barWidthMinSamples_reg_1088[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \barWidthMinSamples_reg_1088[5]_i_1 
       (.I0(p_cast_fu_583_p4[4]),
        .I1(p_cast_fu_583_p4[2]),
        .I2(p_cast_fu_583_p4[0]),
        .I3(p_cast_fu_583_p4[1]),
        .I4(p_cast_fu_583_p4[3]),
        .I5(p_cast_fu_583_p4[5]),
        .O(\barWidthMinSamples_reg_1088[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \barWidthMinSamples_reg_1088[6]_i_1 
       (.I0(\barWidthMinSamples_reg_1088[9]_i_2_n_3 ),
        .I1(p_cast_fu_583_p4[6]),
        .O(\barWidthMinSamples_reg_1088[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \barWidthMinSamples_reg_1088[7]_i_1 
       (.I0(p_cast_fu_583_p4[6]),
        .I1(\barWidthMinSamples_reg_1088[9]_i_2_n_3 ),
        .I2(p_cast_fu_583_p4[7]),
        .O(\barWidthMinSamples_reg_1088[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \barWidthMinSamples_reg_1088[8]_i_1 
       (.I0(p_cast_fu_583_p4[7]),
        .I1(\barWidthMinSamples_reg_1088[9]_i_2_n_3 ),
        .I2(p_cast_fu_583_p4[6]),
        .I3(p_cast_fu_583_p4[8]),
        .O(\barWidthMinSamples_reg_1088[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \barWidthMinSamples_reg_1088[9]_i_1 
       (.I0(p_cast_fu_583_p4[8]),
        .I1(p_cast_fu_583_p4[6]),
        .I2(\barWidthMinSamples_reg_1088[9]_i_2_n_3 ),
        .I3(p_cast_fu_583_p4[7]),
        .I4(p_cast_fu_583_p4[9]),
        .O(\barWidthMinSamples_reg_1088[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \barWidthMinSamples_reg_1088[9]_i_2 
       (.I0(p_cast_fu_583_p4[4]),
        .I1(p_cast_fu_583_p4[2]),
        .I2(p_cast_fu_583_p4[0]),
        .I3(p_cast_fu_583_p4[1]),
        .I4(p_cast_fu_583_p4[3]),
        .I5(p_cast_fu_583_p4[5]),
        .O(\barWidthMinSamples_reg_1088[9]_i_2_n_3 ));
  FDRE \barWidthMinSamples_reg_1088_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(barWidthMinSamples_fu_593_p2),
        .Q(barWidthMinSamples_reg_1088[0]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[1]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[1]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[2]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[2]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[3]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[3]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[4]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[4]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[5]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[5]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[6]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[6]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[7]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[7]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[8]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[8]),
        .R(1'b0));
  FDRE \barWidthMinSamples_reg_1088_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\barWidthMinSamples_reg_1088[9]_i_1_n_3 ),
        .Q(barWidthMinSamples_reg_1088[9]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[0]),
        .Q(barWidth_reg_1077[0]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[10]),
        .Q(barWidth_reg_1077[10]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[1]),
        .Q(barWidth_reg_1077[1]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[2]),
        .Q(barWidth_reg_1077[2]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[3]),
        .Q(barWidth_reg_1077[3]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[4]),
        .Q(barWidth_reg_1077[4]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[5]),
        .Q(barWidth_reg_1077[5]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[6]),
        .Q(barWidth_reg_1077[6]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[7]),
        .Q(barWidth_reg_1077[7]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[8]),
        .Q(barWidth_reg_1077[8]),
        .R(1'b0));
  FDRE \barWidth_reg_1077_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in[9]),
        .Q(barWidth_reg_1077[9]),
        .R(1'b0));
  CARRY4 cmp11_i_fu_830_p2_carry
       (.CI(1'b0),
        .CO({cmp11_i_fu_830_p2_carry_n_3,cmp11_i_fu_830_p2_carry_n_4,cmp11_i_fu_830_p2_carry_n_5,cmp11_i_fu_830_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp11_i_fu_830_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp11_i_fu_830_p2_carry_i_1_n_3,cmp11_i_fu_830_p2_carry_i_2_n_3,cmp11_i_fu_830_p2_carry_i_3_n_3,cmp11_i_fu_830_p2_carry_i_4_n_3}));
  CARRY4 cmp11_i_fu_830_p2_carry__0
       (.CI(cmp11_i_fu_830_p2_carry_n_3),
        .CO({NLW_cmp11_i_fu_830_p2_carry__0_CO_UNCONNECTED[3:2],cmp11_i_fu_830_p2,cmp11_i_fu_830_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp11_i_fu_830_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp11_i_fu_830_p2_carry__0_i_1_n_3,cmp11_i_fu_830_p2_carry__0_i_2_n_3}));
  LUT3 #(
    .INIT(8'h41)) 
    cmp11_i_fu_830_p2_carry__0_i_1
       (.I0(sub10_i_reg_1108[16]),
        .I1(y_fu_214_reg[15]),
        .I2(sub10_i_reg_1108[15]),
        .O(cmp11_i_fu_830_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_830_p2_carry__0_i_2
       (.I0(y_fu_214_reg[13]),
        .I1(sub10_i_reg_1108[13]),
        .I2(y_fu_214_reg[12]),
        .I3(sub10_i_reg_1108[12]),
        .I4(sub10_i_reg_1108[14]),
        .I5(y_fu_214_reg[14]),
        .O(cmp11_i_fu_830_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_830_p2_carry_i_1
       (.I0(y_fu_214_reg[9]),
        .I1(sub10_i_reg_1108[9]),
        .I2(y_fu_214_reg[10]),
        .I3(sub10_i_reg_1108[10]),
        .I4(sub10_i_reg_1108[11]),
        .I5(y_fu_214_reg[11]),
        .O(cmp11_i_fu_830_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_830_p2_carry_i_2
       (.I0(y_fu_214_reg[6]),
        .I1(sub10_i_reg_1108[6]),
        .I2(y_fu_214_reg[7]),
        .I3(sub10_i_reg_1108[7]),
        .I4(sub10_i_reg_1108[8]),
        .I5(y_fu_214_reg[8]),
        .O(cmp11_i_fu_830_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_830_p2_carry_i_3
       (.I0(y_fu_214_reg[3]),
        .I1(sub10_i_reg_1108[3]),
        .I2(y_fu_214_reg[4]),
        .I3(sub10_i_reg_1108[4]),
        .I4(sub10_i_reg_1108[5]),
        .I5(y_fu_214_reg[5]),
        .O(cmp11_i_fu_830_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp11_i_fu_830_p2_carry_i_4
       (.I0(y_fu_214_reg[0]),
        .I1(sub10_i_reg_1108[0]),
        .I2(y_fu_214_reg[1]),
        .I3(sub10_i_reg_1108[1]),
        .I4(sub10_i_reg_1108[2]),
        .I5(y_fu_214_reg[2]),
        .O(cmp11_i_fu_830_p2_carry_i_4_n_3));
  FDRE \cmp11_i_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp11_i_fu_830_p2),
        .Q(cmp11_i_reg_1137),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \cmp121_i_reg_1113[0]_i_1 
       (.I0(\cmp121_i_reg_1113_reg_n_3_[0] ),
        .I1(\cmp121_i_reg_1113[0]_i_2_n_3 ),
        .I2(\cmp121_i_reg_1113[0]_i_3_n_3 ),
        .I3(push),
        .O(\cmp121_i_reg_1113[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp121_i_reg_1113[0]_i_2 
       (.I0(\cmp121_i_reg_1113_reg[0]_0 [3]),
        .I1(\cmp121_i_reg_1113_reg[0]_0 [1]),
        .I2(\cmp121_i_reg_1113_reg[0]_0 [6]),
        .I3(\cmp121_i_reg_1113_reg[0]_0 [0]),
        .O(\cmp121_i_reg_1113[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp121_i_reg_1113[0]_i_3 
       (.I0(\cmp121_i_reg_1113_reg[0]_0 [7]),
        .I1(\cmp121_i_reg_1113_reg[0]_0 [5]),
        .I2(\cmp121_i_reg_1113_reg[0]_0 [4]),
        .I3(\cmp121_i_reg_1113_reg[0]_0 [2]),
        .O(\cmp121_i_reg_1113[0]_i_3_n_3 ));
  FDRE \cmp121_i_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp121_i_reg_1113[0]_i_1_n_3 ),
        .Q(\cmp121_i_reg_1113_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp12_i_reg_1132[0]_i_1 
       (.I0(\cmp12_i_reg_1132[0]_i_2_n_3 ),
        .I1(y_fu_214_reg[12]),
        .I2(y_fu_214_reg[6]),
        .I3(y_fu_214_reg[13]),
        .I4(y_fu_214_reg[11]),
        .I5(\cmp12_i_reg_1132[0]_i_3_n_3 ),
        .O(cmp12_i_fu_824_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1132[0]_i_2 
       (.I0(y_fu_214_reg[8]),
        .I1(y_fu_214_reg[2]),
        .I2(y_fu_214_reg[9]),
        .I3(y_fu_214_reg[3]),
        .O(\cmp12_i_reg_1132[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp12_i_reg_1132[0]_i_3 
       (.I0(y_fu_214_reg[10]),
        .I1(y_fu_214_reg[15]),
        .I2(y_fu_214_reg[0]),
        .I3(y_fu_214_reg[1]),
        .I4(\cmp12_i_reg_1132[0]_i_4_n_3 ),
        .O(\cmp12_i_reg_1132[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp12_i_reg_1132[0]_i_4 
       (.I0(y_fu_214_reg[5]),
        .I1(y_fu_214_reg[4]),
        .I2(y_fu_214_reg[14]),
        .I3(y_fu_214_reg[7]),
        .O(\cmp12_i_reg_1132[0]_i_4_n_3 ));
  FDRE \cmp12_i_reg_1132_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp12_i_fu_824_p2),
        .Q(cmp12_i_reg_1132),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \cmp_i287_reg_1127[0]_i_1 
       (.I0(\cmp_i287_reg_1127_reg_n_3_[0] ),
        .I1(cmp12_i_fu_824_p2),
        .I2(ap_CS_fsm_state2),
        .O(\cmp_i287_reg_1127[0]_i_1_n_3 ));
  FDRE \cmp_i287_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i287_reg_1127[0]_i_1_n_3 ),
        .Q(\cmp_i287_reg_1127_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \empty_109_reg_1083[2]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(motionSpeed_val19_c_full_n),
        .I2(ap_sync_reg_tpgBackground_U0_ap_ready),
        .I3(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I4(height_val7_c21_full_n),
        .I5(width_val12_c24_full_n),
        .O(push));
  FDRE \empty_109_reg_1083_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(s[0]),
        .Q(empty_109_reg_1083[0]),
        .R(1'b0));
  FDRE \empty_109_reg_1083_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(s[1]),
        .Q(empty_109_reg_1083[1]),
        .R(1'b0));
  FDRE \empty_109_reg_1083_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(s[2]),
        .Q(empty_109_reg_1083[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_111_fu_835_p2_carry
       (.CI(1'b0),
        .CO({empty_111_fu_835_p2_carry_n_3,empty_111_fu_835_p2_carry_n_4,empty_111_fu_835_p2_carry_n_5,empty_111_fu_835_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(rampStart_reg[3:0]),
        .O(empty_111_fu_835_p2[3:0]),
        .S({empty_111_fu_835_p2_carry_i_1_n_3,empty_111_fu_835_p2_carry_i_2_n_3,empty_111_fu_835_p2_carry_i_3_n_3,empty_111_fu_835_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_111_fu_835_p2_carry__0
       (.CI(empty_111_fu_835_p2_carry_n_3),
        .CO({NLW_empty_111_fu_835_p2_carry__0_CO_UNCONNECTED[3],empty_111_fu_835_p2_carry__0_n_4,empty_111_fu_835_p2_carry__0_n_5,empty_111_fu_835_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,rampStart_reg[6:4]}),
        .O(empty_111_fu_835_p2[7:4]),
        .S({empty_111_fu_835_p2_carry__0_i_1_n_3,empty_111_fu_835_p2_carry__0_i_2_n_3,empty_111_fu_835_p2_carry__0_i_3_n_3,empty_111_fu_835_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry__0_i_1
       (.I0(y_fu_214_reg[7]),
        .I1(rampStart_reg[7]),
        .O(empty_111_fu_835_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry__0_i_2
       (.I0(rampStart_reg[6]),
        .I1(y_fu_214_reg[6]),
        .O(empty_111_fu_835_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry__0_i_3
       (.I0(rampStart_reg[5]),
        .I1(y_fu_214_reg[5]),
        .O(empty_111_fu_835_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry__0_i_4
       (.I0(rampStart_reg[4]),
        .I1(y_fu_214_reg[4]),
        .O(empty_111_fu_835_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry_i_1
       (.I0(rampStart_reg[3]),
        .I1(y_fu_214_reg[3]),
        .O(empty_111_fu_835_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry_i_2
       (.I0(rampStart_reg[2]),
        .I1(y_fu_214_reg[2]),
        .O(empty_111_fu_835_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry_i_3
       (.I0(rampStart_reg[1]),
        .I1(y_fu_214_reg[1]),
        .O(empty_111_fu_835_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    empty_111_fu_835_p2_carry_i_4
       (.I0(rampStart_reg[0]),
        .I1(y_fu_214_reg[0]),
        .O(empty_111_fu_835_p2_carry_i_4_n_3));
  FDRE \empty_111_reg_1142_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[0]),
        .Q(empty_111_reg_1142[0]),
        .R(1'b0));
  FDRE \empty_111_reg_1142_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[1]),
        .Q(empty_111_reg_1142[1]),
        .R(1'b0));
  FDRE \empty_111_reg_1142_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[2]),
        .Q(empty_111_reg_1142[2]),
        .R(1'b0));
  FDRE \empty_111_reg_1142_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[3]),
        .Q(empty_111_reg_1142[3]),
        .R(1'b0));
  FDRE \empty_111_reg_1142_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[4]),
        .Q(empty_111_reg_1142[4]),
        .R(1'b0));
  FDRE \empty_111_reg_1142_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[5]),
        .Q(empty_111_reg_1142[5]),
        .R(1'b0));
  FDRE \empty_111_reg_1142_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[6]),
        .Q(empty_111_reg_1142[6]),
        .R(1'b0));
  FDRE \empty_111_reg_1142_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_111_fu_835_p2[7]),
        .Q(empty_111_reg_1142[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404
       (.D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .E(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .Q(Q[0]),
        .SS(SS),
        .ZplateHorContDelta_val25(ZplateHorContDelta_val25),
        .\ap_CS_fsm_reg[3] (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[3]_0 (rampVal_3_new_0_fu_2740),
        .\ap_CS_fsm_reg[3]_1 (hdata_new_0_fu_2460),
        .\ap_CS_fsm_reg[3]_2 (rampVal_2_new_0_fu_2300),
        .\ap_CS_fsm_reg[3]_3 (rampVal0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_3),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter22_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_56),
        .ap_enable_reg_pp0_iter22_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_71),
        .ap_enable_reg_pp0_iter22_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_72),
        .ap_enable_reg_pp0_iter22_reg_3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_73),
        .ap_enable_reg_pp0_iter22_reg_4(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_78),
        .ap_enable_reg_pp0_iter22_reg_5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_79),
        .ap_enable_reg_pp0_iter22_reg_6(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_80),
        .ap_enable_reg_pp0_iter23_reg_0(ap_enable_reg_pp0_iter23),
        .ap_enable_reg_pp0_iter23_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_52),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter5_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter22_reg(ap_loop_exit_ready_pp0_iter22_reg),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_phi_reg_pp0_iter10_hHatch_reg_1026(ap_phi_reg_pp0_iter10_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter10_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter10_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter11_hHatch_reg_1026(ap_phi_reg_pp0_iter11_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter11_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter11_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter12_hHatch_reg_1026(ap_phi_reg_pp0_iter12_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter12_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter12_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter13_hHatch_reg_1026(ap_phi_reg_pp0_iter13_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter13_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter13_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter16_hHatch_reg_1026(ap_phi_reg_pp0_iter16_hHatch_reg_1026),
        .ap_phi_reg_pp0_iter17_hHatch_reg_1026(ap_phi_reg_pp0_iter17_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter17_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter17_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter18_hHatch_reg_1026(ap_phi_reg_pp0_iter18_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter18_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter18_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter19_hHatch_reg_1026(ap_phi_reg_pp0_iter19_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter19_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter19_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter21_hHatch_reg_1026(ap_phi_reg_pp0_iter21_hHatch_reg_1026),
        .ap_phi_reg_pp0_iter22_hHatch_reg_1026(ap_phi_reg_pp0_iter22_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter22_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter22_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter2_hHatch_reg_1026(ap_phi_reg_pp0_iter2_hHatch_reg_1026),
        .ap_phi_reg_pp0_iter3_hHatch_reg_1026(ap_phi_reg_pp0_iter3_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter3_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter3_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter4_hHatch_reg_1026(ap_phi_reg_pp0_iter4_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter4_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter4_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter5_hHatch_reg_1026(ap_phi_reg_pp0_iter5_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter5_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter5_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter6_hHatch_reg_1026(ap_phi_reg_pp0_iter6_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter6_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter6_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter7_hHatch_reg_1026(ap_phi_reg_pp0_iter7_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter7_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter7_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter8_hHatch_reg_1026(ap_phi_reg_pp0_iter8_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter8_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter8_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_phi_reg_pp0_iter9_hHatch_reg_1026(ap_phi_reg_pp0_iter9_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter9_hHatch_reg_1026_reg[0]_0 (\ap_phi_reg_pp0_iter9_hHatch_reg_1026[0]_i_1_n_3 ),
        .ap_predicate_pred1591_state23_reg_0(\cmp121_i_reg_1113_reg_n_3_[0] ),
        .ap_predicate_pred1610_state23_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_65),
        .ap_predicate_pred1610_state23_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227),
        .ap_predicate_pred1628_state22_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .ap_predicate_pred1703_state19_reg_0(ap_predicate_pred1703_state19_reg),
        .ap_predicate_pred1740_state23(ap_predicate_pred1740_state23),
        .ap_predicate_pred1740_state23_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .ap_predicate_pred1754_state19_reg_0(ap_predicate_pred1754_state19_reg),
        .ap_predicate_pred1809_state19_reg_0(ap_predicate_pred1809_state19_reg),
        .ap_predicate_pred1947_state23_reg_0(ap_predicate_pred1947_state23_reg),
        .ap_predicate_pred2215_state18_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_221),
        .ap_predicate_pred423_state21_reg_0(ap_predicate_pred423_state21_reg),
        .ap_rst_n(ap_rst_n),
        .\barWidth_cast_cast_reg_3710_reg[10]_0 (barWidth_reg_1077),
        .\bckgndId_read_reg_689_reg[4] (\bckgndId_read_reg_689_reg[4] ),
        .\bckgndId_read_reg_689_reg[5] (\bckgndId_read_reg_689_reg[5] ),
        .\bckgndId_read_reg_689_reg[7] (\bckgndId_read_reg_689_reg[7] ),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .cmp11_i_reg_1137(cmp11_i_reg_1137),
        .cmp12_i_reg_1132(cmp12_i_reg_1132),
        .\d_val_read_reg_22_reg[9] (barWidthMinSamples_reg_1088),
        .\empty_109_reg_1083_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_198),
        .\empty_109_reg_1083_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_199),
        .\empty_109_reg_1083_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_200),
        .\empty_111_reg_1142_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out),
        .full_n_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_53),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_192),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[7],grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[4],grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[2],grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[0]}),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr),
        .hBarSel_0(hBarSel_0),
        .hBarSel_0_loc_0_fu_250(hBarSel_0_loc_0_fu_250),
        .\hBarSel_0_loc_0_fu_250_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_211),
        .\hBarSel_0_loc_0_fu_250_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_213),
        .\hBarSel_0_loc_0_fu_250_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_212),
        .\hBarSel_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_214),
        .\hBarSel_0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_215),
        .\hBarSel_0_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_216),
        .hBarSel_3_0(hBarSel_3_0),
        .hBarSel_3_0_loc_0_fu_234(hBarSel_3_0_loc_0_fu_234),
        .\hBarSel_3_0_loc_0_fu_234_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_219),
        .\hBarSel_3_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_193),
        .hBarSel_4_0(hBarSel_4_0),
        .hBarSel_4_0_loc_0_fu_262(hBarSel_4_0_loc_0_fu_262),
        .\hBarSel_4_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_201),
        .\hBarSel_4_0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_202),
        .\hBarSel_4_0_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_203),
        .\hBarSel_4_0_reg[2]_0 (empty_109_reg_1083),
        .\hBarSel_4_0_reg[2]_1 (\hBarSel_4_0[2]_i_2_n_3 ),
        .hBarSel_5_0(hBarSel_5_0),
        .hBarSel_5_0_loc_0_fu_218(hBarSel_5_0_loc_0_fu_218),
        .\hBarSel_5_0_loc_0_fu_218_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_222),
        .\hBarSel_5_0_loc_0_fu_218_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_223),
        .\hBarSel_5_0_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_225),
        .\hBarSel_5_0_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_226),
        .\hBarSel_5_0_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_224),
        .\hBarSel_5_0_reg[2]_0 (\hBarSel_5_0[2]_i_2_n_3 ),
        .\hdata_flag_0_reg_380_reg[0] (\hdata_flag_0_reg_380_reg_n_3_[0] ),
        .\hdata_flag_1_fu_438_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_196),
        .\hdata_flag_1_fu_438_reg[0]_1 (\hdata_flag_1_fu_438[0]_i_1_n_3 ),
        .\hdata_loc_0_fu_242_reg[7] (hdata_loc_0_fu_242),
        .\hdata_loc_0_fu_242_reg[7]_0 (hdata),
        .\hdata_new_0_fu_246_reg[7] (empty_111_reg_1142),
        .\hdata_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_168,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_169,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_170,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_171,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_172,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_173,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_174,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_175}),
        .\icmp_ln1473_reg_3779_reg[0]_0 (sub35_i_reg_1103),
        .\icmp_ln565_reg_3720_reg[0]_0 (\sub35_i_reg_1103_reg[16]_0 ),
        .in(in),
        .\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] (rampVal_3_loc_0_fu_270),
        .p_0_2_0_0_0218_lcssa227_fu_2100(p_0_2_0_0_0218_lcssa227_fu_2100),
        .p_reg_reg(zonePlateVAddr_loc_0_fu_258),
        .\phi_mul_fu_426_reg[15]_0 (\phi_mul_fu_426_reg[15] ),
        .push_0(push_0),
        .\q0_reg[0] (\q0[0]_i_1_n_3 ),
        .\q0_reg[1] (\q0[1]_i_1__0_n_3 ),
        .\q0_reg[1]_0 (\q0[1]_i_1_n_3 ),
        .\q0_reg[2] (DPtpgBarArray_q0),
        .\q0_reg[2]_0 (\q0[2]_i_1_n_3 ),
        .\q0_reg[3] (\q0[3]_i_1_n_3 ),
        .\q0_reg[3]_0 (\q0[3]_i_1__0_n_3 ),
        .\q0_reg[4] (\q0[4]_i_2_n_3 ),
        .\q0_reg[4]_0 (\q0[4]_i_1__0_n_3 ),
        .\q0_reg[5] (\q0[5]_i_1__0_n_3 ),
        .\q0_reg[5]_0 ({\q0[5]_i_1_n_3 ,\q0[4]_i_1_n_3 }),
        .\q0_reg[6] (\q0[6]_i_1_n_3 ),
        .\q0_reg[6]_0 (\q0[6]_i_1__0_n_3 ),
        .\q0_reg[7] (\q0[7]_i_1_n_3 ),
        .rampStart_load_reg_1071(rampStart_load_reg_1071),
        .\rampStart_load_reg_1071_reg[6] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out),
        .\rampStart_load_reg_1071_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal),
        .\rampVal_1_reg[7] (p_1_in),
        .\rampVal_2_flag_0_reg_392_reg[0] ({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\rampVal_2_flag_0_reg_392_reg[0]_0 (\rampVal_2_flag_0_reg_392_reg_n_3_[0] ),
        .\rampVal_2_flag_1_fu_434_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_195),
        .\rampVal_2_flag_1_fu_434_reg[0]_1 (\rampVal_2_flag_1_fu_434[0]_i_1_n_3 ),
        .\rampVal_2_loc_0_fu_226_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out),
        .\rampVal_2_loc_0_fu_226_reg[7]_0 (rampVal_2),
        .\rampVal_2_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_176,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_177,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_178,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_179,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_180,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_181,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_182,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_183}),
        .\rampVal_3_flag_0_reg_368_reg[0] (push),
        .\rampVal_3_flag_0_reg_368_reg[0]_0 (\rampVal_3_flag_0_reg_368_reg_n_3_[0] ),
        .\rampVal_3_flag_1_fu_442_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_197),
        .\rampVal_3_flag_1_fu_442_reg[0]_1 (\rampVal_3_flag_1_fu_442[0]_i_1_n_3 ),
        .\rampVal_3_loc_0_fu_270_reg[7] (rampVal_1),
        .\rampVal_loc_0_fu_266_reg[3] (\rampVal_loc_0_fu_266[3]_i_3_n_3 ),
        .\rampVal_loc_0_fu_266_reg[7] (rampVal),
        .\rampVal_reg[4] (\rampVal[4]_i_2_n_3 ),
        .\rampVal_reg[5] (\rampVal[5]_i_2_n_3 ),
        .\rampVal_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_184,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_185,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_186,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_187,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_188,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_189,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_190,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_191}),
        .\rampVal_reg[7]_0 (rampVal_loc_0_fu_266),
        .\rampVal_reg[7]_1 (\rampVal[7]_i_3_n_3 ),
        .\select_ln1311_reg_4303_reg[7]_0 ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[7],grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[5],grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[3],grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[1:0]}),
        .\select_ln1314_reg_4212_pp0_iter21_reg_reg[6]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_51),
        .tpgBarSelYuv_y_address0(tpgBarSelYuv_y_address0),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0),
        .tpgTartanBarArray_address0(tpgTartanBarArray_address0),
        .\trunc_ln1655_reg_4288_reg[7]_0 (rampVal_2_loc_0_fu_226),
        .vBarSel(vBarSel),
        .vBarSel_1(vBarSel_1),
        .\vBarSel_1_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_220),
        .vBarSel_2(vBarSel_2),
        .\vBarSel_2_loc_0_fu_238_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_217),
        .\vBarSel_2_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_218),
        .\vBarSel_3_loc_0_fu_222_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_194),
        .\vBarSel_loc_0_fu_254_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_205),
        .\vBarSel_loc_0_fu_254_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_207),
        .\vBarSel_loc_0_fu_254_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_206),
        .\vBarSel_reg[0] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_208),
        .\vBarSel_reg[1] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_209),
        .\vBarSel_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_210),
        .\yCount_1[5]_i_5_0 (y_4_reg_1118),
        .\yCount_2_reg[9]_0 (\cmp_i287_reg_1127_reg_n_3_[0] ),
        .\yCount_reg[9]_i_4_0 (sub_i_i_i_reg_1098),
        .\zext_ln565_cast_reg_3703_reg[1]_0 (Sel_reg_1147),
        .zonePlateVAddr(zonePlateVAddr),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_152,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_153,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_154,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_155,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_156,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_157,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_158,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_159,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_160,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_161,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_162,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_163,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_164,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_165,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_166,grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_167}),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_1 (\zonePlateVDelta_reg[15]_0 ),
        .\zonePlateVDelta_reg[7]_0 (add_ln1341_fu_1637_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_192),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .R(SS));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_v_tpgHlsDataFlow_fu_405_ap_ready),
        .I2(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg),
        .I3(Q[0]),
        .I4(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_loc_0_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_214),
        .Q(hBarSel_0_loc_0_fu_250[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_loc_0_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_215),
        .Q(hBarSel_0_loc_0_fu_250[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_loc_0_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_216),
        .Q(hBarSel_0_loc_0_fu_250[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_211),
        .Q(hBarSel_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_212),
        .Q(hBarSel_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_213),
        .Q(hBarSel_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_0_loc_0_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_193),
        .Q(hBarSel_3_0_loc_0_fu_234),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_3_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_219),
        .Q(hBarSel_3_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6A)) 
    \hBarSel_4_0[2]_i_2 
       (.I0(hBarSel_4_0_loc_0_fu_262[2]),
        .I1(hBarSel_4_0_loc_0_fu_262[1]),
        .I2(hBarSel_4_0_loc_0_fu_262[0]),
        .O(\hBarSel_4_0[2]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_loc_0_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_201),
        .Q(hBarSel_4_0_loc_0_fu_262[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_loc_0_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_202),
        .Q(hBarSel_4_0_loc_0_fu_262[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_loc_0_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_203),
        .Q(hBarSel_4_0_loc_0_fu_262[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_198),
        .Q(hBarSel_4_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_199),
        .Q(hBarSel_4_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_4_0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_200),
        .Q(hBarSel_4_0[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \hBarSel_5_0[2]_i_2 
       (.I0(hBarSel_5_0_loc_0_fu_218[1]),
        .I1(hBarSel_5_0_loc_0_fu_218[0]),
        .O(\hBarSel_5_0[2]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_loc_0_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_225),
        .Q(hBarSel_5_0_loc_0_fu_218[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_loc_0_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_226),
        .Q(hBarSel_5_0_loc_0_fu_218[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_loc_0_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_224),
        .Q(hBarSel_5_0_loc_0_fu_218[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_222),
        .Q(hBarSel_5_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_223),
        .Q(hBarSel_5_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_5_0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_221),
        .Q(hBarSel_5_0[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \hdata[7]_i_1 
       (.I0(\hdata_flag_0_reg_380_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_799_p2),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_196),
        .Q(\hdata_flag_0_reg_380_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFBFB0B080808)) 
    \hdata_flag_1_fu_438[0]_i_1 
       (.I0(\hdata_flag_0_reg_380_reg_n_3_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_53),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_52),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out),
        .O(\hdata_flag_1_fu_438[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_175),
        .Q(hdata_loc_0_fu_242[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_174),
        .Q(hdata_loc_0_fu_242[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_173),
        .Q(hdata_loc_0_fu_242[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_172),
        .Q(hdata_loc_0_fu_242[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_171),
        .Q(hdata_loc_0_fu_242[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_170),
        .Q(hdata_loc_0_fu_242[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_169),
        .Q(hdata_loc_0_fu_242[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_loc_0_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_134),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_168),
        .Q(hdata_loc_0_fu_242[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[0]),
        .Q(hdata_new_0_fu_246[0]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_246[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_246[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_246[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_246[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_246[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_246[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2460),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_246[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_246[7]),
        .Q(hdata[7]),
        .R(1'b0));
  CARRY4 icmp_ln563_fu_799_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln563_fu_799_p2_carry_n_3,icmp_ln563_fu_799_p2_carry_n_4,icmp_ln563_fu_799_p2_carry_n_5,icmp_ln563_fu_799_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln563_fu_799_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln563_fu_799_p2_carry_i_1_n_3,icmp_ln563_fu_799_p2_carry_i_2_n_3,icmp_ln563_fu_799_p2_carry_i_3_n_3,icmp_ln563_fu_799_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln563_fu_799_p2_carry__0
       (.CI(icmp_ln563_fu_799_p2_carry_n_3),
        .CO({NLW_icmp_ln563_fu_799_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln563_fu_799_p2,icmp_ln563_fu_799_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln563_fu_799_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln563_fu_799_p2_carry__0_i_1_n_3,icmp_ln563_fu_799_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln563_fu_799_p2_carry__0_i_1
       (.I0(\sub10_i_reg_1108_reg[16]_0 [15]),
        .I1(y_fu_214_reg[15]),
        .O(icmp_ln563_fu_799_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_799_p2_carry__0_i_2
       (.I0(\sub10_i_reg_1108_reg[16]_0 [12]),
        .I1(y_fu_214_reg[12]),
        .I2(y_fu_214_reg[14]),
        .I3(\sub10_i_reg_1108_reg[16]_0 [14]),
        .I4(y_fu_214_reg[13]),
        .I5(\sub10_i_reg_1108_reg[16]_0 [13]),
        .O(icmp_ln563_fu_799_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_799_p2_carry_i_1
       (.I0(\sub10_i_reg_1108_reg[16]_0 [9]),
        .I1(y_fu_214_reg[9]),
        .I2(y_fu_214_reg[11]),
        .I3(\sub10_i_reg_1108_reg[16]_0 [11]),
        .I4(y_fu_214_reg[10]),
        .I5(\sub10_i_reg_1108_reg[16]_0 [10]),
        .O(icmp_ln563_fu_799_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_799_p2_carry_i_2
       (.I0(\sub10_i_reg_1108_reg[16]_0 [7]),
        .I1(y_fu_214_reg[7]),
        .I2(y_fu_214_reg[8]),
        .I3(\sub10_i_reg_1108_reg[16]_0 [8]),
        .I4(y_fu_214_reg[6]),
        .I5(\sub10_i_reg_1108_reg[16]_0 [6]),
        .O(icmp_ln563_fu_799_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_799_p2_carry_i_3
       (.I0(\sub10_i_reg_1108_reg[16]_0 [3]),
        .I1(y_fu_214_reg[3]),
        .I2(y_fu_214_reg[5]),
        .I3(\sub10_i_reg_1108_reg[16]_0 [5]),
        .I4(y_fu_214_reg[4]),
        .I5(\sub10_i_reg_1108_reg[16]_0 [4]),
        .O(icmp_ln563_fu_799_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln563_fu_799_p2_carry_i_4
       (.I0(\sub10_i_reg_1108_reg[16]_0 [1]),
        .I1(y_fu_214_reg[1]),
        .I2(y_fu_214_reg[2]),
        .I3(\sub10_i_reg_1108_reg[16]_0 [2]),
        .I4(y_fu_214_reg[0]),
        .I5(\sub10_i_reg_1108_reg[16]_0 [0]),
        .O(icmp_ln563_fu_799_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__16 
       (.I0(push),
        .I1(ap_NS_fsm__0),
        .O(E));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0214_lcssa221_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_0_0_0_0213_out_o[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[0]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[1]),
        .Q(in[9]),
        .R(1'b0));
  FDSE \p_0_1_0_0_0216_lcssa224_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_71),
        .Q(in[10]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[3]),
        .Q(in[11]),
        .R(1'b0));
  FDSE \p_0_1_0_0_0216_lcssa224_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_72),
        .Q(in[12]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[5]),
        .Q(in[13]),
        .R(1'b0));
  FDSE \p_0_1_0_0_0216_lcssa224_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_73),
        .Q(in[14]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227));
  FDRE \p_0_1_0_0_0216_lcssa224_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_1_0_0_0215_out_o[7]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[0]),
        .Q(in[16]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0218_lcssa227_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_78),
        .Q(in[17]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[2]),
        .Q(in[18]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0218_lcssa227_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_79),
        .Q(in[19]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[4]),
        .Q(in[20]),
        .R(1'b0));
  FDSE \p_0_2_0_0_0218_lcssa227_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_80),
        .Q(in[21]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227));
  FDSE \p_0_2_0_0_0218_lcssa227_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_51),
        .Q(in[22]),
        .S(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_227));
  FDRE \p_0_2_0_0_0218_lcssa227_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_0218_lcssa227_fu_2100),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[7]),
        .Q(in[23]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1 
       (.I0(tpgBarSelYuv_y_address0[0]),
        .I1(tpgBarSelYuv_y_address0[1]),
        .I2(tpgBarSelYuv_y_address0[2]),
        .O(\q0[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[1]_i_1 
       (.I0(tpgBarSelYuv_y_address0[2]),
        .I1(tpgBarSelYuv_y_address0[0]),
        .I2(tpgBarSelYuv_y_address0[1]),
        .O(\q0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[1]_i_1__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[3]_i_1__0 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[1]),
        .O(\q0[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[4]_i_1 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0[4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_2 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[0]),
        .O(\q0[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[5]_i_1__0 
       (.I0(DPtpgBarArray_q0[0]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1 
       (.I0(tpgBarSelYuv_y_address0[2]),
        .I1(tpgBarSelYuv_y_address0[0]),
        .I2(tpgBarSelYuv_y_address0[1]),
        .O(\q0[6]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \q0[6]_i_1__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .O(\q0[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[0]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rampStart[7]_i_1 
       (.I0(icmp_ln563_fu_799_p2),
        .I1(ap_CS_fsm_state2),
        .O(tpgBackground_U0_ap_ready));
  FDRE \rampStart_load_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[0]),
        .Q(rampStart_load_reg_1071[0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1071_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[1]),
        .Q(rampStart_load_reg_1071[1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1071_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[2]),
        .Q(rampStart_load_reg_1071[2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1071_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[3]),
        .Q(rampStart_load_reg_1071[3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1071_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[4]),
        .Q(rampStart_load_reg_1071[4]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1071_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[5]),
        .Q(rampStart_load_reg_1071[5]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1071_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[6]),
        .Q(rampStart_load_reg_1071[6]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1071_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(rampStart_reg[7]),
        .Q(rampStart_load_reg_1071[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[0]),
        .Q(rampStart_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[1]),
        .Q(rampStart_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[2]),
        .Q(rampStart_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[3]),
        .Q(rampStart_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[4]),
        .Q(rampStart_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[5]),
        .Q(rampStart_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[6]),
        .Q(rampStart_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln750_fu_845_p2[7]),
        .Q(rampStart_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal[4]_i_2 
       (.I0(rampVal_loc_0_fu_266[4]),
        .I1(rampVal_loc_0_fu_266[3]),
        .I2(rampVal_loc_0_fu_266[1]),
        .I3(rampVal_loc_0_fu_266[0]),
        .I4(rampVal_loc_0_fu_266[2]),
        .O(\rampVal[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \rampVal[5]_i_2 
       (.I0(rampVal_loc_0_fu_266[5]),
        .I1(rampVal_loc_0_fu_266[4]),
        .I2(rampVal_loc_0_fu_266[2]),
        .I3(rampVal_loc_0_fu_266[0]),
        .I4(rampVal_loc_0_fu_266[1]),
        .I5(rampVal_loc_0_fu_266[3]),
        .O(\rampVal[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rampVal[7]_i_3 
       (.I0(rampVal_loc_0_fu_266[5]),
        .I1(rampVal_loc_0_fu_266[4]),
        .I2(rampVal_loc_0_fu_266[2]),
        .I3(rampVal_loc_0_fu_266[0]),
        .I4(rampVal_loc_0_fu_266[1]),
        .I5(rampVal_loc_0_fu_266[3]),
        .O(\rampVal[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_1[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_368_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_799_p2),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_274[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_2[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln563_fu_799_p2),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_195),
        .Q(\rampVal_2_flag_0_reg_392_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEFFFFFF22303030)) 
    \rampVal_2_flag_1_fu_434[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg_n_3_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_52),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_56),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out),
        .O(\rampVal_2_flag_1_fu_434[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_183),
        .Q(rampVal_2_loc_0_fu_226[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_182),
        .Q(rampVal_2_loc_0_fu_226[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_181),
        .Q(rampVal_2_loc_0_fu_226[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_180),
        .Q(rampVal_2_loc_0_fu_226[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_179),
        .Q(rampVal_2_loc_0_fu_226[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_178),
        .Q(rampVal_2_loc_0_fu_226[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_177),
        .Q(rampVal_2_loc_0_fu_226[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_loc_0_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_136),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_176),
        .Q(rampVal_2_loc_0_fu_226[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[0]),
        .Q(rampVal_2_new_0_fu_230[0]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_230[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_230[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_230[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_230[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_230[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_230[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2300),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_230[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[0]),
        .Q(rampVal_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_230[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_197),
        .Q(\rampVal_3_flag_0_reg_368_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0A0C0C0C)) 
    \rampVal_3_flag_1_fu_442[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_368_reg_n_3_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_65),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_52),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .I4(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out),
        .O(\rampVal_3_flag_1_fu_442[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[0]),
        .Q(rampVal_3_loc_0_fu_270[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[1]),
        .Q(rampVal_3_loc_0_fu_270[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[2]),
        .Q(rampVal_3_loc_0_fu_270[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[3]),
        .Q(rampVal_3_loc_0_fu_270[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[4]),
        .Q(rampVal_3_loc_0_fu_270[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[5]),
        .Q(rampVal_3_loc_0_fu_270[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[6]),
        .Q(rampVal_3_loc_0_fu_270[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_loc_0_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_132),
        .D(p_1_in[7]),
        .Q(rampVal_3_loc_0_fu_270[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[0]),
        .Q(rampVal_3_new_0_fu_274[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_274[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_274[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_274[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_274[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_274[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_274[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_2740),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_new_1_out[7]),
        .Q(rampVal_3_new_0_fu_274[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_0_fu_266[3]_i_3 
       (.I0(rampVal_loc_0_fu_266[3]),
        .I1(rampVal_loc_0_fu_266[2]),
        .I2(rampVal_loc_0_fu_266[0]),
        .I3(rampVal_loc_0_fu_266[1]),
        .O(\rampVal_loc_0_fu_266[3]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_191),
        .Q(rampVal_loc_0_fu_266[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_190),
        .Q(rampVal_loc_0_fu_266[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_189),
        .Q(rampVal_loc_0_fu_266[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_188),
        .Q(rampVal_loc_0_fu_266[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_187),
        .Q(rampVal_loc_0_fu_266[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_186),
        .Q(rampVal_loc_0_fu_266[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_185),
        .Q(rampVal_loc_0_fu_266[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_loc_0_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_138),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_184),
        .Q(rampVal_loc_0_fu_266[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[0]),
        .Q(rampVal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[1]),
        .Q(rampVal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[2]),
        .Q(rampVal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[3]),
        .Q(rampVal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[4]),
        .Q(rampVal[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[5]),
        .Q(rampVal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[6]),
        .Q(rampVal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal[7]),
        .Q(rampVal[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_647_p2__0_carry
       (.CI(1'b0),
        .CO({sub10_i_fu_647_p2__0_carry_n_3,sub10_i_fu_647_p2__0_carry_n_4,sub10_i_fu_647_p2__0_carry_n_5,sub10_i_fu_647_p2__0_carry_n_6}),
        .CYINIT(\sub10_i_reg_1108_reg[16]_0 [0]),
        .DI({1'b0,\sub10_i_reg_1108_reg[16]_0 [3:1]}),
        .O({add5_i_fu_607_p2[4],NLW_sub10_i_fu_647_p2__0_carry_O_UNCONNECTED[2:1],sub10_i_fu_647_p2[1]}),
        .S({\sub10_i_reg_1108_reg[16]_0 [4],sub10_i_fu_647_p2__0_carry_i_1_n_3,sub10_i_fu_647_p2__0_carry_i_2_n_3,sub10_i_fu_647_p2__0_carry_i_3_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_647_p2__0_carry__0
       (.CI(sub10_i_fu_647_p2__0_carry_n_3),
        .CO({sub10_i_fu_647_p2__0_carry__0_n_3,sub10_i_fu_647_p2__0_carry__0_n_4,sub10_i_fu_647_p2__0_carry__0_n_5,sub10_i_fu_647_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add5_i_fu_607_p2[8:5]),
        .S(\sub10_i_reg_1108_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_647_p2__0_carry__1
       (.CI(sub10_i_fu_647_p2__0_carry__0_n_3),
        .CO({sub10_i_fu_647_p2__0_carry__1_n_3,sub10_i_fu_647_p2__0_carry__1_n_4,sub10_i_fu_647_p2__0_carry__1_n_5,sub10_i_fu_647_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add5_i_fu_607_p2[12:9]),
        .S(\sub10_i_reg_1108_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub10_i_fu_647_p2__0_carry__2
       (.CI(sub10_i_fu_647_p2__0_carry__1_n_3),
        .CO(NLW_sub10_i_fu_647_p2__0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub10_i_fu_647_p2__0_carry__2_O_UNCONNECTED[3:1],add5_i_fu_607_p2[13]}),
        .S({1'b0,1'b0,1'b0,\sub10_i_reg_1108_reg[16]_0 [13]}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2__0_carry_i_1
       (.I0(\sub10_i_reg_1108_reg[16]_0 [3]),
        .O(sub10_i_fu_647_p2__0_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2__0_carry_i_2
       (.I0(\sub10_i_reg_1108_reg[16]_0 [2]),
        .O(sub10_i_fu_647_p2__0_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2__0_carry_i_3
       (.I0(\sub10_i_reg_1108_reg[16]_0 [1]),
        .O(sub10_i_fu_647_p2__0_carry_i_3_n_3));
  CARRY4 sub10_i_fu_647_p2_carry
       (.CI(1'b0),
        .CO({sub10_i_fu_647_p2_carry_n_3,sub10_i_fu_647_p2_carry_n_4,sub10_i_fu_647_p2_carry_n_5,sub10_i_fu_647_p2_carry_n_6}),
        .CYINIT(\sub10_i_reg_1108_reg[16]_0 [0]),
        .DI(\sub10_i_reg_1108_reg[16]_0 [4:1]),
        .O({sub10_i_fu_647_p2[4:2],NLW_sub10_i_fu_647_p2_carry_O_UNCONNECTED[0]}),
        .S({sub10_i_fu_647_p2_carry_i_1_n_3,sub10_i_fu_647_p2_carry_i_2_n_3,sub10_i_fu_647_p2_carry_i_3_n_3,sub10_i_fu_647_p2_carry_i_4_n_3}));
  CARRY4 sub10_i_fu_647_p2_carry__0
       (.CI(sub10_i_fu_647_p2_carry_n_3),
        .CO({sub10_i_fu_647_p2_carry__0_n_3,sub10_i_fu_647_p2_carry__0_n_4,sub10_i_fu_647_p2_carry__0_n_5,sub10_i_fu_647_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub10_i_reg_1108_reg[16]_0 [8:5]),
        .O(sub10_i_fu_647_p2[8:5]),
        .S({sub10_i_fu_647_p2_carry__0_i_1_n_3,sub10_i_fu_647_p2_carry__0_i_2_n_3,sub10_i_fu_647_p2_carry__0_i_3_n_3,sub10_i_fu_647_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__0_i_1
       (.I0(\sub10_i_reg_1108_reg[16]_0 [8]),
        .O(sub10_i_fu_647_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__0_i_2
       (.I0(\sub10_i_reg_1108_reg[16]_0 [7]),
        .O(sub10_i_fu_647_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__0_i_3
       (.I0(\sub10_i_reg_1108_reg[16]_0 [6]),
        .O(sub10_i_fu_647_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__0_i_4
       (.I0(\sub10_i_reg_1108_reg[16]_0 [5]),
        .O(sub10_i_fu_647_p2_carry__0_i_4_n_3));
  CARRY4 sub10_i_fu_647_p2_carry__1
       (.CI(sub10_i_fu_647_p2_carry__0_n_3),
        .CO({sub10_i_fu_647_p2_carry__1_n_3,sub10_i_fu_647_p2_carry__1_n_4,sub10_i_fu_647_p2_carry__1_n_5,sub10_i_fu_647_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\sub10_i_reg_1108_reg[16]_0 [12:9]),
        .O(sub10_i_fu_647_p2[12:9]),
        .S({sub10_i_fu_647_p2_carry__1_i_1_n_3,sub10_i_fu_647_p2_carry__1_i_2_n_3,sub10_i_fu_647_p2_carry__1_i_3_n_3,sub10_i_fu_647_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__1_i_1
       (.I0(\sub10_i_reg_1108_reg[16]_0 [12]),
        .O(sub10_i_fu_647_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__1_i_2
       (.I0(\sub10_i_reg_1108_reg[16]_0 [11]),
        .O(sub10_i_fu_647_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__1_i_3
       (.I0(\sub10_i_reg_1108_reg[16]_0 [10]),
        .O(sub10_i_fu_647_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__1_i_4
       (.I0(\sub10_i_reg_1108_reg[16]_0 [9]),
        .O(sub10_i_fu_647_p2_carry__1_i_4_n_3));
  CARRY4 sub10_i_fu_647_p2_carry__2
       (.CI(sub10_i_fu_647_p2_carry__1_n_3),
        .CO({NLW_sub10_i_fu_647_p2_carry__2_CO_UNCONNECTED[3],sub10_i_fu_647_p2_carry__2_n_4,sub10_i_fu_647_p2_carry__2_n_5,sub10_i_fu_647_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\sub10_i_reg_1108_reg[16]_0 [15:13]}),
        .O(sub10_i_fu_647_p2[16:13]),
        .S({1'b1,sub10_i_fu_647_p2_carry__2_i_1_n_3,sub10_i_fu_647_p2_carry__2_i_2_n_3,sub10_i_fu_647_p2_carry__2_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__2_i_1
       (.I0(\sub10_i_reg_1108_reg[16]_0 [15]),
        .O(sub10_i_fu_647_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__2_i_2
       (.I0(\sub10_i_reg_1108_reg[16]_0 [14]),
        .O(sub10_i_fu_647_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry__2_i_3
       (.I0(\sub10_i_reg_1108_reg[16]_0 [13]),
        .O(sub10_i_fu_647_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry_i_1
       (.I0(\sub10_i_reg_1108_reg[16]_0 [4]),
        .O(sub10_i_fu_647_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry_i_2
       (.I0(\sub10_i_reg_1108_reg[16]_0 [3]),
        .O(sub10_i_fu_647_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry_i_3
       (.I0(\sub10_i_reg_1108_reg[16]_0 [2]),
        .O(sub10_i_fu_647_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub10_i_fu_647_p2_carry_i_4
       (.I0(\sub10_i_reg_1108_reg[16]_0 [1]),
        .O(sub10_i_fu_647_p2_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \sub10_i_reg_1108[0]_i_1 
       (.I0(\sub10_i_reg_1108_reg[16]_0 [0]),
        .O(sub10_i_fu_647_p2[0]));
  FDRE \sub10_i_reg_1108_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[0]),
        .Q(sub10_i_reg_1108[0]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[10]),
        .Q(sub10_i_reg_1108[10]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[11]),
        .Q(sub10_i_reg_1108[11]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[12]),
        .Q(sub10_i_reg_1108[12]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[13]),
        .Q(sub10_i_reg_1108[13]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[14]),
        .Q(sub10_i_reg_1108[14]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[15]),
        .Q(sub10_i_reg_1108[15]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[16]),
        .Q(sub10_i_reg_1108[16]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[1]),
        .Q(sub10_i_reg_1108[1]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[2]),
        .Q(sub10_i_reg_1108[2]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[3]),
        .Q(sub10_i_reg_1108[3]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[4]),
        .Q(sub10_i_reg_1108[4]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[5]),
        .Q(sub10_i_reg_1108[5]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[6]),
        .Q(sub10_i_reg_1108[6]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[7]),
        .Q(sub10_i_reg_1108[7]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[8]),
        .Q(sub10_i_reg_1108[8]),
        .R(1'b0));
  FDRE \sub10_i_reg_1108_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(sub10_i_fu_647_p2[9]),
        .Q(sub10_i_reg_1108[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry
       (.CI(1'b0),
        .CO({sub35_i_fu_641_p2__0_carry_n_3,sub35_i_fu_641_p2__0_carry_n_4,sub35_i_fu_641_p2__0_carry_n_5,sub35_i_fu_641_p2__0_carry_n_6}),
        .CYINIT(\sub35_i_reg_1103_reg[16]_0 [0]),
        .DI({1'b0,1'b0,\sub35_i_reg_1103_reg[16]_0 [2:1]}),
        .O({p_0_in[1:0],NLW_sub35_i_fu_641_p2__0_carry_O_UNCONNECTED[1],sub35_i_fu_641_p2[1]}),
        .S({\sub35_i_reg_1103_reg[16]_0 [4:3],sub35_i_fu_641_p2__0_carry_i_1_n_3,sub35_i_fu_641_p2__0_carry_i_2_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry__0
       (.CI(sub35_i_fu_641_p2__0_carry_n_3),
        .CO({sub35_i_fu_641_p2__0_carry__0_n_3,sub35_i_fu_641_p2__0_carry__0_n_4,sub35_i_fu_641_p2__0_carry__0_n_5,sub35_i_fu_641_p2__0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[5:2]),
        .S(\sub35_i_reg_1103_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry__1
       (.CI(sub35_i_fu_641_p2__0_carry__0_n_3),
        .CO({sub35_i_fu_641_p2__0_carry__1_n_3,sub35_i_fu_641_p2__0_carry__1_n_4,sub35_i_fu_641_p2__0_carry__1_n_5,sub35_i_fu_641_p2__0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[9:6]),
        .S(\sub35_i_reg_1103_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry__2
       (.CI(sub35_i_fu_641_p2__0_carry__1_n_3),
        .CO(NLW_sub35_i_fu_641_p2__0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub35_i_fu_641_p2__0_carry__2_O_UNCONNECTED[3:1],p_0_in[10]}),
        .S({1'b0,1'b0,1'b0,\sub35_i_reg_1103_reg[16]_0 [13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry__3
       (.CI(1'b0),
        .CO({sub35_i_fu_641_p2__0_carry__3_n_3,sub35_i_fu_641_p2__0_carry__3_n_4,sub35_i_fu_641_p2__0_carry__3_n_5,sub35_i_fu_641_p2__0_carry__3_n_6}),
        .CYINIT(\sub35_i_reg_1103_reg[16]_0 [0]),
        .DI({1'b0,\sub35_i_reg_1103_reg[16]_0 [3:1]}),
        .O({p_cast_fu_583_p4[0],NLW_sub35_i_fu_641_p2__0_carry__3_O_UNCONNECTED[2:0]}),
        .S({\sub35_i_reg_1103_reg[16]_0 [4],sub35_i_fu_641_p2__0_carry__3_i_1_n_3,sub35_i_fu_641_p2__0_carry__3_i_2_n_3,sub35_i_fu_641_p2__0_carry__3_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2__0_carry__3_i_1
       (.I0(\sub35_i_reg_1103_reg[16]_0 [3]),
        .O(sub35_i_fu_641_p2__0_carry__3_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2__0_carry__3_i_2
       (.I0(\sub35_i_reg_1103_reg[16]_0 [2]),
        .O(sub35_i_fu_641_p2__0_carry__3_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2__0_carry__3_i_3
       (.I0(\sub35_i_reg_1103_reg[16]_0 [1]),
        .O(sub35_i_fu_641_p2__0_carry__3_i_3_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry__4
       (.CI(sub35_i_fu_641_p2__0_carry__3_n_3),
        .CO({sub35_i_fu_641_p2__0_carry__4_n_3,sub35_i_fu_641_p2__0_carry__4_n_4,sub35_i_fu_641_p2__0_carry__4_n_5,sub35_i_fu_641_p2__0_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_cast_fu_583_p4[4:1]),
        .S(\sub35_i_reg_1103_reg[16]_0 [8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry__5
       (.CI(sub35_i_fu_641_p2__0_carry__4_n_3),
        .CO({sub35_i_fu_641_p2__0_carry__5_n_3,sub35_i_fu_641_p2__0_carry__5_n_4,sub35_i_fu_641_p2__0_carry__5_n_5,sub35_i_fu_641_p2__0_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_cast_fu_583_p4[8:5]),
        .S(\sub35_i_reg_1103_reg[16]_0 [12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub35_i_fu_641_p2__0_carry__6
       (.CI(sub35_i_fu_641_p2__0_carry__5_n_3),
        .CO(NLW_sub35_i_fu_641_p2__0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub35_i_fu_641_p2__0_carry__6_O_UNCONNECTED[3:1],p_cast_fu_583_p4[9]}),
        .S({1'b0,1'b0,1'b0,\sub35_i_reg_1103_reg[16]_0 [13]}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2__0_carry_i_1
       (.I0(\sub35_i_reg_1103_reg[16]_0 [2]),
        .O(sub35_i_fu_641_p2__0_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2__0_carry_i_2
       (.I0(\sub35_i_reg_1103_reg[16]_0 [1]),
        .O(sub35_i_fu_641_p2__0_carry_i_2_n_3));
  CARRY4 sub35_i_fu_641_p2_carry
       (.CI(1'b0),
        .CO({sub35_i_fu_641_p2_carry_n_3,sub35_i_fu_641_p2_carry_n_4,sub35_i_fu_641_p2_carry_n_5,sub35_i_fu_641_p2_carry_n_6}),
        .CYINIT(\sub35_i_reg_1103_reg[16]_0 [0]),
        .DI(\sub35_i_reg_1103_reg[16]_0 [4:1]),
        .O({sub35_i_fu_641_p2[4:2],NLW_sub35_i_fu_641_p2_carry_O_UNCONNECTED[0]}),
        .S({sub35_i_fu_641_p2_carry_i_1_n_3,sub35_i_fu_641_p2_carry_i_2_n_3,sub35_i_fu_641_p2_carry_i_3_n_3,sub35_i_fu_641_p2_carry_i_4_n_3}));
  CARRY4 sub35_i_fu_641_p2_carry__0
       (.CI(sub35_i_fu_641_p2_carry_n_3),
        .CO({sub35_i_fu_641_p2_carry__0_n_3,sub35_i_fu_641_p2_carry__0_n_4,sub35_i_fu_641_p2_carry__0_n_5,sub35_i_fu_641_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\sub35_i_reg_1103_reg[16]_0 [8:5]),
        .O(sub35_i_fu_641_p2[8:5]),
        .S({sub35_i_fu_641_p2_carry__0_i_1_n_3,sub35_i_fu_641_p2_carry__0_i_2_n_3,sub35_i_fu_641_p2_carry__0_i_3_n_3,sub35_i_fu_641_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__0_i_1
       (.I0(\sub35_i_reg_1103_reg[16]_0 [8]),
        .O(sub35_i_fu_641_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__0_i_2
       (.I0(\sub35_i_reg_1103_reg[16]_0 [7]),
        .O(sub35_i_fu_641_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__0_i_3
       (.I0(\sub35_i_reg_1103_reg[16]_0 [6]),
        .O(sub35_i_fu_641_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__0_i_4
       (.I0(\sub35_i_reg_1103_reg[16]_0 [5]),
        .O(sub35_i_fu_641_p2_carry__0_i_4_n_3));
  CARRY4 sub35_i_fu_641_p2_carry__1
       (.CI(sub35_i_fu_641_p2_carry__0_n_3),
        .CO({sub35_i_fu_641_p2_carry__1_n_3,sub35_i_fu_641_p2_carry__1_n_4,sub35_i_fu_641_p2_carry__1_n_5,sub35_i_fu_641_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\sub35_i_reg_1103_reg[16]_0 [12:9]),
        .O(sub35_i_fu_641_p2[12:9]),
        .S({sub35_i_fu_641_p2_carry__1_i_1_n_3,sub35_i_fu_641_p2_carry__1_i_2_n_3,sub35_i_fu_641_p2_carry__1_i_3_n_3,sub35_i_fu_641_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__1_i_1
       (.I0(\sub35_i_reg_1103_reg[16]_0 [12]),
        .O(sub35_i_fu_641_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__1_i_2
       (.I0(\sub35_i_reg_1103_reg[16]_0 [11]),
        .O(sub35_i_fu_641_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__1_i_3
       (.I0(\sub35_i_reg_1103_reg[16]_0 [10]),
        .O(sub35_i_fu_641_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__1_i_4
       (.I0(\sub35_i_reg_1103_reg[16]_0 [9]),
        .O(sub35_i_fu_641_p2_carry__1_i_4_n_3));
  CARRY4 sub35_i_fu_641_p2_carry__2
       (.CI(sub35_i_fu_641_p2_carry__1_n_3),
        .CO({NLW_sub35_i_fu_641_p2_carry__2_CO_UNCONNECTED[3],sub35_i_fu_641_p2_carry__2_n_4,sub35_i_fu_641_p2_carry__2_n_5,sub35_i_fu_641_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\sub35_i_reg_1103_reg[16]_0 [15:13]}),
        .O(sub35_i_fu_641_p2[16:13]),
        .S({1'b1,sub35_i_fu_641_p2_carry__2_i_1_n_3,sub35_i_fu_641_p2_carry__2_i_2_n_3,sub35_i_fu_641_p2_carry__2_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__2_i_1
       (.I0(\sub35_i_reg_1103_reg[16]_0 [15]),
        .O(sub35_i_fu_641_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__2_i_2
       (.I0(\sub35_i_reg_1103_reg[16]_0 [14]),
        .O(sub35_i_fu_641_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry__2_i_3
       (.I0(\sub35_i_reg_1103_reg[16]_0 [13]),
        .O(sub35_i_fu_641_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry_i_1
       (.I0(\sub35_i_reg_1103_reg[16]_0 [4]),
        .O(sub35_i_fu_641_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry_i_2
       (.I0(\sub35_i_reg_1103_reg[16]_0 [3]),
        .O(sub35_i_fu_641_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry_i_3
       (.I0(\sub35_i_reg_1103_reg[16]_0 [2]),
        .O(sub35_i_fu_641_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    sub35_i_fu_641_p2_carry_i_4
       (.I0(\sub35_i_reg_1103_reg[16]_0 [1]),
        .O(sub35_i_fu_641_p2_carry_i_4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \sub35_i_reg_1103[0]_i_1 
       (.I0(\sub35_i_reg_1103_reg[16]_0 [0]),
        .O(sub35_i_fu_641_p2[0]));
  FDRE \sub35_i_reg_1103_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[0]),
        .Q(sub35_i_reg_1103[0]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[10]),
        .Q(sub35_i_reg_1103[10]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[11]),
        .Q(sub35_i_reg_1103[11]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[12]),
        .Q(sub35_i_reg_1103[12]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[13]),
        .Q(sub35_i_reg_1103[13]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[14]),
        .Q(sub35_i_reg_1103[14]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[15]),
        .Q(sub35_i_reg_1103[15]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[16]),
        .Q(sub35_i_reg_1103[16]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[1]),
        .Q(sub35_i_reg_1103[1]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[2]),
        .Q(sub35_i_reg_1103[2]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[3]),
        .Q(sub35_i_reg_1103[3]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[4]),
        .Q(sub35_i_reg_1103[4]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[5]),
        .Q(sub35_i_reg_1103[5]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[6]),
        .Q(sub35_i_reg_1103[6]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[7]),
        .Q(sub35_i_reg_1103[7]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[8]),
        .Q(sub35_i_reg_1103[8]),
        .R(1'b0));
  FDRE \sub35_i_reg_1103_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(sub35_i_fu_641_p2[9]),
        .Q(sub35_i_reg_1103[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_i_reg_1098[0]_i_1 
       (.I0(add5_i_fu_607_p2[4]),
        .O(sub_i_i_i_fu_635_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \sub_i_i_i_reg_1098[10]_i_1 
       (.I0(add5_i_fu_607_p2[12]),
        .I1(add5_i_fu_607_p2[10]),
        .I2(\sub_i_i_i_reg_1098[10]_i_2_n_3 ),
        .I3(add5_i_fu_607_p2[11]),
        .I4(add5_i_fu_607_p2[13]),
        .O(sub_i_i_i_fu_635_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_i_i_i_reg_1098[10]_i_2 
       (.I0(add5_i_fu_607_p2[8]),
        .I1(add5_i_fu_607_p2[6]),
        .I2(add5_i_fu_607_p2[4]),
        .I3(add5_i_fu_607_p2[5]),
        .I4(add5_i_fu_607_p2[7]),
        .I5(add5_i_fu_607_p2[9]),
        .O(\sub_i_i_i_reg_1098[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i_i_reg_1098[1]_i_1 
       (.I0(add5_i_fu_607_p2[4]),
        .I1(add5_i_fu_607_p2[5]),
        .O(\sub_i_i_i_reg_1098[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i_i_reg_1098[2]_i_1 
       (.I0(add5_i_fu_607_p2[6]),
        .I1(add5_i_fu_607_p2[5]),
        .I2(add5_i_fu_607_p2[4]),
        .O(sub_i_i_i_fu_635_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_i_i_i_reg_1098[3]_i_1 
       (.I0(add5_i_fu_607_p2[7]),
        .I1(add5_i_fu_607_p2[6]),
        .I2(add5_i_fu_607_p2[4]),
        .I3(add5_i_fu_607_p2[5]),
        .O(sub_i_i_i_fu_635_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_i_i_reg_1098[4]_i_1 
       (.I0(add5_i_fu_607_p2[8]),
        .I1(add5_i_fu_607_p2[7]),
        .I2(add5_i_fu_607_p2[5]),
        .I3(add5_i_fu_607_p2[4]),
        .I4(add5_i_fu_607_p2[6]),
        .O(sub_i_i_i_fu_635_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_i_i_i_reg_1098[5]_i_1 
       (.I0(add5_i_fu_607_p2[9]),
        .I1(add5_i_fu_607_p2[8]),
        .I2(add5_i_fu_607_p2[6]),
        .I3(add5_i_fu_607_p2[4]),
        .I4(add5_i_fu_607_p2[5]),
        .I5(add5_i_fu_607_p2[7]),
        .O(sub_i_i_i_fu_635_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_i_i_i_reg_1098[6]_i_1 
       (.I0(add5_i_fu_607_p2[10]),
        .I1(\sub_i_i_i_reg_1098[10]_i_2_n_3 ),
        .O(sub_i_i_i_fu_635_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \sub_i_i_i_reg_1098[7]_i_1 
       (.I0(add5_i_fu_607_p2[11]),
        .I1(add5_i_fu_607_p2[10]),
        .I2(\sub_i_i_i_reg_1098[10]_i_2_n_3 ),
        .O(sub_i_i_i_fu_635_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \sub_i_i_i_reg_1098[8]_i_1 
       (.I0(add5_i_fu_607_p2[12]),
        .I1(add5_i_fu_607_p2[11]),
        .I2(\sub_i_i_i_reg_1098[10]_i_2_n_3 ),
        .I3(add5_i_fu_607_p2[10]),
        .O(sub_i_i_i_fu_635_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \sub_i_i_i_reg_1098[9]_i_1 
       (.I0(add5_i_fu_607_p2[13]),
        .I1(add5_i_fu_607_p2[12]),
        .I2(add5_i_fu_607_p2[10]),
        .I3(\sub_i_i_i_reg_1098[10]_i_2_n_3 ),
        .I4(add5_i_fu_607_p2[11]),
        .O(sub_i_i_i_fu_635_p2[9]));
  FDRE \sub_i_i_i_reg_1098_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[0]),
        .Q(sub_i_i_i_reg_1098[0]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[10]),
        .Q(sub_i_i_i_reg_1098[10]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\sub_i_i_i_reg_1098[1]_i_1_n_3 ),
        .Q(sub_i_i_i_reg_1098[1]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[2]),
        .Q(sub_i_i_i_reg_1098[2]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[3]),
        .Q(sub_i_i_i_reg_1098[3]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[4]),
        .Q(sub_i_i_i_reg_1098[4]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[5]),
        .Q(sub_i_i_i_reg_1098[5]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[6]),
        .Q(sub_i_i_i_reg_1098[6]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[7]),
        .Q(sub_i_i_i_reg_1098[7]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[8]),
        .Q(sub_i_i_i_reg_1098[8]),
        .R(1'b0));
  FDRE \sub_i_i_i_reg_1098_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(sub_i_i_i_fu_635_p2[9]),
        .Q(sub_i_i_i_reg_1098[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_194),
        .Q(vBarSel_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_loc_0_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_218),
        .Q(tpgCheckerBoardArray_address0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_217),
        .Q(vBarSel_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_3_loc_0_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_220),
        .Q(DPtpgBarArray_address0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_loc_0_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_208),
        .Q(tpgTartanBarArray_address0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_loc_0_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_209),
        .Q(tpgTartanBarArray_address0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_loc_0_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_210),
        .Q(tpgTartanBarArray_address0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_205),
        .Q(vBarSel[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_206),
        .Q(vBarSel[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_207),
        .Q(vBarSel[2]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[0]),
        .Q(y_4_reg_1118[0]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[10]),
        .Q(y_4_reg_1118[10]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[11]),
        .Q(y_4_reg_1118[11]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[12]),
        .Q(y_4_reg_1118[12]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[13]),
        .Q(y_4_reg_1118[13]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[14]),
        .Q(y_4_reg_1118[14]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[15]),
        .Q(y_4_reg_1118[15]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[1]),
        .Q(y_4_reg_1118[1]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[2]),
        .Q(y_4_reg_1118[2]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[3]),
        .Q(y_4_reg_1118[3]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[4]),
        .Q(y_4_reg_1118[4]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[5]),
        .Q(y_4_reg_1118[5]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[6]),
        .Q(y_4_reg_1118[6]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[7]),
        .Q(y_4_reg_1118[7]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[8]),
        .Q(y_4_reg_1118[8]),
        .R(1'b0));
  FDRE \y_4_reg_1118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(y_fu_214_reg[9]),
        .Q(y_4_reg_1118[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_214[0]_i_2 
       (.I0(y_fu_214_reg[0]),
        .O(\y_fu_214[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[0]_i_1_n_10 ),
        .Q(y_fu_214_reg[0]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_214_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_fu_214_reg[0]_i_1_n_3 ,\y_fu_214_reg[0]_i_1_n_4 ,\y_fu_214_reg[0]_i_1_n_5 ,\y_fu_214_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_214_reg[0]_i_1_n_7 ,\y_fu_214_reg[0]_i_1_n_8 ,\y_fu_214_reg[0]_i_1_n_9 ,\y_fu_214_reg[0]_i_1_n_10 }),
        .S({y_fu_214_reg[3:1],\y_fu_214[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[8]_i_1_n_8 ),
        .Q(y_fu_214_reg[10]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[8]_i_1_n_7 ),
        .Q(y_fu_214_reg[11]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[12]_i_1_n_10 ),
        .Q(y_fu_214_reg[12]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_214_reg[12]_i_1 
       (.CI(\y_fu_214_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_214_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_214_reg[12]_i_1_n_4 ,\y_fu_214_reg[12]_i_1_n_5 ,\y_fu_214_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_214_reg[12]_i_1_n_7 ,\y_fu_214_reg[12]_i_1_n_8 ,\y_fu_214_reg[12]_i_1_n_9 ,\y_fu_214_reg[12]_i_1_n_10 }),
        .S(y_fu_214_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[12]_i_1_n_9 ),
        .Q(y_fu_214_reg[13]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[12]_i_1_n_8 ),
        .Q(y_fu_214_reg[14]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[12]_i_1_n_7 ),
        .Q(y_fu_214_reg[15]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[0]_i_1_n_9 ),
        .Q(y_fu_214_reg[1]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[0]_i_1_n_8 ),
        .Q(y_fu_214_reg[2]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[0]_i_1_n_7 ),
        .Q(y_fu_214_reg[3]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[4]_i_1_n_10 ),
        .Q(y_fu_214_reg[4]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_214_reg[4]_i_1 
       (.CI(\y_fu_214_reg[0]_i_1_n_3 ),
        .CO({\y_fu_214_reg[4]_i_1_n_3 ,\y_fu_214_reg[4]_i_1_n_4 ,\y_fu_214_reg[4]_i_1_n_5 ,\y_fu_214_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_214_reg[4]_i_1_n_7 ,\y_fu_214_reg[4]_i_1_n_8 ,\y_fu_214_reg[4]_i_1_n_9 ,\y_fu_214_reg[4]_i_1_n_10 }),
        .S(y_fu_214_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[4]_i_1_n_9 ),
        .Q(y_fu_214_reg[5]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[4]_i_1_n_8 ),
        .Q(y_fu_214_reg[6]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[4]_i_1_n_7 ),
        .Q(y_fu_214_reg[7]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[8]_i_1_n_10 ),
        .Q(y_fu_214_reg[8]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \y_fu_214_reg[8]_i_1 
       (.CI(\y_fu_214_reg[4]_i_1_n_3 ),
        .CO({\y_fu_214_reg[8]_i_1_n_3 ,\y_fu_214_reg[8]_i_1_n_4 ,\y_fu_214_reg[8]_i_1_n_5 ,\y_fu_214_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_214_reg[8]_i_1_n_7 ,\y_fu_214_reg[8]_i_1_n_8 ,\y_fu_214_reg[8]_i_1_n_9 ,\y_fu_214_reg[8]_i_1_n_10 }),
        .S(y_fu_214_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_214_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_214_reg[8]_i_1_n_9 ),
        .Q(y_fu_214_reg[9]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_167),
        .Q(zonePlateVAddr_loc_0_fu_258[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_157),
        .Q(zonePlateVAddr_loc_0_fu_258[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_156),
        .Q(zonePlateVAddr_loc_0_fu_258[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_155),
        .Q(zonePlateVAddr_loc_0_fu_258[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_154),
        .Q(zonePlateVAddr_loc_0_fu_258[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_153),
        .Q(zonePlateVAddr_loc_0_fu_258[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_152),
        .Q(zonePlateVAddr_loc_0_fu_258[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_166),
        .Q(zonePlateVAddr_loc_0_fu_258[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_165),
        .Q(zonePlateVAddr_loc_0_fu_258[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_164),
        .Q(zonePlateVAddr_loc_0_fu_258[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_163),
        .Q(zonePlateVAddr_loc_0_fu_258[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_162),
        .Q(zonePlateVAddr_loc_0_fu_258[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_161),
        .Q(zonePlateVAddr_loc_0_fu_258[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_160),
        .Q(zonePlateVAddr_loc_0_fu_258[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_159),
        .Q(zonePlateVAddr_loc_0_fu_258[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_loc_0_fu_258_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_141),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_158),
        .Q(zonePlateVAddr_loc_0_fu_258[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[0]),
        .Q(zonePlateVAddr[0]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[10]),
        .Q(zonePlateVAddr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[11]),
        .Q(zonePlateVAddr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[12]),
        .Q(zonePlateVAddr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[13]),
        .Q(zonePlateVAddr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[14]),
        .Q(zonePlateVAddr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[15]),
        .Q(zonePlateVAddr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[1]),
        .Q(zonePlateVAddr[1]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[2]),
        .Q(zonePlateVAddr[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[3]),
        .Q(zonePlateVAddr[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[4]),
        .Q(zonePlateVAddr[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[5]),
        .Q(zonePlateVAddr[5]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[6]),
        .Q(zonePlateVAddr[6]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1341_fu_1637_p2[7]),
        .Q(zonePlateVAddr[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_n_204));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[8]),
        .Q(zonePlateVAddr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[9]),
        .Q(zonePlateVAddr[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2
   (ap_loop_exit_ready_pp0_iter22_reg,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter7,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter12,
    ap_enable_reg_pp0_iter16,
    ap_enable_reg_pp0_iter17,
    ap_enable_reg_pp0_iter18,
    ap_enable_reg_pp0_iter21,
    ap_enable_reg_pp0_iter22,
    ap_enable_reg_pp0_iter23_reg_0,
    ap_predicate_pred1740_state23,
    ap_phi_reg_pp0_iter13_hHatch_reg_1026,
    ap_phi_reg_pp0_iter16_hHatch_reg_1026,
    ap_phi_reg_pp0_iter19_hHatch_reg_1026,
    ap_phi_reg_pp0_iter21_hHatch_reg_1026,
    ap_done_cache,
    ap_loop_init_int,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out,
    ap_phi_reg_pp0_iter2_hHatch_reg_1026,
    ap_phi_reg_pp0_iter3_hHatch_reg_1026,
    ap_phi_reg_pp0_iter4_hHatch_reg_1026,
    ap_phi_reg_pp0_iter5_hHatch_reg_1026,
    ap_phi_reg_pp0_iter6_hHatch_reg_1026,
    ap_phi_reg_pp0_iter8_hHatch_reg_1026,
    ap_phi_reg_pp0_iter9_hHatch_reg_1026,
    ap_phi_reg_pp0_iter10_hHatch_reg_1026,
    ap_phi_reg_pp0_iter11_hHatch_reg_1026,
    ap_phi_reg_pp0_iter12_hHatch_reg_1026,
    ap_phi_reg_pp0_iter17_hHatch_reg_1026,
    ap_phi_reg_pp0_iter18_hHatch_reg_1026,
    ap_phi_reg_pp0_iter22_hHatch_reg_1026,
    ap_phi_reg_pp0_iter7_hHatch_reg_1026,
    tpgBarSelYuv_y_address0,
    \q0_reg[2] ,
    \select_ln1314_reg_4212_pp0_iter21_reg_reg[6]_0 ,
    ap_enable_reg_pp0_iter23_reg_1,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg,
    \bckgndId_read_reg_689_reg[4] ,
    \bckgndId_read_reg_689_reg[5] ,
    ap_enable_reg_pp0_iter22_reg_0,
    D,
    ap_predicate_pred1610_state23_reg_0,
    \select_ln1311_reg_4303_reg[7]_0 ,
    ap_enable_reg_pp0_iter22_reg_1,
    ap_enable_reg_pp0_iter22_reg_2,
    ap_enable_reg_pp0_iter22_reg_3,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o,
    ap_enable_reg_pp0_iter22_reg_4,
    ap_enable_reg_pp0_iter22_reg_5,
    ap_enable_reg_pp0_iter22_reg_6,
    \bckgndId_read_reg_689_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr,
    \zonePlateVDelta_reg[7]_0 ,
    \rampVal_2_loc_0_fu_226_reg[7] ,
    \rampStart_load_reg_1071_reg[6] ,
    \rampStart_load_reg_1071_reg[7] ,
    \empty_111_reg_1142_reg[6] ,
    \ap_CS_fsm_reg[3] ,
    E,
    \ap_CS_fsm_reg[3]_0 ,
    ap_predicate_pred1740_state23_reg_0,
    \ap_CS_fsm_reg[3]_1 ,
    full_n_reg,
    \ap_CS_fsm_reg[3]_2 ,
    ap_predicate_pred1628_state22_reg_0,
    \ap_CS_fsm_reg[3]_3 ,
    zonePlateVAddr0,
    ap_enable_reg_pp0_iter5_reg_0,
    p_0_2_0_0_0218_lcssa227_fu_2100,
    push_0,
    \rampVal_1_reg[7] ,
    \zonePlateVAddr_reg[15] ,
    \hdata_reg[7] ,
    \rampVal_2_reg[7] ,
    \rampVal_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0,
    \hBarSel_3_0_reg[0] ,
    \vBarSel_3_loc_0_fu_222_reg[0] ,
    \rampVal_2_flag_1_fu_434_reg[0]_0 ,
    \hdata_flag_1_fu_438_reg[0]_0 ,
    \rampVal_3_flag_1_fu_442_reg[0]_0 ,
    \empty_109_reg_1083_reg[0] ,
    \empty_109_reg_1083_reg[1] ,
    \empty_109_reg_1083_reg[2] ,
    \hBarSel_4_0_reg[0] ,
    \hBarSel_4_0_reg[1] ,
    \hBarSel_4_0_reg[2] ,
    ap_enable_reg_pp0_iter4_reg_0,
    \vBarSel_loc_0_fu_254_reg[0] ,
    \vBarSel_loc_0_fu_254_reg[1] ,
    \vBarSel_loc_0_fu_254_reg[0]_0 ,
    \vBarSel_reg[0] ,
    \vBarSel_reg[1] ,
    \vBarSel_reg[2] ,
    \hBarSel_0_loc_0_fu_250_reg[0] ,
    \hBarSel_0_loc_0_fu_250_reg[1] ,
    \hBarSel_0_loc_0_fu_250_reg[0]_0 ,
    \hBarSel_0_reg[0] ,
    \hBarSel_0_reg[1] ,
    \hBarSel_0_reg[2] ,
    \vBarSel_2_loc_0_fu_238_reg[0] ,
    \vBarSel_2_reg[0] ,
    \hBarSel_3_0_loc_0_fu_234_reg[0] ,
    \vBarSel_1_reg[0] ,
    ap_predicate_pred2215_state18_reg_0,
    \hBarSel_5_0_loc_0_fu_218_reg[0] ,
    \hBarSel_5_0_loc_0_fu_218_reg[1] ,
    \hBarSel_5_0_reg[2] ,
    \hBarSel_5_0_reg[0] ,
    \hBarSel_5_0_reg[1] ,
    ap_predicate_pred1610_state23_reg_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    SS,
    \q0_reg[4] ,
    Q,
    ZplateHorContDelta_val25,
    ap_predicate_pred1703_state19_reg_0,
    ap_predicate_pred1754_state19_reg_0,
    ap_predicate_pred1809_state19_reg_0,
    ap_predicate_pred1591_state23_reg_0,
    ap_predicate_pred1947_state23_reg_0,
    \q0_reg[0] ,
    \q0_reg[2]_0 ,
    \q0_reg[3] ,
    \q0_reg[5] ,
    \q0_reg[6] ,
    \q0_reg[1] ,
    \q0_reg[6]_0 ,
    \q0_reg[7] ,
    ap_done_cache_reg,
    \rampVal_3_flag_1_fu_442_reg[0]_1 ,
    \hdata_flag_1_fu_438_reg[0]_1 ,
    \rampVal_2_flag_1_fu_434_reg[0]_1 ,
    \ap_phi_reg_pp0_iter3_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter4_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter6_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter8_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter9_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter10_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter11_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter12_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter13_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter17_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter18_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter19_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter22_hHatch_reg_1026_reg[0]_0 ,
    \ap_phi_reg_pp0_iter7_hHatch_reg_1026_reg[0]_0 ,
    hBarSel_5_0_loc_0_fu_218,
    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg,
    bckgndYUV_full_n,
    \icmp_ln565_reg_3720_reg[0]_0 ,
    ap_predicate_pred423_state21_reg_0,
    \barWidth_cast_cast_reg_3710_reg[10]_0 ,
    in,
    \yCount_reg[9]_i_4_0 ,
    tpgTartanBarArray_address0,
    \d_val_read_reg_22_reg[9] ,
    hBarSel_3_0_loc_0_fu_234,
    tpgCheckerBoardArray_address0,
    \p_0_0_0_0_0214_lcssa221_fu_202_reg[7] ,
    rampStart_load_reg_1071,
    ap_rst_n,
    \yCount_2_reg[9]_0 ,
    cmp11_i_reg_1137,
    cmp12_i_reg_1132,
    \icmp_ln1473_reg_3779_reg[0]_0 ,
    \zonePlateVDelta_reg[15]_0 ,
    \zonePlateVDelta_reg[15]_1 ,
    p_reg_reg,
    \yCount_1[5]_i_5_0 ,
    \trunc_ln1655_reg_4288_reg[7]_0 ,
    \rampVal_loc_0_fu_266_reg[3] ,
    \rampVal_reg[7]_0 ,
    \rampVal_reg[4] ,
    \rampVal_reg[5] ,
    \rampVal_reg[7]_1 ,
    \hBarSel_4_0_reg[2]_0 ,
    hBarSel_4_0_loc_0_fu_262,
    \hBarSel_4_0_reg[2]_1 ,
    hBarSel_0_loc_0_fu_250,
    \hdata_new_0_fu_246_reg[7] ,
    \hdata_loc_0_fu_242_reg[7] ,
    DPtpgBarArray_address0,
    \phi_mul_fu_426_reg[15]_0 ,
    \rampVal_2_flag_0_reg_392_reg[0] ,
    \rampVal_3_flag_0_reg_368_reg[0] ,
    \rampVal_3_loc_0_fu_270_reg[7] ,
    zonePlateVAddr,
    \hdata_loc_0_fu_242_reg[7]_0 ,
    \rampVal_2_loc_0_fu_226_reg[7]_0 ,
    \rampVal_loc_0_fu_266_reg[7] ,
    hBarSel_3_0,
    vBarSel_1,
    \rampVal_2_flag_0_reg_392_reg[0]_0 ,
    \hdata_flag_0_reg_380_reg[0] ,
    \rampVal_3_flag_0_reg_368_reg[0]_0 ,
    hBarSel_4_0,
    vBarSel,
    hBarSel_0,
    vBarSel_2,
    \hBarSel_5_0_reg[2]_0 ,
    hBarSel_5_0,
    \q0_reg[1]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \zext_ln565_cast_reg_3703_reg[1]_0 );
  output ap_loop_exit_ready_pp0_iter22_reg;
  output ap_enable_reg_pp0_iter2;
  output ap_enable_reg_pp0_iter3;
  output ap_enable_reg_pp0_iter4;
  output ap_enable_reg_pp0_iter5;
  output ap_enable_reg_pp0_iter6;
  output ap_enable_reg_pp0_iter7;
  output ap_enable_reg_pp0_iter8;
  output ap_enable_reg_pp0_iter9;
  output ap_enable_reg_pp0_iter10;
  output ap_enable_reg_pp0_iter11;
  output ap_enable_reg_pp0_iter12;
  output ap_enable_reg_pp0_iter16;
  output ap_enable_reg_pp0_iter17;
  output ap_enable_reg_pp0_iter18;
  output ap_enable_reg_pp0_iter21;
  output ap_enable_reg_pp0_iter22;
  output ap_enable_reg_pp0_iter23_reg_0;
  output ap_predicate_pred1740_state23;
  output ap_phi_reg_pp0_iter13_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter16_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter19_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter21_hHatch_reg_1026;
  output ap_done_cache;
  output ap_loop_init_int;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out;
  output ap_phi_reg_pp0_iter2_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter3_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter4_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter5_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter6_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter8_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter9_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter10_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter11_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter12_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter17_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter18_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter22_hHatch_reg_1026;
  output ap_phi_reg_pp0_iter7_hHatch_reg_1026;
  output [2:0]tpgBarSelYuv_y_address0;
  output [2:0]\q0_reg[2] ;
  output \select_ln1314_reg_4212_pp0_iter21_reg_reg[6]_0 ;
  output ap_enable_reg_pp0_iter23_reg_1;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg;
  output \bckgndId_read_reg_689_reg[4] ;
  output \bckgndId_read_reg_689_reg[5] ;
  output ap_enable_reg_pp0_iter22_reg_0;
  output [7:0]D;
  output ap_predicate_pred1610_state23_reg_0;
  output [4:0]\select_ln1311_reg_4303_reg[7]_0 ;
  output ap_enable_reg_pp0_iter22_reg_1;
  output ap_enable_reg_pp0_iter22_reg_2;
  output ap_enable_reg_pp0_iter22_reg_3;
  output [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o;
  output ap_enable_reg_pp0_iter22_reg_4;
  output ap_enable_reg_pp0_iter22_reg_5;
  output ap_enable_reg_pp0_iter22_reg_6;
  output \bckgndId_read_reg_689_reg[7] ;
  output [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr;
  output [7:0]\zonePlateVDelta_reg[7]_0 ;
  output [7:0]\rampVal_2_loc_0_fu_226_reg[7] ;
  output [7:0]\rampStart_load_reg_1071_reg[6] ;
  output [7:0]\rampStart_load_reg_1071_reg[7] ;
  output [7:0]\empty_111_reg_1142_reg[6] ;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]ap_predicate_pred1740_state23_reg_0;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output [0:0]full_n_reg;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output [0:0]ap_predicate_pred1628_state22_reg_0;
  output [0:0]\ap_CS_fsm_reg[3]_3 ;
  output zonePlateVAddr0;
  output [0:0]ap_enable_reg_pp0_iter5_reg_0;
  output p_0_2_0_0_0218_lcssa227_fu_2100;
  output push_0;
  output [7:0]\rampVal_1_reg[7] ;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output [7:0]\hdata_reg[7] ;
  output [7:0]\rampVal_2_reg[7] ;
  output [7:0]\rampVal_reg[7] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0;
  output \hBarSel_3_0_reg[0] ;
  output \vBarSel_3_loc_0_fu_222_reg[0] ;
  output \rampVal_2_flag_1_fu_434_reg[0]_0 ;
  output \hdata_flag_1_fu_438_reg[0]_0 ;
  output \rampVal_3_flag_1_fu_442_reg[0]_0 ;
  output \empty_109_reg_1083_reg[0] ;
  output \empty_109_reg_1083_reg[1] ;
  output \empty_109_reg_1083_reg[2] ;
  output \hBarSel_4_0_reg[0] ;
  output \hBarSel_4_0_reg[1] ;
  output \hBarSel_4_0_reg[2] ;
  output ap_enable_reg_pp0_iter4_reg_0;
  output \vBarSel_loc_0_fu_254_reg[0] ;
  output \vBarSel_loc_0_fu_254_reg[1] ;
  output \vBarSel_loc_0_fu_254_reg[0]_0 ;
  output \vBarSel_reg[0] ;
  output \vBarSel_reg[1] ;
  output \vBarSel_reg[2] ;
  output \hBarSel_0_loc_0_fu_250_reg[0] ;
  output \hBarSel_0_loc_0_fu_250_reg[1] ;
  output \hBarSel_0_loc_0_fu_250_reg[0]_0 ;
  output \hBarSel_0_reg[0] ;
  output \hBarSel_0_reg[1] ;
  output \hBarSel_0_reg[2] ;
  output \vBarSel_2_loc_0_fu_238_reg[0] ;
  output \vBarSel_2_reg[0] ;
  output \hBarSel_3_0_loc_0_fu_234_reg[0] ;
  output \vBarSel_1_reg[0] ;
  output ap_predicate_pred2215_state18_reg_0;
  output \hBarSel_5_0_loc_0_fu_218_reg[0] ;
  output \hBarSel_5_0_loc_0_fu_218_reg[1] ;
  output \hBarSel_5_0_reg[2] ;
  output \hBarSel_5_0_reg[0] ;
  output \hBarSel_5_0_reg[1] ;
  output ap_predicate_pred1610_state23_reg_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]SS;
  input \q0_reg[4] ;
  input [0:0]Q;
  input [15:0]ZplateHorContDelta_val25;
  input ap_predicate_pred1703_state19_reg_0;
  input ap_predicate_pred1754_state19_reg_0;
  input ap_predicate_pred1809_state19_reg_0;
  input ap_predicate_pred1591_state23_reg_0;
  input ap_predicate_pred1947_state23_reg_0;
  input \q0_reg[0] ;
  input \q0_reg[2]_0 ;
  input \q0_reg[3] ;
  input \q0_reg[5] ;
  input \q0_reg[6] ;
  input \q0_reg[1] ;
  input \q0_reg[6]_0 ;
  input \q0_reg[7] ;
  input ap_done_cache_reg;
  input \rampVal_3_flag_1_fu_442_reg[0]_1 ;
  input \hdata_flag_1_fu_438_reg[0]_1 ;
  input \rampVal_2_flag_1_fu_434_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter3_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter4_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter5_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter6_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter8_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter9_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter10_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter11_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter12_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter13_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter17_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter18_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter19_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter22_hHatch_reg_1026_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter7_hHatch_reg_1026_reg[0]_0 ;
  input [2:0]hBarSel_5_0_loc_0_fu_218;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg;
  input bckgndYUV_full_n;
  input [15:0]\icmp_ln565_reg_3720_reg[0]_0 ;
  input [7:0]ap_predicate_pred423_state21_reg_0;
  input [10:0]\barWidth_cast_cast_reg_3710_reg[10]_0 ;
  input [23:0]in;
  input [10:0]\yCount_reg[9]_i_4_0 ;
  input [2:0]tpgTartanBarArray_address0;
  input [9:0]\d_val_read_reg_22_reg[9] ;
  input [0:0]hBarSel_3_0_loc_0_fu_234;
  input [0:0]tpgCheckerBoardArray_address0;
  input [7:0]\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] ;
  input [7:0]rampStart_load_reg_1071;
  input ap_rst_n;
  input \yCount_2_reg[9]_0 ;
  input cmp11_i_reg_1137;
  input cmp12_i_reg_1132;
  input [16:0]\icmp_ln1473_reg_3779_reg[0]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\zonePlateVDelta_reg[15]_1 ;
  input [15:0]p_reg_reg;
  input [15:0]\yCount_1[5]_i_5_0 ;
  input [7:0]\trunc_ln1655_reg_4288_reg[7]_0 ;
  input \rampVal_loc_0_fu_266_reg[3] ;
  input [7:0]\rampVal_reg[7]_0 ;
  input \rampVal_reg[4] ;
  input \rampVal_reg[5] ;
  input \rampVal_reg[7]_1 ;
  input [2:0]\hBarSel_4_0_reg[2]_0 ;
  input [2:0]hBarSel_4_0_loc_0_fu_262;
  input \hBarSel_4_0_reg[2]_1 ;
  input [2:0]hBarSel_0_loc_0_fu_250;
  input [7:0]\hdata_new_0_fu_246_reg[7] ;
  input [7:0]\hdata_loc_0_fu_242_reg[7] ;
  input [0:0]DPtpgBarArray_address0;
  input [15:0]\phi_mul_fu_426_reg[15]_0 ;
  input [2:0]\rampVal_2_flag_0_reg_392_reg[0] ;
  input \rampVal_3_flag_0_reg_368_reg[0] ;
  input [7:0]\rampVal_3_loc_0_fu_270_reg[7] ;
  input [15:0]zonePlateVAddr;
  input [7:0]\hdata_loc_0_fu_242_reg[7]_0 ;
  input [7:0]\rampVal_2_loc_0_fu_226_reg[7]_0 ;
  input [7:0]\rampVal_loc_0_fu_266_reg[7] ;
  input [0:0]hBarSel_3_0;
  input vBarSel_1;
  input \rampVal_2_flag_0_reg_392_reg[0]_0 ;
  input \hdata_flag_0_reg_380_reg[0] ;
  input \rampVal_3_flag_0_reg_368_reg[0]_0 ;
  input [2:0]hBarSel_4_0;
  input [2:0]vBarSel;
  input [2:0]hBarSel_0;
  input [0:0]vBarSel_2;
  input \hBarSel_5_0_reg[2]_0 ;
  input [2:0]hBarSel_5_0;
  input [0:0]\q0_reg[1]_0 ;
  input [1:0]\q0_reg[5]_0 ;
  input [0:0]\q0_reg[4]_0 ;
  input [0:0]\q0_reg[3]_0 ;
  input [1:0]\zext_ln565_cast_reg_3703_reg[1]_0 ;

  wire [7:0]D;
  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_3;
  wire DPtpgBarArray_U_n_5;
  wire DPtpgBarArray_U_n_6;
  wire DPtpgBarArray_U_n_9;
  wire [0:0]DPtpgBarArray_address0;
  wire DPtpgBarArray_ce0;
  wire DPtpgBarSelYuv_601_u_U_n_3;
  wire DPtpgBarSelYuv_601_u_U_n_4;
  wire DPtpgBarSelYuv_601_u_U_n_5;
  wire DPtpgBarSelYuv_601_u_U_n_6;
  wire DPtpgBarSelYuv_601_u_ce0;
  wire DPtpgBarSelYuv_601_v_U_n_3;
  wire DPtpgBarSelYuv_601_v_U_n_4;
  wire DPtpgBarSelYuv_601_v_U_n_5;
  wire DPtpgBarSelYuv_601_v_U_n_6;
  wire DPtpgBarSelYuv_601_y_U_n_3;
  wire DPtpgBarSelYuv_601_y_U_n_4;
  wire DPtpgBarSelYuv_601_y_U_n_5;
  wire DPtpgBarSelYuv_601_y_U_n_6;
  wire DPtpgBarSelYuv_601_y_U_n_7;
  wire DPtpgBarSelYuv_601_y_U_n_8;
  wire DPtpgBarSelYuv_709_u_U_n_3;
  wire DPtpgBarSelYuv_709_u_U_n_5;
  wire DPtpgBarSelYuv_709_u_U_n_6;
  wire DPtpgBarSelYuv_709_v_U_n_3;
  wire DPtpgBarSelYuv_709_v_U_n_4;
  wire DPtpgBarSelYuv_709_v_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_6;
  wire DPtpgBarSelYuv_709_y_U_n_3;
  wire DPtpgBarSelYuv_709_y_U_n_5;
  wire DPtpgBarSelYuv_709_y_U_n_6;
  wire DPtpgBarSelYuv_709_y_U_n_7;
  wire DPtpgBarSelYuv_709_y_U_n_8;
  wire DPtpgBarSelYuv_709_y_U_n_9;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [15:0]ZplateHorContDelta_val25;
  wire [16:8]add_ln1303_2_fu_2539_p2;
  wire [16:16]add_ln1304_2_fu_2415_p2;
  wire [15:8]add_ln1304_3_fu_2411_p2;
  wire [15:8]add_ln1341_fu_1637_p2;
  wire [9:1]add_ln1388_fu_1520_p2;
  wire [9:1]add_ln1461_fu_1432_p2;
  wire [9:1]add_ln1570_fu_1370_p2;
  wire [5:0]add_ln1753_fu_1334_p2;
  wire [2:1]add_ln549_1_fu_1136_p2;
  wire \add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter2_reg_reg[9]_srl3_n_3 ;
  wire [10:8]add_ln549_1_reg_3751_pp0_iter3_reg;
  wire \add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_n_3 ;
  wire [7:7]add_ln549_1_reg_3751_pp0_iter4_reg;
  wire \add_ln549_1_reg_3751_pp0_iter4_reg_reg[6]_srl5_n_3 ;
  wire [6:6]add_ln549_1_reg_3751_pp0_iter5_reg;
  wire \add_ln549_1_reg_3751_pp0_iter5_reg_reg[5]_srl6_n_3 ;
  wire [5:5]add_ln549_1_reg_3751_pp0_iter6_reg;
  wire \add_ln549_1_reg_3751_pp0_iter6_reg_reg[4]_srl7_n_3 ;
  wire [5:4]add_ln549_1_reg_3751_pp0_iter7_reg;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[10]_srl4_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[1]_srl8_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[2]_srl8_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[3]_srl8_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[6]_srl2_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[7]_srl3_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[8]_srl4_n_3 ;
  wire \add_ln549_1_reg_3751_pp0_iter7_reg_reg[9]_srl4_n_3 ;
  wire [10:1]add_ln549_1_reg_3751_pp0_iter8_reg;
  wire [3:2]add_ln549_fu_1130_p2;
  wire \add_ln549_reg_3745_pp0_iter2_reg_reg[10]_srl3_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_n_3 ;
  wire [10:8]add_ln549_reg_3745_pp0_iter3_reg;
  wire \add_ln549_reg_3745_pp0_iter3_reg_reg[7]_srl4_n_3 ;
  wire [7:7]add_ln549_reg_3745_pp0_iter4_reg;
  wire \add_ln549_reg_3745_pp0_iter4_reg_reg[6]_srl5_n_3 ;
  wire [6:6]add_ln549_reg_3745_pp0_iter5_reg;
  wire \add_ln549_reg_3745_pp0_iter5_reg_reg[5]_srl6_n_3 ;
  wire [5:5]add_ln549_reg_3745_pp0_iter6_reg;
  wire \add_ln549_reg_3745_pp0_iter6_reg_reg[4]_srl7_n_3 ;
  wire [5:4]add_ln549_reg_3745_pp0_iter7_reg;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[0]_srl8_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[10]_srl4_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[1]_srl8_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[2]_srl8_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[3]_srl8_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[6]_srl2_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[7]_srl3_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[8]_srl4_n_3 ;
  wire \add_ln549_reg_3745_pp0_iter7_reg_reg[9]_srl4_n_3 ;
  wire [10:0]add_ln549_reg_3745_pp0_iter8_reg;
  wire [15:0]add_ln565_fu_1106_p2;
  wire and_ln1337_fu_1284_p2;
  wire \and_ln1337_reg_3791_pp0_iter2_reg_reg[0]_srl3_n_3 ;
  wire and_ln1337_reg_3791_pp0_iter3_reg;
  wire \and_ln1386_reg_3823_pp0_iter15_reg_reg[0]_srl15_n_3 ;
  wire and_ln1386_reg_3823_pp0_iter16_reg;
  wire and_ln1449_reg_3775;
  wire \and_ln1449_reg_3775_pp0_iter18_reg_reg[0]_srl18_n_3 ;
  wire and_ln1449_reg_3775_pp0_iter19_reg;
  wire and_ln1454_fu_1427_p2;
  wire \and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18_n_3 ;
  wire and_ln1454_reg_3811_pp0_iter19_reg;
  wire \and_ln1568_reg_3803_pp0_iter15_reg_reg[0]_srl15_n_3 ;
  wire and_ln1568_reg_3803_pp0_iter16_reg;
  wire \and_ln1751_reg_3799_pp0_iter15_reg_reg[0]_srl15_n_3 ;
  wire and_ln1751_reg_3799_pp0_iter16_reg;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[3]_3 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter22_reg_0;
  wire ap_enable_reg_pp0_iter22_reg_1;
  wire ap_enable_reg_pp0_iter22_reg_2;
  wire ap_enable_reg_pp0_iter22_reg_3;
  wire ap_enable_reg_pp0_iter22_reg_4;
  wire ap_enable_reg_pp0_iter22_reg_5;
  wire ap_enable_reg_pp0_iter22_reg_6;
  wire ap_enable_reg_pp0_iter23_reg_0;
  wire ap_enable_reg_pp0_iter23_reg_1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_enable_reg_pp0_iter5;
  wire [0:0]ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter21_reg_reg_srl21_n_3;
  wire ap_loop_exit_ready_pp0_iter22_reg;
  wire ap_loop_init_int;
  wire ap_phi_reg_pp0_iter10_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter10_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter11_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter11_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter12_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter12_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter13_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter13_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter14_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter15_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter15_hHatch_reg_10260;
  wire ap_phi_reg_pp0_iter16_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter17_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter17_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter18_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter18_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter19_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter19_hHatch_reg_10260;
  wire \ap_phi_reg_pp0_iter19_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter20_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter21_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter22_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter22_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter2_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter3_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter3_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter4_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter4_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter5_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter5_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter6_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter6_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter7_hHatch_reg_1026;
  wire ap_phi_reg_pp0_iter7_hHatch_reg_10260;
  wire \ap_phi_reg_pp0_iter7_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter8_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter8_hHatch_reg_1026_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter9_hHatch_reg_1026;
  wire \ap_phi_reg_pp0_iter9_hHatch_reg_1026_reg[0]_0 ;
  wire ap_predicate_pred1425_state23;
  wire ap_predicate_pred1425_state23_i_1_n_3;
  wire ap_predicate_pred1443_state23;
  wire ap_predicate_pred1557_state23;
  wire ap_predicate_pred1557_state23_i_1_n_3;
  wire ap_predicate_pred1586_state23;
  wire ap_predicate_pred1586_state23_i_1_n_3;
  wire ap_predicate_pred1591_state23;
  wire ap_predicate_pred1591_state23_reg_0;
  wire ap_predicate_pred1610_state23;
  wire ap_predicate_pred1610_state23_reg_0;
  wire ap_predicate_pred1610_state23_reg_1;
  wire ap_predicate_pred1624_state23;
  wire ap_predicate_pred1624_state23_i_1_n_3;
  wire ap_predicate_pred1628_state22;
  wire ap_predicate_pred1628_state220;
  wire [0:0]ap_predicate_pred1628_state22_reg_0;
  wire ap_predicate_pred1634_state22;
  wire ap_predicate_pred1634_state220;
  wire ap_predicate_pred1652_state20;
  wire ap_predicate_pred1652_state200;
  wire ap_predicate_pred1658_state20;
  wire ap_predicate_pred1658_state200;
  wire ap_predicate_pred1674_state6;
  wire ap_predicate_pred1674_state60;
  wire ap_predicate_pred1680_state6;
  wire ap_predicate_pred1680_state60;
  wire ap_predicate_pred1699_state19;
  wire ap_predicate_pred1703_state19;
  wire ap_predicate_pred1703_state19_i_2_n_3;
  wire ap_predicate_pred1703_state19_reg_0;
  wire ap_predicate_pred1709_state19;
  wire ap_predicate_pred1724_state19;
  wire ap_predicate_pred1724_state19_i_1_n_3;
  wire ap_predicate_pred1740_state23;
  wire ap_predicate_pred1740_state23_i_1_n_3;
  wire [0:0]ap_predicate_pred1740_state23_reg_0;
  wire ap_predicate_pred1750_state19;
  wire ap_predicate_pred1754_state19;
  wire ap_predicate_pred1754_state19_i_2_n_3;
  wire ap_predicate_pred1754_state19_reg_0;
  wire ap_predicate_pred1760_state19;
  wire ap_predicate_pred1774_state19;
  wire ap_predicate_pred1774_state19_i_1_n_3;
  wire ap_predicate_pred1790_state22_i_1_n_3;
  wire ap_predicate_pred1790_state23;
  wire ap_predicate_pred1809_state19;
  wire ap_predicate_pred1809_state19_i_2_n_3;
  wire ap_predicate_pred1809_state19_reg_0;
  wire ap_predicate_pred1815_state19;
  wire ap_predicate_pred1834_state19;
  wire ap_predicate_pred1862_state23;
  wire ap_predicate_pred1862_state23_i_1_n_3;
  wire ap_predicate_pred1874_state23;
  wire ap_predicate_pred1874_state23_i_1_n_3;
  wire ap_predicate_pred1918_state23;
  wire ap_predicate_pred1918_state23_i_1_n_3;
  wire ap_predicate_pred1926_state23;
  wire ap_predicate_pred1926_state23_i_2_n_3;
  wire ap_predicate_pred1933_state23;
  wire ap_predicate_pred1933_state23_i_1_n_3;
  wire ap_predicate_pred1940_state23;
  wire ap_predicate_pred1940_state23_i_1_n_3;
  wire ap_predicate_pred1947_state23;
  wire ap_predicate_pred1947_state23_i_1_n_3;
  wire ap_predicate_pred1947_state23_reg_0;
  wire ap_predicate_pred1955_state23;
  wire ap_predicate_pred1955_state23_i_1_n_3;
  wire ap_predicate_pred1997_state19;
  wire ap_predicate_pred1997_state190;
  wire ap_predicate_pred2022_state5;
  wire ap_predicate_pred2022_state50;
  wire ap_predicate_pred2035_state18;
  wire ap_predicate_pred2079_state18;
  wire ap_predicate_pred2101_state22;
  wire ap_predicate_pred2101_state220;
  wire ap_predicate_pred2114_state22;
  wire ap_predicate_pred2114_state220;
  wire ap_predicate_pred2121_state22;
  wire ap_predicate_pred2121_state220;
  wire ap_predicate_pred2157_state18;
  wire ap_predicate_pred2199_state18;
  wire ap_predicate_pred2215_state18;
  wire ap_predicate_pred2215_state18_reg_0;
  wire ap_predicate_pred2253_state18;
  wire [7:0]ap_predicate_pred423_state21_reg_0;
  wire ap_predicate_pred423_state23;
  wire ap_predicate_pred428_state23;
  wire ap_predicate_pred434_state23;
  wire [15:0]ap_return;
  wire ap_rst_n;
  wire [27:0]bSerie;
  wire bSerie0;
  wire \bSerie_reg[1]_srl2_n_3 ;
  wire \bSerie_reg[4]_srl17_n_3 ;
  wire [7:0]b_reg_4070;
  wire \b_reg_4070[7]_i_1_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[0]_srl2_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[1]_srl2_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[2]_srl2_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[3]_srl2_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[4]_srl2_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[5]_srl2_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[6]_srl2_n_3 ;
  wire \b_reg_4070_pp0_iter18_reg_reg[7]_srl2_n_3 ;
  wire [10:0]barWidth_cast_cast_reg_3710;
  wire [10:0]\barWidth_cast_cast_reg_3710_reg[10]_0 ;
  wire \bckgndId_read_reg_689_reg[4] ;
  wire \bckgndId_read_reg_689_reg[5] ;
  wire \bckgndId_read_reg_689_reg[7] ;
  wire bckgndYUV_full_n;
  wire cmp11_i_reg_1137;
  wire cmp12_i_reg_1132;
  wire [7:0]conv2_i_i10_i233_cast_cast_reg_3715_reg;
  wire [15:0]d;
  wire [9:0]\d_val_read_reg_22_reg[9] ;
  wire \empty_109_reg_1083_reg[0] ;
  wire \empty_109_reg_1083_reg[1] ;
  wire \empty_109_reg_1083_reg[2] ;
  wire [7:0]\empty_111_reg_1142_reg[6] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [0:0]full_n_reg;
  wire [27:0]gSerie;
  wire \gSerie_reg[1]_srl2_n_3 ;
  wire \gSerie_reg[4]_srl17_n_3 ;
  wire [6:0]grp_fu_3527_p0;
  wire [6:0]grp_fu_3544_p0;
  wire grp_reg_ap_uint_10_s_fu_1212_n_4;
  wire grp_reg_ap_uint_10_s_fu_1212_n_5;
  wire grp_reg_ap_uint_10_s_fu_1212_n_6;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0;
  wire [2:1]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_0_loc_1_out_o;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_3_0_loc_1_out_o;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_4_0_loc_1_out_o;
  wire [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_5_0_loc_1_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out;
  wire [3:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out;
  wire [6:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_2_loc_1_out_o;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_3_loc_1_out_o;
  wire [2:2]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_loc_1_out_o;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o;
  wire [2:0]hBarSel_0;
  wire hBarSel_00;
  wire \hBarSel_0[2]_i_2_n_3 ;
  wire [2:0]hBarSel_0_loc_0_fu_250;
  wire \hBarSel_0_loc_0_fu_250[0]_i_2_n_3 ;
  wire \hBarSel_0_loc_0_fu_250[0]_i_3_n_3 ;
  wire \hBarSel_0_loc_0_fu_250[2]_i_3_n_3 ;
  wire \hBarSel_0_loc_0_fu_250_reg[0] ;
  wire \hBarSel_0_loc_0_fu_250_reg[0]_0 ;
  wire \hBarSel_0_loc_0_fu_250_reg[1] ;
  wire \hBarSel_0_reg[0] ;
  wire \hBarSel_0_reg[1] ;
  wire \hBarSel_0_reg[2] ;
  wire [0:0]hBarSel_3_0;
  wire \hBarSel_3_0[0]_i_2_n_3 ;
  wire [0:0]hBarSel_3_0_loc_0_fu_234;
  wire \hBarSel_3_0_loc_0_fu_234[0]_i_3_n_3 ;
  wire \hBarSel_3_0_loc_0_fu_234_reg[0] ;
  wire \hBarSel_3_0_reg[0] ;
  wire [2:0]hBarSel_4_0;
  wire hBarSel_4_00;
  wire \hBarSel_4_0[1]_i_2_n_3 ;
  wire [2:0]hBarSel_4_0_loc_0_fu_262;
  wire \hBarSel_4_0_loc_0_fu_262[2]_i_3_n_3 ;
  wire \hBarSel_4_0_reg[0] ;
  wire \hBarSel_4_0_reg[1] ;
  wire \hBarSel_4_0_reg[2] ;
  wire [2:0]\hBarSel_4_0_reg[2]_0 ;
  wire \hBarSel_4_0_reg[2]_1 ;
  wire [2:0]hBarSel_5_0;
  wire hBarSel_5_00;
  wire [2:0]hBarSel_5_0_loc_0_fu_218;
  wire \hBarSel_5_0_loc_0_fu_218[2]_i_2_n_3 ;
  wire \hBarSel_5_0_loc_0_fu_218[2]_i_3_n_3 ;
  wire \hBarSel_5_0_loc_0_fu_218[2]_i_4_n_3 ;
  wire \hBarSel_5_0_loc_0_fu_218_reg[0] ;
  wire \hBarSel_5_0_loc_0_fu_218_reg[1] ;
  wire \hBarSel_5_0_reg[0] ;
  wire \hBarSel_5_0_reg[1] ;
  wire \hBarSel_5_0_reg[2] ;
  wire \hBarSel_5_0_reg[2]_0 ;
  wire \hdata_flag_0_reg_380_reg[0] ;
  wire \hdata_flag_1_fu_438_reg[0]_0 ;
  wire \hdata_flag_1_fu_438_reg[0]_1 ;
  wire \hdata_loc_0_fu_242[7]_i_3_n_3 ;
  wire \hdata_loc_0_fu_242[7]_i_4_n_3 ;
  wire \hdata_loc_0_fu_242[7]_i_5_n_3 ;
  wire [7:0]\hdata_loc_0_fu_242_reg[7] ;
  wire [7:0]\hdata_loc_0_fu_242_reg[7]_0 ;
  wire \hdata_new_0_fu_246[2]_i_2_n_3 ;
  wire \hdata_new_0_fu_246[3]_i_2_n_3 ;
  wire \hdata_new_0_fu_246[4]_i_2_n_3 ;
  wire \hdata_new_0_fu_246[6]_i_2_n_3 ;
  wire \hdata_new_0_fu_246[6]_i_3_n_3 ;
  wire \hdata_new_0_fu_246[6]_i_4_n_3 ;
  wire \hdata_new_0_fu_246[7]_i_3_n_3 ;
  wire [7:0]\hdata_new_0_fu_246_reg[7] ;
  wire [7:0]\hdata_reg[7] ;
  wire icmp_ln1072_fu_1124_p2;
  wire icmp_ln1072_reg_3735;
  wire \icmp_ln1072_reg_3735_pp0_iter14_reg_reg[0]_srl14_n_3 ;
  wire icmp_ln1072_reg_3735_pp0_iter15_reg;
  wire icmp_ln1072_reg_3735_pp0_iter16_reg;
  wire icmp_ln1072_reg_3735_pp0_iter17_reg;
  wire icmp_ln1072_reg_3735_pp0_iter18_reg;
  wire icmp_ln1072_reg_3735_pp0_iter19_reg;
  wire icmp_ln1072_reg_3735_pp0_iter20_reg;
  wire icmp_ln1072_reg_3735_pp0_iter21_reg;
  wire icmp_ln1095_fu_1302_p2;
  wire \icmp_ln1095_reg_3795_pp0_iter14_reg_reg[0]_srl11_n_3 ;
  wire \icmp_ln1095_reg_3795_pp0_iter18_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln1095_reg_3795_pp0_iter19_reg;
  wire icmp_ln1250_fu_1578_p2;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_10_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_11_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_12_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_13_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_14_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_1_n_6 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_4 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_5 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_6 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_3_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_4_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_5_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_6_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_7_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_8_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_9_n_3 ;
  wire \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_n_3 ;
  wire icmp_ln1250_reg_3831_pp0_iter17_reg;
  wire icmp_ln1386_fu_1504_p2;
  wire icmp_ln1405_fu_1536_p2;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_4 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_5 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_6 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ;
  wire \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_n_3 ;
  wire icmp_ln1405_reg_3827_pp0_iter16_reg;
  wire icmp_ln1454_fu_1422_p2;
  wire icmp_ln1473_fu_1230_p2;
  wire [16:0]\icmp_ln1473_reg_3779_reg[0]_0 ;
  wire \icmp_ln1473_reg_3779_reg_n_3_[0] ;
  wire icmp_ln1568_fu_1354_p2;
  wire icmp_ln1586_fu_1386_p2;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_4 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_5 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_6 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ;
  wire \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_n_3 ;
  wire icmp_ln1586_reg_3807_pp0_iter16_reg;
  wire \icmp_ln1629_reg_3766_pp0_iter19_reg_reg[0]_srl19_n_3 ;
  wire icmp_ln1629_reg_3766_pp0_iter20_reg;
  wire \icmp_ln1629_reg_3766_reg_n_3_[0] ;
  wire icmp_ln1746_reg_3757;
  wire icmp_ln1746_reg_3757_pp0_iter15_reg;
  wire icmp_ln1746_reg_3757_pp0_iter16_reg;
  wire icmp_ln1746_reg_3757_pp0_iter1_reg;
  wire icmp_ln1746_reg_3757_pp0_iter2_reg;
  wire icmp_ln1746_reg_3757_pp0_iter3_reg;
  wire icmp_ln565_fu_1100_p2134_in;
  wire [15:0]\icmp_ln565_reg_3720_reg[0]_0 ;
  wire \icmp_ln565_reg_3720_reg_n_3_[0] ;
  wire [23:0]in;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[0]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[10]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[1]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[2]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[3]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[4]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[5]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[6]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[7]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[8]_srl6_n_3 ;
  wire \lshr_ln3_reg_3845_pp0_iter12_reg_reg[9]_srl6_n_3 ;
  wire [10:0]lshr_ln3_reg_3845_pp0_iter13_reg;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_23;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_24;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_25;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_26;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_27;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_28;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_29;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_30;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_31;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_32;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_33;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_34;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_35;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_36;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_37;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_38;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_15;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_16;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_17;
  wire lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_3;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_4;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U40_n_9;
  wire mac_muladd_8ns_6s_15ns_16_4_1_U44_n_3;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_10;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_11;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_12;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_13;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_14;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_15;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_16;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_17;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_18;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_3;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_4;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_5;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_6;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_7;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_8;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_9;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_10;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_11;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_12;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_13;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_14;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_15;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_16;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_17;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_18;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_19;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_20;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_21;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_22;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_23;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_24;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_25;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_26;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_27;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_28;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_29;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_3;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_30;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_31;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_32;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_33;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_34;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_35;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_36;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_37;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_38;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_39;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_4;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_40;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_41;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_42;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_43;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_44;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_45;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_46;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_47;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_48;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_49;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_5;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_50;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_6;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_7;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_8;
  wire mac_muladd_8ns_7s_16s_16_4_1_U42_n_9;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_10;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_11;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_12;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_13;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_14;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_15;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_16;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_17;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_18;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_19;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_3;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_4;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_5;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_6;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_7;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_8;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_9;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_10;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_11;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_12;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_13;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_14;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_15;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_16;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_17;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_18;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_19;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_20;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_21;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_3;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_4;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_5;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_6;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_7;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_8;
  wire mac_muladd_8ns_8s_16s_16_4_1_U43_n_9;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_10;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_11;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_12;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_3;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_4;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_5;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_6;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_7;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_8;
  wire mac_muladd_8ns_8s_16s_16_4_1_U46_n_9;
  wire mul_11ns_13ns_23_2_1_U29_n_10;
  wire mul_11ns_13ns_23_2_1_U29_n_11;
  wire mul_11ns_13ns_23_2_1_U29_n_3;
  wire mul_11ns_13ns_23_2_1_U29_n_4;
  wire mul_11ns_13ns_23_2_1_U29_n_5;
  wire mul_11ns_13ns_23_2_1_U29_n_6;
  wire mul_11ns_13ns_23_2_1_U29_n_7;
  wire mul_11ns_13ns_23_2_1_U29_n_8;
  wire mul_11ns_13ns_23_2_1_U29_n_9;
  wire mul_11ns_13ns_23_2_1_U30_n_10;
  wire mul_11ns_13ns_23_2_1_U30_n_11;
  wire mul_11ns_13ns_23_2_1_U30_n_3;
  wire mul_11ns_13ns_23_2_1_U30_n_4;
  wire mul_11ns_13ns_23_2_1_U30_n_5;
  wire mul_11ns_13ns_23_2_1_U30_n_6;
  wire mul_11ns_13ns_23_2_1_U30_n_7;
  wire mul_11ns_13ns_23_2_1_U30_n_8;
  wire mul_11ns_13ns_23_2_1_U30_n_9;
  wire mul_11ns_13ns_23_2_1_U31_n_10;
  wire mul_11ns_13ns_23_2_1_U31_n_11;
  wire mul_11ns_13ns_23_2_1_U31_n_3;
  wire mul_11ns_13ns_23_2_1_U31_n_4;
  wire mul_11ns_13ns_23_2_1_U31_n_5;
  wire mul_11ns_13ns_23_2_1_U31_n_6;
  wire mul_11ns_13ns_23_2_1_U31_n_7;
  wire mul_11ns_13ns_23_2_1_U31_n_8;
  wire mul_11ns_13ns_23_2_1_U31_n_9;
  wire mul_20s_9ns_28_4_1_U35_n_10;
  wire mul_20s_9ns_28_4_1_U35_n_11;
  wire mul_20s_9ns_28_4_1_U35_n_12;
  wire mul_20s_9ns_28_4_1_U35_n_13;
  wire mul_20s_9ns_28_4_1_U35_n_14;
  wire mul_20s_9ns_28_4_1_U35_n_15;
  wire mul_20s_9ns_28_4_1_U35_n_16;
  wire mul_20s_9ns_28_4_1_U35_n_17;
  wire mul_20s_9ns_28_4_1_U35_n_18;
  wire mul_20s_9ns_28_4_1_U35_n_19;
  wire mul_20s_9ns_28_4_1_U35_n_20;
  wire mul_20s_9ns_28_4_1_U35_n_21;
  wire mul_20s_9ns_28_4_1_U35_n_22;
  wire mul_20s_9ns_28_4_1_U35_n_23;
  wire mul_20s_9ns_28_4_1_U35_n_24;
  wire mul_20s_9ns_28_4_1_U35_n_25;
  wire mul_20s_9ns_28_4_1_U35_n_26;
  wire mul_20s_9ns_28_4_1_U35_n_27;
  wire mul_20s_9ns_28_4_1_U35_n_28;
  wire mul_20s_9ns_28_4_1_U35_n_29;
  wire mul_20s_9ns_28_4_1_U35_n_3;
  wire mul_20s_9ns_28_4_1_U35_n_30;
  wire mul_20s_9ns_28_4_1_U35_n_4;
  wire mul_20s_9ns_28_4_1_U35_n_5;
  wire mul_20s_9ns_28_4_1_U35_n_6;
  wire mul_20s_9ns_28_4_1_U35_n_7;
  wire mul_20s_9ns_28_4_1_U35_n_8;
  wire mul_20s_9ns_28_4_1_U35_n_9;
  wire [27:26]mul_ln1356_reg_4232;
  wire [27:19]mul_ln1356_reg_4232_pp0_iter21_reg;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_9_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_10_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_11_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_2_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_3_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_4_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_5_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_6_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_8_n_3 ;
  wire \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ;
  wire [7:0]\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[0]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[0]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[0]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[1]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[1]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[1]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[6]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[6]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[6]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_3_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_4_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_5_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_6_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_7_n_3 ;
  wire \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_8_n_3 ;
  wire p_0_2_0_0_0218_lcssa227_fu_2100;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[1]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[1]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[1]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[2]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[2]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[2]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_2_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_9_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_11_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_13_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_14_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_16_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_17_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_18_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_20_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_3_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_4_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_5_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_6_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_7_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_8_n_3 ;
  wire \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_9_n_3 ;
  wire p_0_in;
  wire p_0_in11_in;
  wire p_0_in17_in;
  wire p_0_in28_in;
  wire p_0_in29_in;
  wire p_35_in;
  wire p_36_in;
  wire p_51_in;
  wire p_53_in;
  wire [15:0]p_reg_reg;
  wire \phi_mul_fu_426[0]_i_4_n_3 ;
  wire \phi_mul_fu_426[0]_i_5_n_3 ;
  wire \phi_mul_fu_426[0]_i_6_n_3 ;
  wire \phi_mul_fu_426[0]_i_7_n_3 ;
  wire \phi_mul_fu_426[12]_i_2_n_3 ;
  wire \phi_mul_fu_426[12]_i_3_n_3 ;
  wire \phi_mul_fu_426[12]_i_4_n_3 ;
  wire \phi_mul_fu_426[12]_i_5_n_3 ;
  wire \phi_mul_fu_426[4]_i_2_n_3 ;
  wire \phi_mul_fu_426[4]_i_3_n_3 ;
  wire \phi_mul_fu_426[4]_i_4_n_3 ;
  wire \phi_mul_fu_426[4]_i_5_n_3 ;
  wire \phi_mul_fu_426[8]_i_2_n_3 ;
  wire \phi_mul_fu_426[8]_i_3_n_3 ;
  wire \phi_mul_fu_426[8]_i_4_n_3 ;
  wire \phi_mul_fu_426[8]_i_5_n_3 ;
  wire [15:0]phi_mul_fu_426_reg;
  wire \phi_mul_fu_426_reg[0]_i_3_n_10 ;
  wire \phi_mul_fu_426_reg[0]_i_3_n_3 ;
  wire \phi_mul_fu_426_reg[0]_i_3_n_4 ;
  wire \phi_mul_fu_426_reg[0]_i_3_n_5 ;
  wire \phi_mul_fu_426_reg[0]_i_3_n_6 ;
  wire \phi_mul_fu_426_reg[0]_i_3_n_7 ;
  wire \phi_mul_fu_426_reg[0]_i_3_n_8 ;
  wire \phi_mul_fu_426_reg[0]_i_3_n_9 ;
  wire \phi_mul_fu_426_reg[12]_i_1_n_10 ;
  wire \phi_mul_fu_426_reg[12]_i_1_n_4 ;
  wire \phi_mul_fu_426_reg[12]_i_1_n_5 ;
  wire \phi_mul_fu_426_reg[12]_i_1_n_6 ;
  wire \phi_mul_fu_426_reg[12]_i_1_n_7 ;
  wire \phi_mul_fu_426_reg[12]_i_1_n_8 ;
  wire \phi_mul_fu_426_reg[12]_i_1_n_9 ;
  wire [15:0]\phi_mul_fu_426_reg[15]_0 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_10 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_3 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_4 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_5 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_6 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_7 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_8 ;
  wire \phi_mul_fu_426_reg[4]_i_1_n_9 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_10 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_3 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_4 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_5 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_6 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_7 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_8 ;
  wire \phi_mul_fu_426_reg[8]_i_1_n_9 ;
  wire [7:3]pix_5_reg_4278;
  wire [6:3]pix_6_reg_4283;
  wire [6:0]pix_7_reg_4258;
  wire [7:3]pix_8_reg_4263;
  wire [7:1]pix_9_reg_4268;
  wire [7:0]pix_reg_4273;
  wire push_0;
  wire \q0_reg[0] ;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [2:0]\q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;
  wire \q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire \q0_reg[5] ;
  wire [1:0]\q0_reg[5]_0 ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [27:0]rSerie;
  wire \rSerie_reg[1]_srl2_n_3 ;
  wire \rSerie_reg[4]_srl17_n_3 ;
  wire [7:0]r_reg_4065;
  wire \r_reg_4065[7]_i_1_n_3 ;
  wire [7:0]rampStart_load_reg_1071;
  wire [7:0]\rampStart_load_reg_1071_reg[6] ;
  wire [7:0]\rampStart_load_reg_1071_reg[7] ;
  wire [7:0]\rampVal_1_reg[7] ;
  wire [2:0]\rampVal_2_flag_0_reg_392_reg[0] ;
  wire \rampVal_2_flag_0_reg_392_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_434_reg[0]_0 ;
  wire \rampVal_2_flag_1_fu_434_reg[0]_1 ;
  wire [7:0]\rampVal_2_loc_0_fu_226_reg[7] ;
  wire [7:0]\rampVal_2_loc_0_fu_226_reg[7]_0 ;
  wire \rampVal_2_new_0_fu_230_reg[4]_i_1_n_3 ;
  wire \rampVal_2_new_0_fu_230_reg[4]_i_1_n_4 ;
  wire \rampVal_2_new_0_fu_230_reg[4]_i_1_n_5 ;
  wire \rampVal_2_new_0_fu_230_reg[4]_i_1_n_6 ;
  wire \rampVal_2_new_0_fu_230_reg[7]_i_2_n_5 ;
  wire \rampVal_2_new_0_fu_230_reg[7]_i_2_n_6 ;
  wire [7:0]\rampVal_2_reg[7] ;
  wire \rampVal_3_flag_0_reg_368_reg[0] ;
  wire \rampVal_3_flag_0_reg_368_reg[0]_0 ;
  wire \rampVal_3_flag_1_fu_442_reg[0]_0 ;
  wire \rampVal_3_flag_1_fu_442_reg[0]_1 ;
  wire \rampVal_3_loc_0_fu_270[7]_i_3_n_3 ;
  wire \rampVal_3_loc_0_fu_270[7]_i_4_n_3 ;
  wire [7:0]\rampVal_3_loc_0_fu_270_reg[7] ;
  wire \rampVal_3_new_0_fu_274[2]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_274[3]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_274[4]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_274[6]_i_2_n_3 ;
  wire \rampVal_3_new_0_fu_274[6]_i_3_n_3 ;
  wire \rampVal_3_new_0_fu_274[6]_i_4_n_3 ;
  wire \rampVal_3_new_0_fu_274[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_266[2]_i_2_n_3 ;
  wire \rampVal_loc_0_fu_266[2]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_266[7]_i_3_n_3 ;
  wire \rampVal_loc_0_fu_266_reg[3] ;
  wire [7:0]\rampVal_loc_0_fu_266_reg[7] ;
  wire \rampVal_reg[4] ;
  wire \rampVal_reg[5] ;
  wire [7:0]\rampVal_reg[7] ;
  wire [7:0]\rampVal_reg[7]_0 ;
  wire \rampVal_reg[7]_1 ;
  wire [7:0]reg_1048;
  wire reg_10480;
  wire [7:1]reg_1052;
  wire [7:0]reg_1056;
  wire select_ln1309_reg_4298;
  wire \select_ln1309_reg_4298_reg_n_3_[0] ;
  wire \select_ln1309_reg_4298_reg_n_3_[1] ;
  wire \select_ln1309_reg_4298_reg_n_3_[2] ;
  wire \select_ln1309_reg_4298_reg_n_3_[3] ;
  wire \select_ln1309_reg_4298_reg_n_3_[4] ;
  wire \select_ln1309_reg_4298_reg_n_3_[5] ;
  wire \select_ln1309_reg_4298_reg_n_3_[6] ;
  wire \select_ln1309_reg_4298_reg_n_3_[7] ;
  wire select_ln1311_reg_4303;
  wire [4:0]\select_ln1311_reg_4303_reg[7]_0 ;
  wire \select_ln1311_reg_4303_reg_n_3_[0] ;
  wire \select_ln1311_reg_4303_reg_n_3_[1] ;
  wire \select_ln1311_reg_4303_reg_n_3_[2] ;
  wire \select_ln1311_reg_4303_reg_n_3_[3] ;
  wire \select_ln1311_reg_4303_reg_n_3_[4] ;
  wire \select_ln1311_reg_4303_reg_n_3_[5] ;
  wire \select_ln1311_reg_4303_reg_n_3_[6] ;
  wire \select_ln1311_reg_4303_reg_n_3_[7] ;
  wire select_ln1314_reg_4212;
  wire [7:0]select_ln1314_reg_4212_pp0_iter21_reg;
  wire \select_ln1314_reg_4212_pp0_iter21_reg_reg[6]_0 ;
  wire \select_ln1314_reg_4212_reg_n_3_[0] ;
  wire \select_ln1314_reg_4212_reg_n_3_[1] ;
  wire \select_ln1314_reg_4212_reg_n_3_[2] ;
  wire \select_ln1314_reg_4212_reg_n_3_[3] ;
  wire \select_ln1314_reg_4212_reg_n_3_[4] ;
  wire \select_ln1314_reg_4212_reg_n_3_[5] ;
  wire \select_ln1314_reg_4212_reg_n_3_[6] ;
  wire \select_ln1314_reg_4212_reg_n_3_[7] ;
  wire [7:0]select_ln1629_fu_2603_p3;
  wire [7:0]sub_ln1356_1_reg_4308;
  wire \sub_ln1356_1_reg_4308[0]_i_10_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_11_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_13_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_14_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_15_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_16_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_18_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_19_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_20_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_21_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_22_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_23_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_24_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_3_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_4_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_5_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_6_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_8_n_3 ;
  wire \sub_ln1356_1_reg_4308[0]_i_9_n_3 ;
  wire \sub_ln1356_1_reg_4308[1]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308[2]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308[3]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308[4]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308[5]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308[5]_i_3_n_3 ;
  wire \sub_ln1356_1_reg_4308[5]_i_4_n_3 ;
  wire \sub_ln1356_1_reg_4308[5]_i_5_n_3 ;
  wire \sub_ln1356_1_reg_4308[5]_i_6_n_3 ;
  wire \sub_ln1356_1_reg_4308[6]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308[7]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308[7]_i_3_n_3 ;
  wire \sub_ln1356_1_reg_4308[7]_i_4_n_3 ;
  wire \sub_ln1356_1_reg_4308[7]_i_5_n_3 ;
  wire \sub_ln1356_1_reg_4308[7]_i_6_n_3 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_12_n_3 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_12_n_4 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_12_n_5 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_12_n_6 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_17_n_3 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_17_n_4 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_17_n_5 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_17_n_6 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_1_n_3 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_1_n_4 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_1_n_5 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_1_n_6 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_2_n_3 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_2_n_4 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_2_n_5 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_2_n_6 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_7_n_3 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_7_n_4 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_7_n_5 ;
  wire \sub_ln1356_1_reg_4308_reg[0]_i_7_n_6 ;
  wire \sub_ln1356_1_reg_4308_reg[5]_i_2_n_3 ;
  wire \sub_ln1356_1_reg_4308_reg[5]_i_2_n_4 ;
  wire \sub_ln1356_1_reg_4308_reg[5]_i_2_n_5 ;
  wire \sub_ln1356_1_reg_4308_reg[5]_i_2_n_6 ;
  wire \sub_ln1356_1_reg_4308_reg[7]_i_2_n_5 ;
  wire \sub_ln1356_1_reg_4308_reg[7]_i_2_n_6 ;
  wire tmp_13_reg_3875_reg_n_11;
  wire tmp_13_reg_3875_reg_n_12;
  wire tmp_13_reg_3875_reg_n_13;
  wire tmp_13_reg_3875_reg_n_14;
  wire tmp_13_reg_3875_reg_n_15;
  wire tmp_13_reg_3875_reg_n_16;
  wire tmp_13_reg_3875_reg_n_17;
  wire tmp_13_reg_3875_reg_n_18;
  wire tmp_13_reg_3875_reg_n_27;
  wire tmp_13_reg_3875_reg_n_28;
  wire tmp_13_reg_3875_reg_n_29;
  wire tmp_13_reg_3875_reg_n_30;
  wire tmp_13_reg_3875_reg_n_31;
  wire tmp_13_reg_3875_reg_n_32;
  wire tmp_13_reg_3875_reg_n_33;
  wire tmp_13_reg_3875_reg_n_34;
  wire tmp_13_reg_3875_reg_rep__0_n_11;
  wire tmp_13_reg_3875_reg_rep__0_n_12;
  wire tmp_13_reg_3875_reg_rep__0_n_13;
  wire tmp_13_reg_3875_reg_rep__0_n_14;
  wire tmp_13_reg_3875_reg_rep__0_n_15;
  wire tmp_13_reg_3875_reg_rep__0_n_16;
  wire tmp_13_reg_3875_reg_rep__0_n_17;
  wire tmp_13_reg_3875_reg_rep__0_n_18;
  wire tmp_13_reg_3875_reg_rep__0_n_27;
  wire tmp_13_reg_3875_reg_rep__0_n_28;
  wire tmp_13_reg_3875_reg_rep__0_n_29;
  wire tmp_13_reg_3875_reg_rep__0_n_30;
  wire tmp_13_reg_3875_reg_rep__0_n_31;
  wire tmp_13_reg_3875_reg_rep__0_n_32;
  wire tmp_13_reg_3875_reg_rep__0_n_33;
  wire tmp_13_reg_3875_reg_rep__0_n_34;
  wire tmp_13_reg_3875_reg_rep__1_n_10;
  wire tmp_13_reg_3875_reg_rep__1_n_11;
  wire tmp_13_reg_3875_reg_rep__1_n_12;
  wire tmp_13_reg_3875_reg_rep__1_n_13;
  wire tmp_13_reg_3875_reg_rep__1_n_14;
  wire tmp_13_reg_3875_reg_rep__1_n_15;
  wire tmp_13_reg_3875_reg_rep__1_n_16;
  wire tmp_13_reg_3875_reg_rep__1_n_17;
  wire tmp_13_reg_3875_reg_rep__1_n_18;
  wire tmp_13_reg_3875_reg_rep__1_n_26;
  wire tmp_13_reg_3875_reg_rep__1_n_27;
  wire tmp_13_reg_3875_reg_rep__1_n_28;
  wire tmp_13_reg_3875_reg_rep__1_n_29;
  wire tmp_13_reg_3875_reg_rep__1_n_30;
  wire tmp_13_reg_3875_reg_rep__1_n_31;
  wire tmp_13_reg_3875_reg_rep__1_n_32;
  wire tmp_13_reg_3875_reg_rep__1_n_33;
  wire tmp_13_reg_3875_reg_rep__1_n_34;
  wire tmp_13_reg_3875_reg_rep__2_n_11;
  wire tmp_13_reg_3875_reg_rep__2_n_12;
  wire tmp_13_reg_3875_reg_rep__2_n_13;
  wire tmp_13_reg_3875_reg_rep__2_n_14;
  wire tmp_13_reg_3875_reg_rep__2_n_15;
  wire tmp_13_reg_3875_reg_rep__2_n_16;
  wire tmp_13_reg_3875_reg_rep__2_n_17;
  wire tmp_13_reg_3875_reg_rep__2_n_18;
  wire tmp_13_reg_3875_reg_rep__2_n_27;
  wire tmp_13_reg_3875_reg_rep__2_n_28;
  wire tmp_13_reg_3875_reg_rep__2_n_29;
  wire tmp_13_reg_3875_reg_rep__2_n_30;
  wire tmp_13_reg_3875_reg_rep__2_n_31;
  wire tmp_13_reg_3875_reg_rep__2_n_32;
  wire tmp_13_reg_3875_reg_rep__2_n_33;
  wire tmp_13_reg_3875_reg_rep__2_n_34;
  wire tmp_13_reg_3875_reg_rep_n_11;
  wire tmp_13_reg_3875_reg_rep_n_12;
  wire tmp_13_reg_3875_reg_rep_n_13;
  wire tmp_13_reg_3875_reg_rep_n_14;
  wire tmp_13_reg_3875_reg_rep_n_15;
  wire tmp_13_reg_3875_reg_rep_n_16;
  wire tmp_13_reg_3875_reg_rep_n_17;
  wire tmp_13_reg_3875_reg_rep_n_18;
  wire tmp_16_reg_4202;
  wire \tmp_16_reg_4202[0]_i_2_n_3 ;
  wire \tmp_16_reg_4202_reg[0]_i_1_n_6 ;
  wire tmp_17_reg_4137;
  wire [8:0]tmp_1_fu_1886_p13;
  wire [8:0]tmp_1_reg_4055;
  wire tmp_9_reg_3865_reg_n_11;
  wire tmp_9_reg_3865_reg_n_12;
  wire tmp_9_reg_3865_reg_n_13;
  wire tmp_9_reg_3865_reg_n_14;
  wire tmp_9_reg_3865_reg_n_15;
  wire tmp_9_reg_3865_reg_n_16;
  wire tmp_9_reg_3865_reg_n_17;
  wire tmp_9_reg_3865_reg_n_18;
  wire tmp_9_reg_3865_reg_rep__0_n_11;
  wire tmp_9_reg_3865_reg_rep__0_n_12;
  wire tmp_9_reg_3865_reg_rep__0_n_13;
  wire tmp_9_reg_3865_reg_rep__0_n_14;
  wire tmp_9_reg_3865_reg_rep__0_n_15;
  wire tmp_9_reg_3865_reg_rep__0_n_16;
  wire tmp_9_reg_3865_reg_rep__0_n_17;
  wire tmp_9_reg_3865_reg_rep__0_n_18;
  wire tmp_9_reg_3865_reg_rep__1_n_10;
  wire tmp_9_reg_3865_reg_rep__1_n_11;
  wire tmp_9_reg_3865_reg_rep__1_n_12;
  wire tmp_9_reg_3865_reg_rep__1_n_13;
  wire tmp_9_reg_3865_reg_rep__1_n_14;
  wire tmp_9_reg_3865_reg_rep__1_n_15;
  wire tmp_9_reg_3865_reg_rep__1_n_16;
  wire tmp_9_reg_3865_reg_rep__1_n_17;
  wire tmp_9_reg_3865_reg_rep__1_n_18;
  wire tmp_9_reg_3865_reg_rep__2_n_11;
  wire tmp_9_reg_3865_reg_rep__2_n_12;
  wire tmp_9_reg_3865_reg_rep__2_n_13;
  wire tmp_9_reg_3865_reg_rep__2_n_14;
  wire tmp_9_reg_3865_reg_rep__2_n_15;
  wire tmp_9_reg_3865_reg_rep__2_n_16;
  wire tmp_9_reg_3865_reg_rep__2_n_17;
  wire tmp_9_reg_3865_reg_rep__2_n_18;
  wire [8:0]tmp_fu_1802_p13;
  wire [8:0]tmp_reg_4045;
  wire [8:0]tmp_s_fu_1844_p13;
  wire [8:0]tmp_s_reg_4050;
  wire tpgBarSelYuv_u_U_n_3;
  wire tpgBarSelYuv_u_U_n_4;
  wire tpgBarSelYuv_u_ce0;
  wire tpgBarSelYuv_v_U_n_3;
  wire tpgBarSelYuv_v_U_n_4;
  wire tpgBarSelYuv_v_U_n_5;
  wire tpgBarSelYuv_v_U_n_6;
  wire tpgBarSelYuv_y_U_n_10;
  wire tpgBarSelYuv_y_U_n_11;
  wire tpgBarSelYuv_y_U_n_4;
  wire tpgBarSelYuv_y_U_n_5;
  wire tpgBarSelYuv_y_U_n_6;
  wire tpgBarSelYuv_y_U_n_7;
  wire tpgBarSelYuv_y_U_n_8;
  wire tpgBarSelYuv_y_U_n_9;
  wire [2:0]tpgBarSelYuv_y_address0;
  wire tpgCheckerBoardArray_U_n_3;
  wire tpgCheckerBoardArray_U_n_4;
  wire tpgCheckerBoardArray_U_n_5;
  wire [0:0]tpgCheckerBoardArray_address0;
  wire tpgSinTableArray_9bit_0_ce0;
  wire [7:0]tpgSinTableArray_9bit_0_load_1_reg_3990;
  wire [7:0]tpgSinTableArray_9bit_0_load_2_reg_4020;
  wire [7:0]tpgSinTableArray_9bit_0_load_reg_3960;
  wire [7:0]tpgSinTableArray_9bit_1_load_1_reg_3995;
  wire [7:0]tpgSinTableArray_9bit_1_load_2_reg_4025;
  wire [7:0]tpgSinTableArray_9bit_1_load_reg_3965;
  wire [8:0]tpgSinTableArray_9bit_2_load_1_reg_4000;
  wire [8:0]tpgSinTableArray_9bit_2_load_2_reg_4030;
  wire [8:0]tpgSinTableArray_9bit_2_load_reg_3970;
  wire [7:0]tpgSinTableArray_9bit_3_load_1_reg_4005;
  wire [7:0]tpgSinTableArray_9bit_3_load_2_reg_4035;
  wire [7:0]tpgSinTableArray_9bit_3_load_reg_3975;
  wire [7:0]tpgSinTableArray_9bit_4_load_1_reg_4010;
  wire [7:0]tpgSinTableArray_9bit_4_load_2_reg_4040;
  wire [7:0]tpgSinTableArray_9bit_4_load_reg_3980;
  wire tpgSinTableArray_ce0;
  wire tpgTartanBarArray_U_n_12;
  wire tpgTartanBarArray_U_n_14;
  wire tpgTartanBarArray_U_n_15;
  wire tpgTartanBarArray_U_n_16;
  wire tpgTartanBarArray_U_n_17;
  wire tpgTartanBarArray_U_n_3;
  wire tpgTartanBarArray_U_n_4;
  wire tpgTartanBarArray_U_n_5;
  wire tpgTartanBarArray_U_n_6;
  wire tpgTartanBarArray_U_n_7;
  wire tpgTartanBarArray_U_n_8;
  wire [2:0]tpgTartanBarArray_address0;
  wire [1:0]trunc_ln1252_fu_1583_p1;
  wire [7:7]trunc_ln1281_1_fu_1930_p1;
  wire [7:7]trunc_ln1289_1_fu_1980_p1;
  wire [7:1]trunc_ln1356_1_fu_2685_p4;
  wire [0:0]trunc_ln1356_1_fu_2685_p4__0;
  wire [25:0]trunc_ln1356_reg_4238;
  wire [7:0]trunc_ln1655_reg_4288;
  wire \trunc_ln1655_reg_4288[7]_i_1_n_3 ;
  wire [7:0]\trunc_ln1655_reg_4288_reg[7]_0 ;
  wire \trunc_ln1726_reg_3761_pp0_iter10_reg_reg[0]_srl2_n_3 ;
  wire trunc_ln1726_reg_3761_pp0_iter11_reg;
  wire \trunc_ln1726_reg_3761_pp0_iter20_reg_reg[0]_srl9_n_3 ;
  wire trunc_ln1726_reg_3761_pp0_iter21_reg;
  wire [10:0]trunc_ln565_10_fu_1120_p1;
  wire \trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[10]_srl3_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[8]_srl3_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[9]_srl3_n_3 ;
  wire [10:8]trunc_ln565_10_reg_3729_pp0_iter3_reg;
  wire \trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[7]_srl4_n_3 ;
  wire [7:7]trunc_ln565_10_reg_3729_pp0_iter4_reg;
  wire \trunc_ln565_10_reg_3729_pp0_iter4_reg_reg[6]_srl5_n_3 ;
  wire [6:6]trunc_ln565_10_reg_3729_pp0_iter5_reg;
  wire \trunc_ln565_10_reg_3729_pp0_iter5_reg_reg[5]_srl6_n_3 ;
  wire [5:5]trunc_ln565_10_reg_3729_pp0_iter6_reg;
  wire \trunc_ln565_10_reg_3729_pp0_iter6_reg_reg[4]_srl7_n_3 ;
  wire [5:4]trunc_ln565_10_reg_3729_pp0_iter7_reg;
  wire \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[10]_srl4_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[2]_srl8_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[3]_srl8_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[6]_srl2_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[7]_srl3_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[8]_srl4_n_3 ;
  wire \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[9]_srl4_n_3 ;
  wire [10:2]trunc_ln565_10_reg_3729_pp0_iter8_reg;
  wire [7:0]trunc_ln7_fu_2639_p4;
  wire [7:0]trunc_ln8_reg_4207;
  wire \trunc_ln8_reg_4207[1]_i_2_n_3 ;
  wire \trunc_ln8_reg_4207[1]_i_3_n_3 ;
  wire \trunc_ln8_reg_4207[1]_i_4_n_3 ;
  wire \trunc_ln8_reg_4207[5]_i_2_n_3 ;
  wire \trunc_ln8_reg_4207[5]_i_3_n_3 ;
  wire \trunc_ln8_reg_4207[5]_i_4_n_3 ;
  wire \trunc_ln8_reg_4207[5]_i_5_n_3 ;
  wire \trunc_ln8_reg_4207_reg[1]_i_1_n_3 ;
  wire \trunc_ln8_reg_4207_reg[1]_i_1_n_4 ;
  wire \trunc_ln8_reg_4207_reg[1]_i_1_n_5 ;
  wire \trunc_ln8_reg_4207_reg[1]_i_1_n_6 ;
  wire \trunc_ln8_reg_4207_reg[5]_i_1_n_3 ;
  wire \trunc_ln8_reg_4207_reg[5]_i_1_n_4 ;
  wire \trunc_ln8_reg_4207_reg[5]_i_1_n_5 ;
  wire \trunc_ln8_reg_4207_reg[5]_i_1_n_6 ;
  wire [7:0]trunc_ln9_reg_4142;
  wire urem_11ns_4ns_3_15_1_U26_n_3;
  wire urem_11ns_4ns_3_15_1_U26_n_4;
  wire urem_11ns_4ns_3_15_1_U26_n_5;
  wire urem_11ns_4ns_3_15_1_U27_n_3;
  wire urem_11ns_4ns_3_15_1_U27_n_4;
  wire urem_11ns_4ns_3_15_1_U27_n_5;
  wire urem_11ns_4ns_3_15_1_U28_n_3;
  wire urem_11ns_4ns_3_15_1_U28_n_4;
  wire urem_11ns_4ns_3_15_1_U28_n_5;
  wire urem_11ns_4ns_3_15_1_U28_n_6;
  wire [2:0]urem_ln1281_reg_3955;
  wire [2:0]urem_ln1285_reg_3985;
  wire [2:0]urem_ln1289_reg_4015;
  wire [2:0]vBarSel;
  wire vBarSel0;
  wire \vBarSel[2]_i_2_n_3 ;
  wire vBarSel_1;
  wire \vBarSel_1[0]_i_2_n_3 ;
  wire \vBarSel_1_reg[0] ;
  wire [0:0]vBarSel_2;
  wire \vBarSel_2[0]_i_2_n_3 ;
  wire \vBarSel_2_loc_0_fu_238[0]_i_3_n_3 ;
  wire \vBarSel_2_loc_0_fu_238_reg[0] ;
  wire \vBarSel_2_reg[0] ;
  wire \vBarSel_3_loc_0_fu_222[0]_i_3_n_3 ;
  wire \vBarSel_3_loc_0_fu_222_reg[0] ;
  wire \vBarSel_loc_0_fu_254[0]_i_2_n_3 ;
  wire \vBarSel_loc_0_fu_254[1]_i_2_n_3 ;
  wire \vBarSel_loc_0_fu_254[1]_i_3_n_3 ;
  wire \vBarSel_loc_0_fu_254[2]_i_3_n_3 ;
  wire \vBarSel_loc_0_fu_254_reg[0] ;
  wire \vBarSel_loc_0_fu_254_reg[0]_0 ;
  wire \vBarSel_loc_0_fu_254_reg[1] ;
  wire \vBarSel_reg[0] ;
  wire \vBarSel_reg[1] ;
  wire \vBarSel_reg[2] ;
  wire vHatch;
  wire \vHatch[0]_i_1_n_3 ;
  wire [10:0]xBar_0;
  wire [10:0]xBar_01_in;
  wire \xBar_0[10]_i_10_n_3 ;
  wire \xBar_0[10]_i_11_n_3 ;
  wire \xBar_0[10]_i_12_n_3 ;
  wire \xBar_0[10]_i_13_n_3 ;
  wire \xBar_0[10]_i_2_n_3 ;
  wire \xBar_0[10]_i_4_n_3 ;
  wire \xBar_0[10]_i_6_n_3 ;
  wire \xBar_0[10]_i_7_n_3 ;
  wire \xBar_0[10]_i_8_n_3 ;
  wire \xBar_0[10]_i_9_n_3 ;
  wire \xBar_0[3]_i_10_n_3 ;
  wire \xBar_0[3]_i_2_n_3 ;
  wire \xBar_0[3]_i_3_n_3 ;
  wire \xBar_0[3]_i_4_n_3 ;
  wire \xBar_0[3]_i_7_n_3 ;
  wire \xBar_0[3]_i_8_n_3 ;
  wire \xBar_0[3]_i_9_n_3 ;
  wire \xBar_0[7]_i_2_n_3 ;
  wire \xBar_0[7]_i_3_n_3 ;
  wire \xBar_0[7]_i_4_n_3 ;
  wire \xBar_0[7]_i_5_n_3 ;
  wire \xBar_0[7]_i_6_n_3 ;
  wire \xBar_0[7]_i_7_n_3 ;
  wire \xBar_0[7]_i_8_n_3 ;
  wire \xBar_0[7]_i_9_n_3 ;
  wire \xBar_0_reg[10]_i_3_n_5 ;
  wire \xBar_0_reg[10]_i_3_n_6 ;
  wire \xBar_0_reg[3]_i_1_n_3 ;
  wire \xBar_0_reg[3]_i_1_n_4 ;
  wire \xBar_0_reg[3]_i_1_n_5 ;
  wire \xBar_0_reg[3]_i_1_n_6 ;
  wire \xBar_0_reg[7]_i_1_n_3 ;
  wire \xBar_0_reg[7]_i_1_n_4 ;
  wire \xBar_0_reg[7]_i_1_n_5 ;
  wire \xBar_0_reg[7]_i_1_n_6 ;
  wire [9:0]xCount_0;
  wire [9:0]xCount_01_in;
  wire \xCount_0[3]_i_2_n_3 ;
  wire \xCount_0[3]_i_3_n_3 ;
  wire \xCount_0[3]_i_4_n_3 ;
  wire \xCount_0[3]_i_5_n_3 ;
  wire \xCount_0[3]_i_6_n_3 ;
  wire \xCount_0[7]_i_2_n_3 ;
  wire \xCount_0[7]_i_3_n_3 ;
  wire \xCount_0[7]_i_4_n_3 ;
  wire \xCount_0[7]_i_5_n_3 ;
  wire \xCount_0[9]_i_2_n_3 ;
  wire \xCount_0[9]_i_4_n_3 ;
  wire \xCount_0[9]_i_5_n_3 ;
  wire \xCount_0[9]_i_6_n_3 ;
  wire \xCount_0_reg[3]_i_1_n_3 ;
  wire \xCount_0_reg[3]_i_1_n_4 ;
  wire \xCount_0_reg[3]_i_1_n_5 ;
  wire \xCount_0_reg[3]_i_1_n_6 ;
  wire \xCount_0_reg[7]_i_1_n_3 ;
  wire \xCount_0_reg[7]_i_1_n_4 ;
  wire \xCount_0_reg[7]_i_1_n_5 ;
  wire \xCount_0_reg[7]_i_1_n_6 ;
  wire \xCount_0_reg[9]_i_3_n_6 ;
  wire [9:0]xCount_3_0;
  wire [9:0]xCount_3_01_in;
  wire \xCount_3_0[3]_i_2_n_3 ;
  wire \xCount_3_0[3]_i_3_n_3 ;
  wire \xCount_3_0[3]_i_4_n_3 ;
  wire \xCount_3_0[3]_i_5_n_3 ;
  wire \xCount_3_0[3]_i_6_n_3 ;
  wire \xCount_3_0[7]_i_2_n_3 ;
  wire \xCount_3_0[7]_i_3_n_3 ;
  wire \xCount_3_0[7]_i_4_n_3 ;
  wire \xCount_3_0[7]_i_5_n_3 ;
  wire \xCount_3_0[9]_i_2_n_3 ;
  wire \xCount_3_0[9]_i_4_n_3 ;
  wire \xCount_3_0[9]_i_5_n_3 ;
  wire \xCount_3_0[9]_i_6_n_3 ;
  wire \xCount_3_0_reg[3]_i_1_n_3 ;
  wire \xCount_3_0_reg[3]_i_1_n_4 ;
  wire \xCount_3_0_reg[3]_i_1_n_5 ;
  wire \xCount_3_0_reg[3]_i_1_n_6 ;
  wire \xCount_3_0_reg[7]_i_1_n_3 ;
  wire \xCount_3_0_reg[7]_i_1_n_4 ;
  wire \xCount_3_0_reg[7]_i_1_n_5 ;
  wire \xCount_3_0_reg[7]_i_1_n_6 ;
  wire \xCount_3_0_reg[9]_i_3_n_6 ;
  wire [9:0]xCount_4_0;
  wire [9:0]xCount_4_01_in;
  wire \xCount_4_0[9]_i_11_n_3 ;
  wire \xCount_4_0[9]_i_19_n_3 ;
  wire \xCount_4_0[9]_i_5_n_3 ;
  wire \xCount_4_0[9]_i_8_n_3 ;
  wire xCount_5_0;
  wire \xCount_5_0[0]_i_1_n_3 ;
  wire \xCount_5_0[1]_i_1_n_3 ;
  wire \xCount_5_0[2]_i_1_n_3 ;
  wire \xCount_5_0[3]_i_1_n_3 ;
  wire \xCount_5_0[4]_i_1_n_3 ;
  wire \xCount_5_0[5]_i_1_n_3 ;
  wire \xCount_5_0[5]_i_2_n_3 ;
  wire \xCount_5_0[6]_i_1_n_3 ;
  wire \xCount_5_0[6]_i_2_n_3 ;
  wire \xCount_5_0[6]_i_3_n_3 ;
  wire \xCount_5_0[7]_i_1_n_3 ;
  wire \xCount_5_0[7]_i_2_n_3 ;
  wire \xCount_5_0[7]_i_3_n_3 ;
  wire \xCount_5_0[8]_i_1_n_3 ;
  wire \xCount_5_0[9]_i_1_n_3 ;
  wire \xCount_5_0[9]_i_3_n_3 ;
  wire \xCount_5_0[9]_i_4_n_3 ;
  wire \xCount_5_0[9]_i_6_n_3 ;
  wire \xCount_5_0[9]_i_7_n_3 ;
  wire \xCount_5_0[9]_i_8_n_3 ;
  wire \xCount_5_0_reg_n_3_[0] ;
  wire \xCount_5_0_reg_n_3_[1] ;
  wire \xCount_5_0_reg_n_3_[2] ;
  wire \xCount_5_0_reg_n_3_[3] ;
  wire \xCount_5_0_reg_n_3_[4] ;
  wire \xCount_5_0_reg_n_3_[5] ;
  wire \xCount_5_0_reg_n_3_[6] ;
  wire \xCount_5_0_reg_n_3_[7] ;
  wire \xCount_5_0_reg_n_3_[8] ;
  wire \xCount_5_0_reg_n_3_[9] ;
  wire x_fu_430;
  wire \x_fu_430_reg_n_3_[0] ;
  wire \x_fu_430_reg_n_3_[10] ;
  wire \x_fu_430_reg_n_3_[11] ;
  wire \x_fu_430_reg_n_3_[12] ;
  wire \x_fu_430_reg_n_3_[13] ;
  wire \x_fu_430_reg_n_3_[14] ;
  wire \x_fu_430_reg_n_3_[15] ;
  wire \x_fu_430_reg_n_3_[1] ;
  wire \x_fu_430_reg_n_3_[2] ;
  wire \x_fu_430_reg_n_3_[3] ;
  wire \x_fu_430_reg_n_3_[4] ;
  wire \x_fu_430_reg_n_3_[5] ;
  wire \x_fu_430_reg_n_3_[6] ;
  wire \x_fu_430_reg_n_3_[7] ;
  wire \x_fu_430_reg_n_3_[8] ;
  wire \x_fu_430_reg_n_3_[9] ;
  wire xor_ln1839_fu_2912_p2;
  wire xor_ln1846_fu_2948_p2;
  wire xor_ln1853_fu_2984_p2;
  wire yCount;
  wire \yCount[0]_i_1_n_3 ;
  wire \yCount[9]_i_10_n_3 ;
  wire \yCount[9]_i_11_n_3 ;
  wire \yCount[9]_i_12_n_3 ;
  wire \yCount[9]_i_13_n_3 ;
  wire \yCount[9]_i_14_n_3 ;
  wire \yCount[9]_i_15_n_3 ;
  wire \yCount[9]_i_16_n_3 ;
  wire \yCount[9]_i_17_n_3 ;
  wire \yCount[9]_i_18_n_3 ;
  wire \yCount[9]_i_19_n_3 ;
  wire \yCount[9]_i_5_n_3 ;
  wire \yCount[9]_i_7_n_3 ;
  wire \yCount[9]_i_9_n_3 ;
  wire yCount_1;
  wire \yCount_1[5]_i_4_n_3 ;
  wire [15:0]\yCount_1[5]_i_5_0 ;
  wire \yCount_1[5]_i_5_n_3 ;
  wire \yCount_1[5]_i_6_n_3 ;
  wire \yCount_1[5]_i_7_n_3 ;
  wire \yCount_1[5]_i_8_n_3 ;
  wire \yCount_1[5]_i_9_n_3 ;
  wire [5:0]yCount_1_reg;
  wire yCount_20;
  wire \yCount_2[0]_i_1_n_3 ;
  wire \yCount_2[9]_i_10_n_3 ;
  wire \yCount_2[9]_i_11_n_3 ;
  wire \yCount_2[9]_i_4_n_3 ;
  wire \yCount_2[9]_i_6_n_3 ;
  wire \yCount_2[9]_i_7_n_3 ;
  wire \yCount_2[9]_i_8_n_3 ;
  wire \yCount_2[9]_i_9_n_3 ;
  wire [9:0]yCount_2_reg;
  wire \yCount_2_reg[9]_0 ;
  wire \yCount_2_reg[9]_i_5_n_4 ;
  wire \yCount_2_reg[9]_i_5_n_5 ;
  wire \yCount_2_reg[9]_i_5_n_6 ;
  wire yCount_3;
  wire \yCount_3[0]_i_1_n_3 ;
  wire \yCount_3[9]_i_10_n_3 ;
  wire \yCount_3[9]_i_11_n_3 ;
  wire \yCount_3[9]_i_12_n_3 ;
  wire \yCount_3[9]_i_13_n_3 ;
  wire \yCount_3[9]_i_14_n_3 ;
  wire \yCount_3[9]_i_15_n_3 ;
  wire \yCount_3[9]_i_16_n_3 ;
  wire \yCount_3[9]_i_17_n_3 ;
  wire \yCount_3[9]_i_5_n_3 ;
  wire \yCount_3[9]_i_7_n_3 ;
  wire \yCount_3[9]_i_8_n_3 ;
  wire \yCount_3[9]_i_9_n_3 ;
  wire [9:0]yCount_3_reg;
  wire \yCount_3_reg[9]_i_4_n_6 ;
  wire \yCount_3_reg[9]_i_6_n_3 ;
  wire \yCount_3_reg[9]_i_6_n_4 ;
  wire \yCount_3_reg[9]_i_6_n_5 ;
  wire \yCount_3_reg[9]_i_6_n_6 ;
  wire [9:0]yCount_reg;
  wire [10:0]\yCount_reg[9]_i_4_0 ;
  wire \yCount_reg[9]_i_4_n_6 ;
  wire \yCount_reg[9]_i_8_n_3 ;
  wire \yCount_reg[9]_i_8_n_4 ;
  wire \yCount_reg[9]_i_8_n_5 ;
  wire \yCount_reg[9]_i_8_n_6 ;
  wire [14:7]zext_ln1303_fu_2532_p1;
  wire [1:0]zext_ln565_cast_reg_3703;
  wire [1:0]\zext_ln565_cast_reg_3703_reg[1]_0 ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[11]_i_3_n_3 ;
  wire \zonePlateVAddr[11]_i_4_n_3 ;
  wire \zonePlateVAddr[11]_i_5_n_3 ;
  wire \zonePlateVAddr[11]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_4_n_3 ;
  wire \zonePlateVAddr[15]_i_5_n_3 ;
  wire \zonePlateVAddr[15]_i_6_n_3 ;
  wire \zonePlateVAddr[15]_i_7_n_3 ;
  wire \zonePlateVAddr[3]_i_2_n_3 ;
  wire \zonePlateVAddr[3]_i_3_n_3 ;
  wire \zonePlateVAddr[3]_i_4_n_3 ;
  wire \zonePlateVAddr[3]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_3_n_3 ;
  wire \zonePlateVAddr[7]_i_4_n_3 ;
  wire \zonePlateVAddr[7]_i_5_n_3 ;
  wire \zonePlateVAddr[7]_i_6_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ;
  wire \zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[11]_i_2_n_6 ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire \zonePlateVAddr_reg[15]_i_3_n_4 ;
  wire \zonePlateVAddr_reg[15]_i_3_n_5 ;
  wire \zonePlateVAddr_reg[15]_i_3_n_6 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_3 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_4 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_5 ;
  wire \zonePlateVAddr_reg[3]_i_1_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_3 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_4 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_5 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire \zonePlateVDelta[0]_i_10_n_3 ;
  wire \zonePlateVDelta[0]_i_1_n_3 ;
  wire \zonePlateVDelta[0]_i_3_n_3 ;
  wire \zonePlateVDelta[0]_i_4_n_3 ;
  wire \zonePlateVDelta[0]_i_5_n_3 ;
  wire \zonePlateVDelta[0]_i_6_n_3 ;
  wire \zonePlateVDelta[0]_i_7_n_3 ;
  wire \zonePlateVDelta[0]_i_8_n_3 ;
  wire \zonePlateVDelta[0]_i_9_n_3 ;
  wire \zonePlateVDelta[12]_i_2_n_3 ;
  wire \zonePlateVDelta[12]_i_3_n_3 ;
  wire \zonePlateVDelta[12]_i_4_n_3 ;
  wire \zonePlateVDelta[12]_i_5_n_3 ;
  wire \zonePlateVDelta[12]_i_6_n_3 ;
  wire \zonePlateVDelta[12]_i_7_n_3 ;
  wire \zonePlateVDelta[12]_i_8_n_3 ;
  wire \zonePlateVDelta[4]_i_2_n_3 ;
  wire \zonePlateVDelta[4]_i_3_n_3 ;
  wire \zonePlateVDelta[4]_i_4_n_3 ;
  wire \zonePlateVDelta[4]_i_5_n_3 ;
  wire \zonePlateVDelta[4]_i_6_n_3 ;
  wire \zonePlateVDelta[4]_i_7_n_3 ;
  wire \zonePlateVDelta[4]_i_8_n_3 ;
  wire \zonePlateVDelta[4]_i_9_n_3 ;
  wire \zonePlateVDelta[8]_i_2_n_3 ;
  wire \zonePlateVDelta[8]_i_3_n_3 ;
  wire \zonePlateVDelta[8]_i_4_n_3 ;
  wire \zonePlateVDelta[8]_i_5_n_3 ;
  wire \zonePlateVDelta[8]_i_6_n_3 ;
  wire \zonePlateVDelta[8]_i_7_n_3 ;
  wire \zonePlateVDelta[8]_i_8_n_3 ;
  wire \zonePlateVDelta[8]_i_9_n_3 ;
  wire [15:0]zonePlateVDelta_reg;
  wire \zonePlateVDelta_reg[0]_i_2_n_10 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_3 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_4 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_7 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_8 ;
  wire \zonePlateVDelta_reg[0]_i_2_n_9 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[12]_i_1_n_9 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15]_1 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[4]_i_1_n_9 ;
  wire [7:0]\zonePlateVDelta_reg[7]_0 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_10 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_3 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_4 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_5 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_6 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_7 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_8 ;
  wire \zonePlateVDelta_reg[8]_i_1_n_9 ;
  wire \NLW_and_ln1449_reg_3775_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire \NLW_and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ;
  wire NLW_ap_loop_exit_ready_pp0_iter21_reg_reg_srl21_Q31_UNCONNECTED;
  wire \NLW_bSerie_reg[4]_srl17_Q31_UNCONNECTED ;
  wire \NLW_gSerie_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_O_UNCONNECTED ;
  wire \NLW_icmp_ln1629_reg_3766_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED ;
  wire NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DBITERR_UNCONNECTED;
  wire NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:4]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOADO_UNCONNECTED;
  wire [15:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOPBDOP_UNCONNECTED;
  wire [3:3]\NLW_phi_mul_fu_426_reg[12]_i_1_CO_UNCONNECTED ;
  wire \NLW_rSerie_reg[4]_srl17_Q31_UNCONNECTED ;
  wire [3:2]\NLW_rampVal_2_new_0_fu_230_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rampVal_2_new_0_fu_230_reg[7]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_sub_ln1356_1_reg_4308_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln1356_1_reg_4308_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln1356_1_reg_4308_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln1356_1_reg_4308_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln1356_1_reg_4308_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln1356_1_reg_4308_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln1356_1_reg_4308_reg[7]_i_2_O_UNCONNECTED ;
  wire [15:8]NLW_tmp_13_reg_3875_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_13_reg_3875_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_13_reg_3875_reg_rep_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_13_reg_3875_reg_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_13_reg_3875_reg_rep__0_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_13_reg_3875_reg_rep__0_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [15:9]NLW_tmp_13_reg_3875_reg_rep__1_DOADO_UNCONNECTED;
  wire [15:9]NLW_tmp_13_reg_3875_reg_rep__1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_13_reg_3875_reg_rep__2_DOADO_UNCONNECTED;
  wire [15:8]NLW_tmp_13_reg_3875_reg_rep__2_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep__2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_13_reg_3875_reg_rep__2_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_tmp_16_reg_4202_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_16_reg_4202_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:8]NLW_tmp_9_reg_3865_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_9_reg_3865_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_9_reg_3865_reg_rep_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_9_reg_3865_reg_rep_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_9_reg_3865_reg_rep__0_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_9_reg_3865_reg_rep__0_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep__0_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep__0_DOPBDOP_UNCONNECTED;
  wire [15:9]NLW_tmp_9_reg_3865_reg_rep__1_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_9_reg_3865_reg_rep__1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep__1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep__1_DOPBDOP_UNCONNECTED;
  wire [15:8]NLW_tmp_9_reg_3865_reg_rep__2_DOADO_UNCONNECTED;
  wire [15:0]NLW_tmp_9_reg_3865_reg_rep__2_DOBDO_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep__2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_tmp_9_reg_3865_reg_rep__2_DOPBDOP_UNCONNECTED;
  wire [1:0]\NLW_trunc_ln8_reg_4207_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_xBar_0_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_xBar_0_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_0_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_0_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_xCount_3_0_reg[9]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_xCount_3_0_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_2_reg[9]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_yCount_3_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_3_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_3_reg[9]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_yCount_reg[9]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_yCount_reg[9]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_yCount_reg[9]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVAddr_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_zonePlateVDelta_reg[12]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R DPtpgBarArray_U
       (.D({DPtpgBarArray_U_n_3,\q0_reg[2] [0],DPtpgBarArray_U_n_5,DPtpgBarArray_U_n_6}),
        .DPtpgBarArray_address0(DPtpgBarArray_address0),
        .E(DPtpgBarArray_ce0),
        .Q(\q0_reg[2] [2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter23_reg(DPtpgBarArray_U_n_9),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .hBarSel_5_0_loc_0_fu_218(hBarSel_5_0_loc_0_fu_218),
        .\q0_reg[0]_0 ({DPtpgBarArray_U_n_12,DPtpgBarArray_U_n_13,DPtpgBarArray_U_n_14,DPtpgBarArray_U_n_15}),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_10),
        .\q0_reg[2]_0 (DPtpgBarArray_U_n_11),
        .\q0_reg[2]_1 ({DPtpgBarArray_U_n_16,DPtpgBarArray_U_n_17}),
        .\q0_reg[3] (ap_enable_reg_pp0_iter23_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R DPtpgBarSelYuv_601_u_U
       (.D({DPtpgBarSelYuv_601_u_U_n_4,DPtpgBarSelYuv_601_u_U_n_5,DPtpgBarSelYuv_601_u_U_n_6}),
        .DPtpgBarSelYuv_601_u_ce0(DPtpgBarSelYuv_601_u_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_u_U_n_3),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_9),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_10),
        .\q0_reg[5]_0 (\q0_reg[5]_0 ),
        .\q0_reg[7]_0 (\q0_reg[2] ),
        .\q0_reg[7]_1 (ap_enable_reg_pp0_iter23_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R DPtpgBarSelYuv_601_v_U
       (.D(DPtpgBarArray_U_n_3),
        .DPtpgBarSelYuv_601_u_ce0(DPtpgBarSelYuv_601_u_ce0),
        .ap_clk(ap_clk),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_v_U_n_5),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_9),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_601_v_U_n_3),
        .\q0_reg[4]_1 (\q0_reg[4] ),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_4),
        .\q0_reg[5]_1 (\q0_reg[5] ),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_601_v_U_n_6),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R DPtpgBarSelYuv_601_y_U
       (.D({DPtpgBarArray_U_n_3,\q0_reg[2] [0],DPtpgBarArray_U_n_5,DPtpgBarArray_U_n_6}),
        .E(DPtpgBarSelYuv_601_u_ce0),
        .Q({DPtpgBarSelYuv_601_y_U_n_5,DPtpgBarSelYuv_601_y_U_n_6,DPtpgBarSelYuv_601_y_U_n_7,DPtpgBarSelYuv_601_y_U_n_8}),
        .ap_clk(ap_clk),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_601_y_U_n_3),
        .\q0_reg[6]_1 (DPtpgBarArray_U_n_10),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_601_y_U_n_4),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R DPtpgBarSelYuv_709_u_U
       (.D({DPtpgBarSelYuv_709_u_U_n_5,DPtpgBarSelYuv_709_u_U_n_6}),
        .E(DPtpgBarSelYuv_601_u_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter23_reg(ap_enable_reg_pp0_iter23_reg_1),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_709_u_U_n_3),
        .\q0_reg[3]_1 (\q0_reg[3] ),
        .\q0_reg[4]_0 (\q0_reg[4]_0 ),
        .\q0_reg[7]_0 (ap_enable_reg_pp0_iter23_reg_0),
        .\q0_reg[7]_1 (\q0_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R DPtpgBarSelYuv_709_v_U
       (.D({DPtpgBarArray_U_n_16,DPtpgBarArray_U_n_17}),
        .E(DPtpgBarSelYuv_601_u_ce0),
        .Q({DPtpgBarSelYuv_709_v_U_n_5,DPtpgBarSelYuv_709_v_U_n_6}),
        .ap_clk(ap_clk),
        .\q0_reg[1]_0 (DPtpgBarSelYuv_709_v_U_n_3),
        .\q0_reg[1]_1 (\q0_reg[1] ),
        .\q0_reg[7]_0 (DPtpgBarSelYuv_709_v_U_n_4),
        .\q0_reg[7]_1 (\q0_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R DPtpgBarSelYuv_709_y_U
       (.D({DPtpgBarArray_U_n_12,DPtpgBarArray_U_n_13,DPtpgBarArray_U_n_14,\q0_reg[3]_0 ,DPtpgBarArray_U_n_15}),
        .E(DPtpgBarSelYuv_601_u_ce0),
        .Q({DPtpgBarSelYuv_709_y_U_n_5,DPtpgBarSelYuv_709_y_U_n_6,DPtpgBarSelYuv_709_y_U_n_7,DPtpgBarSelYuv_709_y_U_n_8,DPtpgBarSelYuv_709_y_U_n_9}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\q0_reg[2]_0 (DPtpgBarSelYuv_709_y_U_n_3),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[6]_0 (ap_enable_reg_pp0_iter23_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(push_0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter2_reg_reg[9]_srl3 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter2_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[9]_srl3_n_3 ));
  FDRE \add_ln549_1_reg_3751_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[10]_srl3_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter3_reg[10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_n_3 ));
  FDRE \add_ln549_1_reg_3751_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[8]_srl3_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter2_reg_reg[9]_srl3_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter3_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter4_reg_reg[6]_srl5 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter4_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\add_ln549_1_reg_3751_pp0_iter4_reg_reg[6]_srl5_n_3 ));
  FDRE \add_ln549_1_reg_3751_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter3_reg_reg[7]_srl4_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter4_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter5_reg_reg[5]_srl6 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter5_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\add_ln549_1_reg_3751_pp0_iter5_reg_reg[5]_srl6_n_3 ));
  FDRE \add_ln549_1_reg_3751_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter4_reg_reg[6]_srl5_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter6_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter6_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\add_ln549_1_reg_3751_pp0_iter6_reg_reg[4]_srl7_n_3 ));
  FDRE \add_ln549_1_reg_3751_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter5_reg_reg[5]_srl6_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter6_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[10]_srl4 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_3751_pp0_iter3_reg[10]),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[10]_srl4_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[1]_srl8 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_1_fu_1136_p2[1]),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[1]_srl8_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[2]_srl8 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_1_fu_1136_p2[2]),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[2]_srl8_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[3]_srl8 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[3]_srl8_n_3 ));
  FDRE \add_ln549_1_reg_3751_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter6_reg_reg[4]_srl7_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln549_1_reg_3751_pp0_iter6_reg),
        .Q(add_ln549_1_reg_3751_pp0_iter7_reg[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[6]_srl2 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_3751_pp0_iter5_reg),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_3751_pp0_iter4_reg),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[7]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[8]_srl4 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_3751_pp0_iter3_reg[8]),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[8]_srl4_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_1_reg_3751_pp0_iter7_reg_reg[9]_srl4 " *) 
  SRL16E \add_ln549_1_reg_3751_pp0_iter7_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_1_reg_3751_pp0_iter3_reg[9]),
        .Q(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[9]_srl4_n_3 ));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[10]_srl4_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[1]_srl8_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[2]_srl8_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[3]_srl8_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln549_1_reg_3751_pp0_iter7_reg[4]),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln549_1_reg_3751_pp0_iter7_reg[5]),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[6]_srl2_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[7]_srl3_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[8]_srl4_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_1_reg_3751_pp0_iter8_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_1_reg_3751_pp0_iter7_reg_reg[9]_srl4_n_3 ),
        .Q(add_ln549_1_reg_3751_pp0_iter8_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter2_reg_reg[10]_srl3 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter2_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\add_ln549_reg_3745_pp0_iter2_reg_reg[10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_n_3 ));
  FDRE \add_ln549_reg_3745_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter2_reg_reg[10]_srl3_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter3_reg[10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\add_ln549_reg_3745_pp0_iter3_reg_reg[7]_srl4_n_3 ));
  FDRE \add_ln549_reg_3745_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter2_reg_reg[8]_srl3_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter2_reg_reg[9]_srl3_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter3_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter4_reg_reg[6]_srl5 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter4_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\add_ln549_reg_3745_pp0_iter4_reg_reg[6]_srl5_n_3 ));
  FDRE \add_ln549_reg_3745_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter3_reg_reg[7]_srl4_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter4_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter5_reg_reg[5]_srl6 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter5_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\add_ln549_reg_3745_pp0_iter5_reg_reg[5]_srl6_n_3 ));
  FDRE \add_ln549_reg_3745_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter4_reg_reg[6]_srl5_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter6_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter6_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\add_ln549_reg_3745_pp0_iter6_reg_reg[4]_srl7_n_3 ));
  FDRE \add_ln549_reg_3745_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter5_reg_reg[5]_srl6_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter6_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[0]_srl8 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[0]),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[0]_srl8_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[10]_srl4 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_reg_3745_pp0_iter3_reg[10]),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[10]_srl4_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[1]_srl8 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[1]),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[1]_srl8_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[2]_srl8 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_fu_1130_p2[2]),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[2]_srl8_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[3]_srl8 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_fu_1130_p2[3]),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[3]_srl8_n_3 ));
  FDRE \add_ln549_reg_3745_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter6_reg_reg[4]_srl7_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln549_reg_3745_pp0_iter6_reg),
        .Q(add_ln549_reg_3745_pp0_iter7_reg[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[6]_srl2 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_reg_3745_pp0_iter5_reg),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_reg_3745_pp0_iter4_reg),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[7]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[8]_srl4 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_reg_3745_pp0_iter3_reg[8]),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[8]_srl4_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/add_ln549_reg_3745_pp0_iter7_reg_reg[9]_srl4 " *) 
  SRL16E \add_ln549_reg_3745_pp0_iter7_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_reg_3745_pp0_iter3_reg[9]),
        .Q(\add_ln549_reg_3745_pp0_iter7_reg_reg[9]_srl4_n_3 ));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[0]_srl8_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[10]_srl4_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[1]_srl8_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[2]_srl8_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[3]_srl8_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln549_reg_3745_pp0_iter7_reg[4]),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln549_reg_3745_pp0_iter7_reg[5]),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[6]_srl2_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[7]_srl3_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[8]_srl4_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \add_ln549_reg_3745_pp0_iter8_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln549_reg_3745_pp0_iter7_reg_reg[9]_srl4_n_3 ),
        .Q(add_ln549_reg_3745_pp0_iter8_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U39
       (.B({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,trunc_ln565_10_fu_1120_p1}),
        .D(d),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1337_reg_3791_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1337_reg_3791_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \and_ln1337_reg_3791_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1337_fu_1284_p2),
        .Q(\and_ln1337_reg_3791_pp0_iter2_reg_reg[0]_srl3_n_3 ));
  FDRE \and_ln1337_reg_3791_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1337_reg_3791_pp0_iter2_reg_reg[0]_srl3_n_3 ),
        .Q(and_ln1337_reg_3791_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1386_reg_3823_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1386_reg_3823_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \and_ln1386_reg_3823_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_53_in),
        .Q(\and_ln1386_reg_3823_pp0_iter15_reg_reg[0]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1386_reg_3823_pp0_iter15_reg_reg[0]_srl15_i_1 
       (.I0(icmp_ln1072_reg_3735),
        .I1(icmp_ln1386_fu_1504_p2),
        .O(p_53_in));
  FDRE \and_ln1386_reg_3823_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1386_reg_3823_pp0_iter15_reg_reg[0]_srl15_n_3 ),
        .Q(and_ln1386_reg_3823_pp0_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1449_reg_3775_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1449_reg_3775_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \and_ln1449_reg_3775_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1449_reg_3775),
        .Q(\and_ln1449_reg_3775_pp0_iter18_reg_reg[0]_srl18_n_3 ),
        .Q31(\NLW_and_ln1449_reg_3775_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  FDRE \and_ln1449_reg_3775_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1449_reg_3775_pp0_iter18_reg_reg[0]_srl18_n_3 ),
        .Q(and_ln1449_reg_3775_pp0_iter19_reg),
        .R(1'b0));
  FDRE \and_ln1449_reg_3775_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_36_in),
        .Q(and_ln1449_reg_3775),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1454_reg_3811_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18 " *) 
  SRLC32E \and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1454_fu_1427_p2),
        .Q(\and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18_n_3 ),
        .Q31(\NLW_and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18_i_1 
       (.I0(icmp_ln1072_reg_3735),
        .I1(icmp_ln1454_fu_1422_p2),
        .O(and_ln1454_fu_1427_p2));
  FDRE \and_ln1454_reg_3811_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1454_reg_3811_pp0_iter18_reg_reg[0]_srl18_n_3 ),
        .Q(and_ln1454_reg_3811_pp0_iter19_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1568_reg_3803_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1568_reg_3803_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \and_ln1568_reg_3803_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_35_in),
        .Q(\and_ln1568_reg_3803_pp0_iter15_reg_reg[0]_srl15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1568_reg_3803_pp0_iter15_reg_reg[0]_srl15_i_1 
       (.I0(icmp_ln1072_reg_3735),
        .I1(icmp_ln1568_fu_1354_p2),
        .O(p_35_in));
  FDRE \and_ln1568_reg_3803_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1568_reg_3803_pp0_iter15_reg_reg[0]_srl15_n_3 ),
        .Q(and_ln1568_reg_3803_pp0_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1751_reg_3799_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/and_ln1751_reg_3799_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \and_ln1751_reg_3799_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_51_in),
        .Q(\and_ln1751_reg_3799_pp0_iter15_reg_reg[0]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1751_reg_3799_pp0_iter15_reg_reg[0]_srl15_i_1 
       (.I0(icmp_ln1072_reg_3735),
        .I1(\yCount_1[5]_i_4_n_3 ),
        .O(p_51_in));
  FDRE \and_ln1751_reg_3799_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1751_reg_3799_pp0_iter15_reg_reg[0]_srl15_n_3 ),
        .Q(and_ln1751_reg_3799_pp0_iter16_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_loop_exit_ready_pp0_iter21_reg_reg_srl21 " *) 
  SRLC32E ap_loop_exit_ready_pp0_iter21_reg_reg_srl21
       (.A({1'b1,1'b0,1'b1,1'b0,1'b0}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter21_reg_reg_srl21_n_3),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter21_reg_reg_srl21_Q31_UNCONNECTED));
  FDRE ap_loop_exit_ready_pp0_iter22_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter21_reg_reg_srl21_n_3),
        .Q(ap_loop_exit_ready_pp0_iter22_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter10_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter10_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter11_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter11_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter12_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter12_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter13_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter13_hHatch_reg_1026),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter14_hHatch_reg_1026[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(tpgSinTableArray_9bit_0_ce0));
  FDRE \ap_phi_reg_pp0_iter14_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_0_ce0),
        .D(ap_phi_reg_pp0_iter13_hHatch_reg_1026),
        .Q(ap_phi_reg_pp0_iter14_hHatch_reg_1026),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter15_hHatch_reg_1026[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter14),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(ap_phi_reg_pp0_iter15_hHatch_reg_10260));
  FDRE \ap_phi_reg_pp0_iter15_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(ap_phi_reg_pp0_iter14_hHatch_reg_1026),
        .Q(ap_phi_reg_pp0_iter15_hHatch_reg_1026),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_phi_reg_pp0_iter16_hHatch_reg_1026[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(tpgSinTableArray_ce0));
  FDRE \ap_phi_reg_pp0_iter16_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter15_hHatch_reg_1026),
        .Q(ap_phi_reg_pp0_iter16_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter17_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter17_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter17_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter18_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter18_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter18_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter19_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter19_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter19_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter20_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarArray_ce0),
        .D(ap_phi_reg_pp0_iter19_hHatch_reg_1026),
        .Q(ap_phi_reg_pp0_iter20_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter21_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(ap_phi_reg_pp0_iter20_hHatch_reg_1026),
        .Q(ap_phi_reg_pp0_iter21_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter22_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter22_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter22_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_1212_n_4),
        .Q(ap_phi_reg_pp0_iter2_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter3_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter4_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter4_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter5_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter5_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter6_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter6_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter7_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter7_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter8_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter8_hHatch_reg_1026),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_hHatch_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter9_hHatch_reg_1026_reg[0]_0 ),
        .Q(ap_phi_reg_pp0_iter9_hHatch_reg_1026),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ap_predicate_pred1425_state23_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[1]),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[3]),
        .I3(\bckgndId_read_reg_689_reg[7] ),
        .O(ap_predicate_pred1425_state23_i_1_n_3));
  FDRE ap_predicate_pred1425_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1425_state23_i_1_n_3),
        .Q(ap_predicate_pred1425_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ap_predicate_pred1443_state23_i_1
       (.I0(\bckgndId_read_reg_689_reg[4] ),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .O(p_0_in28_in));
  FDRE ap_predicate_pred1443_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in28_in),
        .Q(ap_predicate_pred1443_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ap_predicate_pred1557_state23_i_1
       (.I0(\bckgndId_read_reg_689_reg[7] ),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(ap_predicate_pred423_state21_reg_0[0]),
        .O(ap_predicate_pred1557_state23_i_1_n_3));
  FDRE ap_predicate_pred1557_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1557_state23_i_1_n_3),
        .Q(ap_predicate_pred1557_state23),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_predicate_pred1586_state23_i_1
       (.I0(ap_predicate_pred1591_state23_reg_0),
        .O(ap_predicate_pred1586_state23_i_1_n_3));
  FDRE ap_predicate_pred1586_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1586_state23_i_1_n_3),
        .Q(ap_predicate_pred1586_state23),
        .R(ap_predicate_pred1809_state19_reg_0));
  FDRE ap_predicate_pred1591_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1591_state23_reg_0),
        .Q(ap_predicate_pred1591_state23),
        .R(ap_predicate_pred1809_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ap_predicate_pred1610_state23_i_1
       (.I0(\bckgndId_read_reg_689_reg[4] ),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ap_predicate_pred1610_state23_i_2
       (.I0(ap_predicate_pred423_state21_reg_0[4]),
        .I1(ap_predicate_pred423_state21_reg_0[5]),
        .I2(ap_predicate_pred423_state21_reg_0[6]),
        .I3(ap_predicate_pred423_state21_reg_0[7]),
        .I4(ap_predicate_pred423_state21_reg_0[2]),
        .O(\bckgndId_read_reg_689_reg[4] ));
  FDRE ap_predicate_pred1610_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in),
        .Q(ap_predicate_pred1610_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ap_predicate_pred1624_state23_i_1
       (.I0(\bckgndId_read_reg_689_reg[4] ),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .O(ap_predicate_pred1624_state23_i_1_n_3));
  FDRE ap_predicate_pred1624_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1624_state23_i_1_n_3),
        .Q(ap_predicate_pred1624_state23),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ap_predicate_pred1628_state22_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[1]),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[3]),
        .I3(\bckgndId_read_reg_689_reg[4] ),
        .I4(icmp_ln1072_reg_3735_pp0_iter19_reg),
        .I5(icmp_ln1095_reg_3795_pp0_iter19_reg),
        .O(ap_predicate_pred1628_state220));
  FDRE ap_predicate_pred1628_state22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1628_state220),
        .Q(ap_predicate_pred1628_state22),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ap_predicate_pred1634_state22_i_1
       (.I0(icmp_ln1095_reg_3795_pp0_iter19_reg),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .I4(\bckgndId_read_reg_689_reg[4] ),
        .O(ap_predicate_pred1634_state220));
  FDRE ap_predicate_pred1634_state22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1634_state220),
        .Q(ap_predicate_pred1634_state22),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ap_predicate_pred1652_state20_i_1
       (.I0(icmp_ln1250_reg_3831_pp0_iter17_reg),
        .I1(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .I4(ap_predicate_pred423_state21_reg_0[3]),
        .I5(\bckgndId_read_reg_689_reg[4] ),
        .O(ap_predicate_pred1652_state200));
  FDRE ap_predicate_pred1652_state20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1652_state200),
        .Q(ap_predicate_pred1652_state20),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    ap_predicate_pred1658_state20_i_1
       (.I0(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .I4(\bckgndId_read_reg_689_reg[4] ),
        .O(ap_predicate_pred1658_state200));
  FDRE ap_predicate_pred1658_state20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1658_state200),
        .Q(ap_predicate_pred1658_state20),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ap_predicate_pred1674_state6_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[3]),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(\bckgndId_read_reg_689_reg[4] ),
        .I4(and_ln1337_reg_3791_pp0_iter3_reg),
        .I5(icmp_ln1746_reg_3757_pp0_iter3_reg),
        .O(ap_predicate_pred1674_state60));
  FDRE ap_predicate_pred1674_state6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1674_state60),
        .Q(ap_predicate_pred1674_state6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    ap_predicate_pred1680_state6_i_1
       (.I0(icmp_ln1746_reg_3757_pp0_iter3_reg),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .I4(\bckgndId_read_reg_689_reg[4] ),
        .O(ap_predicate_pred1680_state60));
  FDRE ap_predicate_pred1680_state6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1680_state60),
        .Q(ap_predicate_pred1680_state6),
        .R(1'b0));
  FDRE ap_predicate_pred1699_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .Q(ap_predicate_pred1699_state19),
        .R(ap_predicate_pred1703_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred1703_state19_i_2
       (.I0(and_ln1386_reg_3823_pp0_iter16_reg),
        .I1(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .I2(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .O(ap_predicate_pred1703_state19_i_2_n_3));
  FDRE ap_predicate_pred1703_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1703_state19_i_2_n_3),
        .Q(ap_predicate_pred1703_state19),
        .R(ap_predicate_pred1703_state19_reg_0));
  FDRE ap_predicate_pred1709_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .Q(ap_predicate_pred1709_state19),
        .R(ap_predicate_pred1703_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_predicate_pred1724_state19_i_1
       (.I0(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .I1(icmp_ln1405_reg_3827_pp0_iter16_reg),
        .O(ap_predicate_pred1724_state19_i_1_n_3));
  FDRE ap_predicate_pred1724_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1724_state19_i_1_n_3),
        .Q(ap_predicate_pred1724_state19),
        .R(ap_predicate_pred1703_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ap_predicate_pred1740_state23_i_1
       (.I0(\bckgndId_read_reg_689_reg[7] ),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .O(ap_predicate_pred1740_state23_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    ap_predicate_pred1740_state23_i_2
       (.I0(ap_predicate_pred423_state21_reg_0[7]),
        .I1(ap_predicate_pred423_state21_reg_0[6]),
        .I2(ap_predicate_pred423_state21_reg_0[5]),
        .I3(ap_predicate_pred423_state21_reg_0[2]),
        .I4(ap_predicate_pred423_state21_reg_0[4]),
        .O(\bckgndId_read_reg_689_reg[7] ));
  FDRE ap_predicate_pred1740_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1740_state23_i_1_n_3),
        .Q(ap_predicate_pred1740_state23),
        .R(1'b0));
  FDRE ap_predicate_pred1750_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .Q(ap_predicate_pred1750_state19),
        .R(ap_predicate_pred1754_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred1754_state19_i_2
       (.I0(and_ln1568_reg_3803_pp0_iter16_reg),
        .I1(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .I2(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .O(ap_predicate_pred1754_state19_i_2_n_3));
  FDRE ap_predicate_pred1754_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1754_state19_i_2_n_3),
        .Q(ap_predicate_pred1754_state19),
        .R(ap_predicate_pred1754_state19_reg_0));
  FDRE ap_predicate_pred1760_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .Q(ap_predicate_pred1760_state19),
        .R(ap_predicate_pred1754_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_predicate_pred1774_state19_i_1
       (.I0(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .I1(icmp_ln1586_reg_3807_pp0_iter16_reg),
        .O(ap_predicate_pred1774_state19_i_1_n_3));
  FDRE ap_predicate_pred1774_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1774_state19_i_1_n_3),
        .Q(ap_predicate_pred1774_state19),
        .R(ap_predicate_pred1754_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_predicate_pred1790_state22_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[0]),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(\bckgndId_read_reg_689_reg[5] ),
        .O(ap_predicate_pred1790_state22_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ap_predicate_pred1790_state22_i_2
       (.I0(ap_predicate_pred423_state21_reg_0[5]),
        .I1(ap_predicate_pred423_state21_reg_0[6]),
        .I2(ap_predicate_pred423_state21_reg_0[7]),
        .I3(ap_predicate_pred423_state21_reg_0[2]),
        .I4(ap_predicate_pred423_state21_reg_0[4]),
        .I5(ap_predicate_pred423_state21_reg_0[3]),
        .O(\bckgndId_read_reg_689_reg[5] ));
  FDRE ap_predicate_pred1790_state22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1790_state22_i_1_n_3),
        .Q(ap_predicate_pred1790_state23),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred1809_state19_i_2
       (.I0(and_ln1751_reg_3799_pp0_iter16_reg),
        .I1(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .I2(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .O(ap_predicate_pred1809_state19_i_2_n_3));
  FDRE ap_predicate_pred1809_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1809_state19_i_2_n_3),
        .Q(ap_predicate_pred1809_state19),
        .R(ap_predicate_pred1809_state19_reg_0));
  FDRE ap_predicate_pred1815_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .Q(ap_predicate_pred1815_state19),
        .R(ap_predicate_pred1809_state19_reg_0));
  FDRE ap_predicate_pred1834_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .Q(ap_predicate_pred1834_state19),
        .R(ap_predicate_pred1809_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_predicate_pred1862_state23_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[0]),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(\bckgndId_read_reg_689_reg[5] ),
        .O(ap_predicate_pred1862_state23_i_1_n_3));
  FDRE ap_predicate_pred1862_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1862_state23_i_1_n_3),
        .Q(ap_predicate_pred1862_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_predicate_pred1874_state23_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[1]),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(\bckgndId_read_reg_689_reg[5] ),
        .O(ap_predicate_pred1874_state23_i_1_n_3));
  FDRE ap_predicate_pred1874_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1874_state23_i_1_n_3),
        .Q(ap_predicate_pred1874_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ap_predicate_pred1918_state23_i_1
       (.I0(\bckgndId_read_reg_689_reg[4] ),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .O(ap_predicate_pred1918_state23_i_1_n_3));
  FDRE ap_predicate_pred1918_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1918_state23_i_1_n_3),
        .Q(ap_predicate_pred1918_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_predicate_pred1926_state23_i_2
       (.I0(ap_predicate_pred423_state21_reg_0[0]),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .O(ap_predicate_pred1926_state23_i_2_n_3));
  FDRE ap_predicate_pred1926_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1926_state23_i_2_n_3),
        .Q(ap_predicate_pred1926_state23),
        .R(ap_predicate_pred1947_state23_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_predicate_pred1933_state23_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[1]),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .O(ap_predicate_pred1933_state23_i_1_n_3));
  FDRE ap_predicate_pred1933_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1933_state23_i_1_n_3),
        .Q(ap_predicate_pred1933_state23),
        .R(ap_predicate_pred1947_state23_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_predicate_pred1940_state23_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[0]),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .O(ap_predicate_pred1940_state23_i_1_n_3));
  FDRE ap_predicate_pred1940_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1940_state23_i_1_n_3),
        .Q(ap_predicate_pred1940_state23),
        .R(ap_predicate_pred1947_state23_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_predicate_pred1947_state23_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[1]),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .O(ap_predicate_pred1947_state23_i_1_n_3));
  FDRE ap_predicate_pred1947_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1947_state23_i_1_n_3),
        .Q(ap_predicate_pred1947_state23),
        .R(ap_predicate_pred1947_state23_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    ap_predicate_pred1955_state23_i_1
       (.I0(\bckgndId_read_reg_689_reg[4] ),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(ap_predicate_pred423_state21_reg_0[0]),
        .O(ap_predicate_pred1955_state23_i_1_n_3));
  FDRE ap_predicate_pred1955_state23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1955_state23_i_1_n_3),
        .Q(ap_predicate_pred1955_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    ap_predicate_pred1997_state19_i_1
       (.I0(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .I4(\bckgndId_read_reg_689_reg[4] ),
        .O(ap_predicate_pred1997_state190));
  FDRE ap_predicate_pred1997_state19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred1997_state190),
        .Q(ap_predicate_pred1997_state19),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    ap_predicate_pred2022_state5_i_1
       (.I0(icmp_ln1746_reg_3757_pp0_iter2_reg),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .I4(\bckgndId_read_reg_689_reg[4] ),
        .O(ap_predicate_pred2022_state50));
  FDRE ap_predicate_pred2022_state5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred2022_state50),
        .Q(ap_predicate_pred2022_state5),
        .R(1'b0));
  FDRE ap_predicate_pred2035_state18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter15_reg),
        .Q(ap_predicate_pred2035_state18),
        .R(ap_predicate_pred1703_state19_reg_0));
  FDRE ap_predicate_pred2079_state18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter15_reg),
        .Q(ap_predicate_pred2079_state18),
        .R(ap_predicate_pred1703_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    ap_predicate_pred2101_state22_i_1
       (.I0(and_ln1454_reg_3811_pp0_iter19_reg),
        .I1(icmp_ln1072_reg_3735_pp0_iter19_reg),
        .I2(\yCount_2_reg[9]_0 ),
        .I3(\xCount_4_0[9]_i_5_n_3 ),
        .I4(and_ln1449_reg_3775_pp0_iter19_reg),
        .O(ap_predicate_pred2101_state220));
  FDRE ap_predicate_pred2101_state22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred2101_state220),
        .Q(ap_predicate_pred2101_state22),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h0020002A)) 
    ap_predicate_pred2114_state22_i_1
       (.I0(and_ln1454_reg_3811_pp0_iter19_reg),
        .I1(icmp_ln1072_reg_3735_pp0_iter19_reg),
        .I2(\yCount_2_reg[9]_0 ),
        .I3(\xCount_4_0[9]_i_5_n_3 ),
        .I4(and_ln1449_reg_3775_pp0_iter19_reg),
        .O(ap_predicate_pred2114_state220));
  FDRE ap_predicate_pred2114_state22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred2114_state220),
        .Q(ap_predicate_pred2114_state22),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B08)) 
    ap_predicate_pred2121_state22_i_1
       (.I0(icmp_ln1072_reg_3735_pp0_iter19_reg),
        .I1(\yCount_2_reg[9]_0 ),
        .I2(\xCount_4_0[9]_i_5_n_3 ),
        .I3(and_ln1449_reg_3775_pp0_iter19_reg),
        .O(ap_predicate_pred2121_state220));
  FDRE ap_predicate_pred2121_state22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_predicate_pred2121_state220),
        .Q(ap_predicate_pred2121_state22),
        .R(1'b0));
  FDRE ap_predicate_pred2157_state18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter15_reg),
        .Q(ap_predicate_pred2157_state18),
        .R(ap_predicate_pred1754_state19_reg_0));
  FDRE ap_predicate_pred2199_state18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter15_reg),
        .Q(ap_predicate_pred2199_state18),
        .R(ap_predicate_pred1754_state19_reg_0));
  FDRE ap_predicate_pred2215_state18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter15_reg),
        .Q(ap_predicate_pred2215_state18),
        .R(ap_predicate_pred1809_state19_reg_0));
  FDRE ap_predicate_pred2253_state18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter15_reg),
        .Q(ap_predicate_pred2253_state18),
        .R(ap_predicate_pred1809_state19_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ap_predicate_pred423_state21_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[3]),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(\bckgndId_read_reg_689_reg[7] ),
        .O(p_0_in11_in));
  FDRE ap_predicate_pred423_state21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in11_in),
        .Q(ap_predicate_pred423_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ap_predicate_pred428_state21_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[3]),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(\bckgndId_read_reg_689_reg[4] ),
        .O(p_0_in17_in));
  FDRE ap_predicate_pred428_state21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in17_in),
        .Q(ap_predicate_pred428_state23),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ap_predicate_pred434_state21_i_1
       (.I0(ap_predicate_pred423_state21_reg_0[0]),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[3]),
        .I3(\bckgndId_read_reg_689_reg[4] ),
        .O(p_0_in29_in));
  FDRE ap_predicate_pred434_state21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in29_in),
        .Q(ap_predicate_pred434_state23),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \bSerie[27]_i_1 
       (.I0(ap_predicate_pred1874_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23_reg_0),
        .O(bSerie0));
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie[27]_i_2 
       (.I0(bSerie[0]),
        .I1(bSerie[3]),
        .O(xor_ln1853_fu_2984_p2));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_reg[0] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\bSerie_reg[1]_srl2_n_3 ),
        .Q(bSerie[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/bSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/bSerie_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0003)) 
    \bSerie_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(bSerie[3]),
        .Q(\bSerie_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[21] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(bSerie[22]),
        .Q(bSerie[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[22] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(bSerie[23]),
        .Q(bSerie[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[23] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(bSerie[24]),
        .Q(bSerie[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[24] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(bSerie[25]),
        .Q(bSerie[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[25] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(bSerie[26]),
        .Q(bSerie[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[26] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(bSerie[27]),
        .Q(bSerie[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_reg[27] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(xor_ln1853_fu_2984_p2),
        .Q(bSerie[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_reg[3] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\bSerie_reg[4]_srl17_n_3 ),
        .Q(bSerie[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/bSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/bSerie_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h000001FE)) 
    \bSerie_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(bSerie[21]),
        .Q(\bSerie_reg[4]_srl17_n_3 ),
        .Q31(\NLW_bSerie_reg[4]_srl17_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h6066)) 
    \b_reg_4070[7]_i_1 
       (.I0(tmp_1_reg_4055[8]),
        .I1(tmp_1_reg_4055[7]),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23_reg_0),
        .O(\b_reg_4070[7]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_reg_4070[7]_i_2 
       (.I0(tmp_1_reg_4055[7]),
        .O(trunc_ln1289_1_fu_1980_p1));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[0]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[0]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[1]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[1]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[2]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[2]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[3]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[3]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[4]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[4]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[5]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[5]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[6]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[6]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/b_reg_4070_pp0_iter18_reg_reg[7]_srl2 " *) 
  SRL16E \b_reg_4070_pp0_iter18_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(b_reg_4070[7]),
        .Q(\b_reg_4070_pp0_iter18_reg_reg[7]_srl2_n_3 ));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[0]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[7]),
        .R(1'b0));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[1]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[8]),
        .R(1'b0));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[2]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[9]),
        .R(1'b0));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[3]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[10]),
        .R(1'b0));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[4]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[11]),
        .R(1'b0));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[5]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[12]),
        .R(1'b0));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[6]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[13]),
        .R(1'b0));
  FDRE \b_reg_4070_pp0_iter19_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4070_pp0_iter18_reg_reg[7]_srl2_n_3 ),
        .Q(zext_ln1303_fu_2532_p1[14]),
        .R(1'b0));
  FDSE \b_reg_4070_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_4055[0]),
        .Q(b_reg_4070[0]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDSE \b_reg_4070_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_4055[1]),
        .Q(b_reg_4070[1]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDSE \b_reg_4070_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_4055[2]),
        .Q(b_reg_4070[2]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDSE \b_reg_4070_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_4055[3]),
        .Q(b_reg_4070[3]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDSE \b_reg_4070_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_4055[4]),
        .Q(b_reg_4070[4]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDSE \b_reg_4070_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_4055[5]),
        .Q(b_reg_4070[5]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDSE \b_reg_4070_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_4055[6]),
        .Q(b_reg_4070[6]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDSE \b_reg_4070_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1289_1_fu_1980_p1),
        .Q(b_reg_4070[7]),
        .S(\b_reg_4070[7]_i_1_n_3 ));
  FDRE \barWidth_cast_cast_reg_3710_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [0]),
        .Q(barWidth_cast_cast_reg_3710[0]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [10]),
        .Q(barWidth_cast_cast_reg_3710[10]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [1]),
        .Q(barWidth_cast_cast_reg_3710[1]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [2]),
        .Q(barWidth_cast_cast_reg_3710[2]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [3]),
        .Q(barWidth_cast_cast_reg_3710[3]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [4]),
        .Q(barWidth_cast_cast_reg_3710[4]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [5]),
        .Q(barWidth_cast_cast_reg_3710[5]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [6]),
        .Q(barWidth_cast_cast_reg_3710[6]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [7]),
        .Q(barWidth_cast_cast_reg_3710[7]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [8]),
        .Q(barWidth_cast_cast_reg_3710[8]),
        .R(1'b0));
  FDRE \barWidth_cast_cast_reg_3710_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\barWidth_cast_cast_reg_3710_reg[10]_0 [9]),
        .Q(barWidth_cast_cast_reg_3710[9]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[0]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[0]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[1]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[1]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[2]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[2]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[3]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[3]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[4]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[4]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[5]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[5]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[6]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[6]),
        .R(1'b0));
  FDRE \conv2_i_i10_i233_cast_cast_reg_3715_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1071[7]),
        .Q(conv2_i_i10_i233_cast_cast_reg_3715_reg[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_21 flow_control_loop_pipe_sequential_init_U
       (.B({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,trunc_ln565_10_fu_1120_p1}),
        .CO(icmp_ln565_fu_1100_p2134_in),
        .D(add_ln565_fu_1106_p2),
        .E(x_fu_430),
        .Q({\x_fu_430_reg_n_3_[15] ,\x_fu_430_reg_n_3_[14] ,\x_fu_430_reg_n_3_[13] ,\x_fu_430_reg_n_3_[12] ,\x_fu_430_reg_n_3_[11] ,\x_fu_430_reg_n_3_[10] ,\x_fu_430_reg_n_3_[9] ,\x_fu_430_reg_n_3_[8] ,\x_fu_430_reg_n_3_[7] ,\x_fu_430_reg_n_3_[6] ,\x_fu_430_reg_n_3_[5] ,\x_fu_430_reg_n_3_[4] ,\x_fu_430_reg_n_3_[3] ,\x_fu_430_reg_n_3_[2] ,\x_fu_430_reg_n_3_[1] ,\x_fu_430_reg_n_3_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .SS(SS),
        .add_ln549_1_fu_1136_p2(add_ln549_1_fu_1136_p2),
        .add_ln549_fu_1130_p2(add_ln549_fu_1130_p2),
        .and_ln1337_fu_1284_p2(and_ln1337_fu_1284_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (ap_loop_exit_ready_pp0_iter22_reg),
        .\ap_CS_fsm_reg[3]_1 (\rampVal_2_flag_0_reg_392_reg[0] [1:0]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_44),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter23_reg_0),
        .ap_enable_reg_pp0_iter23_reg(flow_control_loop_pipe_sequential_init_U_n_9),
        .ap_enable_reg_pp0_iter23_reg_0(flow_control_loop_pipe_sequential_init_U_n_10),
        .ap_enable_reg_pp0_iter23_reg_1(flow_control_loop_pipe_sequential_init_U_n_45),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_49),
        .ap_loop_init_int_reg_2(flow_control_loop_pipe_sequential_init_U_n_51),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_43),
        .\bckgndId_read_reg_689_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\bckgndId_read_reg_689_reg[3] (flow_control_loop_pipe_sequential_init_U_n_7),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .cmp11_i_reg_1137(cmp11_i_reg_1137),
        .cmp12_i_reg_1132(cmp12_i_reg_1132),
        .\cmp_i287_reg_1127_reg[0] (flow_control_loop_pipe_sequential_init_U_n_48),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_ready),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_ap_start_reg_reg_0),
        .icmp_ln1072_fu_1124_p2(icmp_ln1072_fu_1124_p2),
        .icmp_ln1095_fu_1302_p2(icmp_ln1095_fu_1302_p2),
        .\icmp_ln1473_reg_3779_reg[0] (\icmp_ln1473_reg_3779_reg[0]_0 ),
        .\icmp_ln1629_reg_3766_reg[0] (flow_control_loop_pipe_sequential_init_U_n_52),
        .\icmp_ln1629_reg_3766_reg[0]_0 (\icmp_ln1629_reg_3766_reg_n_3_[0] ),
        .\icmp_ln565_reg_3720_reg[0] (\icmp_ln565_reg_3720_reg[0]_0 ),
        .p_36_in(p_36_in),
        .\sub35_i_reg_1103_reg[16] (icmp_ln1473_fu_1230_p2),
        .\xBar_0_reg[10] (\xBar_0[10]_i_4_n_3 ),
        .\xCount_0_reg[9] (\xCount_0[9]_i_4_n_3 ),
        .\xCount_3_0_reg[9] (\xCount_3_0[9]_i_4_n_3 ),
        .\xCount_4_0_reg[0] (grp_reg_ap_uint_10_s_fu_1212_n_6),
        .\xCount_4_0_reg[0]_0 (\xCount_4_0[9]_i_5_n_3 ),
        .\x_fu_430_reg[10] (flow_control_loop_pipe_sequential_init_U_n_11),
        .\x_fu_430_reg[10]_0 (flow_control_loop_pipe_sequential_init_U_n_15),
        .\x_fu_430_reg[1] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\x_fu_430_reg[2] (flow_control_loop_pipe_sequential_init_U_n_19),
        .\x_fu_430_reg[3] (flow_control_loop_pipe_sequential_init_U_n_42),
        .\x_fu_430_reg[4] (flow_control_loop_pipe_sequential_init_U_n_18),
        .\x_fu_430_reg[4]_0 (flow_control_loop_pipe_sequential_init_U_n_38),
        .\x_fu_430_reg[5] (flow_control_loop_pipe_sequential_init_U_n_37),
        .\x_fu_430_reg[5]_0 (flow_control_loop_pipe_sequential_init_U_n_41),
        .\x_fu_430_reg[6] (flow_control_loop_pipe_sequential_init_U_n_36),
        .\x_fu_430_reg[7] (flow_control_loop_pipe_sequential_init_U_n_39),
        .\x_fu_430_reg[8] (flow_control_loop_pipe_sequential_init_U_n_16),
        .\x_fu_430_reg[8]_0 (flow_control_loop_pipe_sequential_init_U_n_17),
        .\x_fu_430_reg[9] (flow_control_loop_pipe_sequential_init_U_n_12),
        .\x_fu_430_reg[9]_0 (flow_control_loop_pipe_sequential_init_U_n_14),
        .\yCount_1_reg[5] (\yCount[9]_i_5_n_3 ),
        .\yCount_1_reg[5]_0 (\yCount_1[5]_i_4_n_3 ),
        .\yCount_1_reg[5]_1 (\yCount_1[5]_i_5_n_3 ),
        .\yCount_1_reg[5]_2 (\xCount_5_0[9]_i_6_n_3 ),
        .\yCount_2_reg[9] (\yCount_2[9]_i_4_n_3 ),
        .\yCount_2_reg[9]_0 (\yCount_2_reg[9]_0 ),
        .\yCount_3_reg[0] (ap_enable_reg_pp0_iter23_reg_1),
        .\yCount_3_reg[0]_0 (icmp_ln1568_fu_1354_p2),
        .\yCount_reg[0] (icmp_ln1386_fu_1504_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie[27]_i_1 
       (.I0(gSerie[0]),
        .I1(gSerie[3]),
        .O(xor_ln1846_fu_2948_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[0] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\gSerie_reg[1]_srl2_n_3 ),
        .Q(gSerie[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \gSerie_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(gSerie[3]),
        .Q(\gSerie_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[21] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[22]),
        .Q(gSerie[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[22] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[23]),
        .Q(gSerie[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[23] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[24]),
        .Q(gSerie[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[24] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[25]),
        .Q(gSerie[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[25] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[26]),
        .Q(gSerie[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[26] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(gSerie[27]),
        .Q(gSerie[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_reg[27] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(xor_ln1846_fu_2948_p2),
        .Q(gSerie[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_reg[3] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\gSerie_reg[4]_srl17_n_3 ),
        .Q(gSerie[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000AB54)) 
    \gSerie_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(gSerie[21]),
        .Q(\gSerie_reg[4]_srl17_n_3 ),
        .Q31(\NLW_gSerie_reg[4]_srl17_Q31_UNCONNECTED ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1212
       (.D(xCount_4_01_in),
        .E(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .Q(xCount_4_0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter23_reg(grp_reg_ap_uint_10_s_fu_1212_n_6),
        .ap_phi_reg_pp0_iter2_hHatch_reg_1026(ap_phi_reg_pp0_iter2_hHatch_reg_1026),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0] (grp_reg_ap_uint_10_s_fu_1212_n_4),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_0 (ap_enable_reg_pp0_iter23_reg_1),
        .\ap_phi_reg_pp0_iter2_hHatch_reg_1026_reg[0]_1 (\xCount_4_0[9]_i_8_n_3 ),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\d_val_read_reg_22_reg[9]_0 (\d_val_read_reg_22_reg[9] ),
        .icmp_ln1072_reg_3735(icmp_ln1072_reg_3735),
        .\xCount_4_0_reg[0] (\xCount_4_0[9]_i_11_n_3 ),
        .\xCount_4_0_reg[0]_0 (ap_enable_reg_pp0_iter23_reg_0),
        .\xCount_4_0_reg[3] (\icmp_ln1473_reg_3779_reg_n_3_[0] ),
        .\xCount_4_0_reg[3]_0 (\icmp_ln565_reg_3720_reg_n_3_[0] ),
        .\xCount_4_0_reg[3]_1 (\xCount_4_0[9]_i_5_n_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1613
       (.A(ap_return),
        .D(d),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h15FF1500)) 
    \hBarSel_0[0]_i_1 
       (.I0(hBarSel_0_loc_0_fu_250[0]),
        .I1(ap_predicate_pred2035_state18),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(hBarSel_00),
        .I4(hBarSel_0[0]),
        .O(\hBarSel_0_loc_0_fu_250_reg[0] ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \hBarSel_0[1]_i_1 
       (.I0(hBarSel_0_loc_0_fu_250[1]),
        .I1(hBarSel_0_loc_0_fu_250[0]),
        .I2(ap_predicate_pred2035_state18),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(hBarSel_00),
        .I5(hBarSel_0[1]),
        .O(\hBarSel_0_loc_0_fu_250_reg[1] ));
  LUT6 #(
    .INIT(64'h0078FFFF00780000)) 
    \hBarSel_0[2]_i_1 
       (.I0(hBarSel_0_loc_0_fu_250[0]),
        .I1(hBarSel_0_loc_0_fu_250[1]),
        .I2(hBarSel_0_loc_0_fu_250[2]),
        .I3(\hBarSel_0[2]_i_2_n_3 ),
        .I4(hBarSel_00),
        .I5(hBarSel_0[2]),
        .O(\hBarSel_0_loc_0_fu_250_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hBarSel_0[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(ap_predicate_pred2035_state18),
        .O(\hBarSel_0[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00AA008000800080)) 
    \hBarSel_0[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_predicate_pred2035_state18),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(ap_enable_reg_pp0_iter23_reg_1),
        .I4(ap_predicate_pred1724_state19),
        .I5(ap_enable_reg_pp0_iter18),
        .O(hBarSel_00));
  LUT6 #(
    .INIT(64'h88BBFFFFB8B80000)) 
    \hBarSel_0_loc_0_fu_250[0]_i_1 
       (.I0(hBarSel_0[0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\hBarSel_0_loc_0_fu_250[0]_i_2_n_3 ),
        .I3(\hBarSel_0_loc_0_fu_250[0]_i_3_n_3 ),
        .I4(\hBarSel_0_loc_0_fu_250[2]_i_3_n_3 ),
        .I5(hBarSel_0_loc_0_fu_250[0]),
        .O(\hBarSel_0_reg[0] ));
  LUT3 #(
    .INIT(8'h40)) 
    \hBarSel_0_loc_0_fu_250[0]_i_2 
       (.I0(ap_predicate_pred1699_state19),
        .I1(ap_predicate_pred1724_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .O(\hBarSel_0_loc_0_fu_250[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \hBarSel_0_loc_0_fu_250[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(ap_predicate_pred1699_state19),
        .I2(ap_predicate_pred1724_state19),
        .O(\hBarSel_0_loc_0_fu_250[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_0_loc_0_fu_250[1]_i_1 
       (.I0(hBarSel_0[1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_0_loc_1_out_o[1]),
        .I3(\hBarSel_0_loc_0_fu_250[2]_i_3_n_3 ),
        .I4(hBarSel_0_loc_0_fu_250[1]),
        .O(\hBarSel_0_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h1F5F4000)) 
    \hBarSel_0_loc_0_fu_250[1]_i_2 
       (.I0(ap_predicate_pred1699_state19),
        .I1(ap_predicate_pred1724_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(hBarSel_0_loc_0_fu_250[0]),
        .I4(hBarSel_0_loc_0_fu_250[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_0_loc_1_out_o[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_0_loc_0_fu_250[2]_i_1 
       (.I0(hBarSel_0[2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_0_loc_1_out_o[2]),
        .I3(\hBarSel_0_loc_0_fu_250[2]_i_3_n_3 ),
        .I4(hBarSel_0_loc_0_fu_250[2]),
        .O(\hBarSel_0_reg[2] ));
  LUT6 #(
    .INIT(64'h1F405F005F005F00)) 
    \hBarSel_0_loc_0_fu_250[2]_i_2 
       (.I0(ap_predicate_pred1699_state19),
        .I1(ap_predicate_pred1724_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(hBarSel_0_loc_0_fu_250[2]),
        .I4(hBarSel_0_loc_0_fu_250[1]),
        .I5(hBarSel_0_loc_0_fu_250[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_0_loc_1_out_o[2]));
  LUT6 #(
    .INIT(64'hBABABAAAAAAAAAAA)) 
    \hBarSel_0_loc_0_fu_250[2]_i_3 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_enable_reg_pp0_iter23_reg_1),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(ap_predicate_pred1699_state19),
        .I4(ap_predicate_pred1724_state19),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(\hBarSel_0_loc_0_fu_250[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h15FFFFFF15000000)) 
    \hBarSel_3_0[0]_i_1 
       (.I0(hBarSel_3_0_loc_0_fu_234),
        .I1(ap_predicate_pred2157_state18),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I4(\hBarSel_3_0[0]_i_2_n_3 ),
        .I5(hBarSel_3_0),
        .O(\hBarSel_3_0_loc_0_fu_234_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBB000B000B000)) 
    \hBarSel_3_0[0]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(ap_predicate_pred2157_state18),
        .I4(ap_enable_reg_pp0_iter18),
        .I5(ap_predicate_pred1774_state19),
        .O(\hBarSel_3_0[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \hBarSel_3_0_loc_0_fu_234[0]_i_1 
       (.I0(hBarSel_3_0),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_3_0_loc_1_out_o),
        .I2(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I3(\hBarSel_3_0_loc_0_fu_234[0]_i_3_n_3 ),
        .I4(hBarSel_3_0_loc_0_fu_234),
        .O(\hBarSel_3_0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \hBarSel_3_0_loc_0_fu_234[0]_i_2 
       (.I0(ap_predicate_pred1774_state19),
        .I1(ap_predicate_pred1750_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(hBarSel_3_0_loc_0_fu_234),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_3_0_loc_1_out_o));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    \hBarSel_3_0_loc_0_fu_234[0]_i_3 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_predicate_pred1774_state19),
        .I2(ap_predicate_pred1750_state19),
        .I3(ap_enable_reg_pp0_iter18),
        .I4(ap_enable_reg_pp0_iter23_reg_0),
        .I5(bckgndYUV_full_n),
        .O(\hBarSel_3_0_loc_0_fu_234[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h80BFFFFF80BF0000)) 
    \hBarSel_4_0[0]_i_1 
       (.I0(\hBarSel_4_0_reg[2]_0 [0]),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(ap_predicate_pred1997_state19),
        .I3(hBarSel_4_0_loc_0_fu_262[0]),
        .I4(hBarSel_4_00),
        .I5(hBarSel_4_0[0]),
        .O(\empty_109_reg_1083_reg[0] ));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \hBarSel_4_0[1]_i_1 
       (.I0(\hBarSel_4_0_reg[2]_0 [1]),
        .I1(\hBarSel_4_0[1]_i_2_n_3 ),
        .I2(hBarSel_4_0_loc_0_fu_262[0]),
        .I3(hBarSel_4_0_loc_0_fu_262[1]),
        .I4(hBarSel_4_00),
        .I5(hBarSel_4_0[1]),
        .O(\empty_109_reg_1083_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hBarSel_4_0[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(ap_predicate_pred1997_state19),
        .O(\hBarSel_4_0[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \hBarSel_4_0[2]_i_1 
       (.I0(\hBarSel_4_0_reg[2]_0 [2]),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(ap_predicate_pred1997_state19),
        .I3(\hBarSel_4_0_reg[2]_1 ),
        .I4(hBarSel_4_00),
        .I5(hBarSel_4_0[2]),
        .O(\empty_109_reg_1083_reg[2] ));
  LUT6 #(
    .INIT(64'h00AA008000800080)) 
    \hBarSel_4_0[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_predicate_pred1997_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(ap_enable_reg_pp0_iter23_reg_1),
        .I4(ap_predicate_pred1652_state20),
        .I5(ap_enable_reg_pp0_iter19),
        .O(hBarSel_4_00));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_4_0_loc_0_fu_262[0]_i_1 
       (.I0(hBarSel_4_0[0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_4_0_loc_1_out_o[0]),
        .I3(\hBarSel_4_0_loc_0_fu_262[2]_i_3_n_3 ),
        .I4(hBarSel_4_0_loc_0_fu_262[0]),
        .O(\hBarSel_4_0_reg[0] ));
  LUT5 #(
    .INIT(32'h8BFFB800)) 
    \hBarSel_4_0_loc_0_fu_262[0]_i_2 
       (.I0(\hBarSel_4_0_reg[2]_0 [0]),
        .I1(ap_predicate_pred1658_state20),
        .I2(ap_predicate_pred1652_state20),
        .I3(ap_enable_reg_pp0_iter19),
        .I4(hBarSel_4_0_loc_0_fu_262[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_4_0_loc_1_out_o[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_4_0_loc_0_fu_262[1]_i_1 
       (.I0(hBarSel_4_0[1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_4_0_loc_1_out_o[1]),
        .I3(\hBarSel_4_0_loc_0_fu_262[2]_i_3_n_3 ),
        .I4(hBarSel_4_0_loc_0_fu_262[1]),
        .O(\hBarSel_4_0_reg[1] ));
  LUT6 #(
    .INIT(64'h8BBBB888FFFF0000)) 
    \hBarSel_4_0_loc_0_fu_262[1]_i_2 
       (.I0(\hBarSel_4_0_reg[2]_0 [1]),
        .I1(ap_predicate_pred1658_state20),
        .I2(ap_predicate_pred1652_state20),
        .I3(hBarSel_4_0_loc_0_fu_262[0]),
        .I4(hBarSel_4_0_loc_0_fu_262[1]),
        .I5(ap_enable_reg_pp0_iter19),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_4_0_loc_1_out_o[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_4_0_loc_0_fu_262[2]_i_1 
       (.I0(hBarSel_4_0[2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_4_0_loc_1_out_o[2]),
        .I3(\hBarSel_4_0_loc_0_fu_262[2]_i_3_n_3 ),
        .I4(hBarSel_4_0_loc_0_fu_262[2]),
        .O(\hBarSel_4_0_reg[2] ));
  LUT6 #(
    .INIT(64'hCFCAC0CAAAAAAAAA)) 
    \hBarSel_4_0_loc_0_fu_262[2]_i_2 
       (.I0(hBarSel_4_0_loc_0_fu_262[2]),
        .I1(\hBarSel_4_0_reg[2]_0 [2]),
        .I2(ap_predicate_pred1658_state20),
        .I3(ap_predicate_pred1652_state20),
        .I4(\hBarSel_4_0_reg[2]_1 ),
        .I5(ap_enable_reg_pp0_iter19),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_4_0_loc_1_out_o[2]));
  LUT6 #(
    .INIT(64'hBABABAAAAAAAAAAA)) 
    \hBarSel_4_0_loc_0_fu_262[2]_i_3 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_enable_reg_pp0_iter23_reg_1),
        .I2(ap_enable_reg_pp0_iter19),
        .I3(ap_predicate_pred1658_state20),
        .I4(ap_predicate_pred1652_state20),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(\hBarSel_4_0_loc_0_fu_262[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h15FF1500)) 
    \hBarSel_5_0[0]_i_1 
       (.I0(hBarSel_5_0_loc_0_fu_218[0]),
        .I1(ap_predicate_pred2215_state18),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(hBarSel_5_00),
        .I4(hBarSel_5_0[0]),
        .O(\hBarSel_5_0_loc_0_fu_218_reg[0] ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \hBarSel_5_0[1]_i_1 
       (.I0(hBarSel_5_0_loc_0_fu_218[1]),
        .I1(hBarSel_5_0_loc_0_fu_218[0]),
        .I2(ap_predicate_pred2215_state18),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(hBarSel_5_00),
        .I5(hBarSel_5_0[1]),
        .O(\hBarSel_5_0_loc_0_fu_218_reg[1] ));
  LUT6 #(
    .INIT(64'h7007FFFF70070000)) 
    \hBarSel_5_0[2]_i_1 
       (.I0(ap_predicate_pred2215_state18),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(\hBarSel_5_0_reg[2]_0 ),
        .I3(hBarSel_5_0_loc_0_fu_218[2]),
        .I4(hBarSel_5_00),
        .I5(hBarSel_5_0[2]),
        .O(ap_predicate_pred2215_state18_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000020)) 
    \hBarSel_5_0[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg_1),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(\xCount_5_0[9]_i_4_n_3 ),
        .I4(\xCount_5_0[7]_i_2_n_3 ),
        .I5(\xCount_5_0[5]_i_1_n_3 ),
        .O(hBarSel_5_00));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_5_0_loc_0_fu_218[0]_i_1 
       (.I0(hBarSel_5_0[0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_5_0_loc_1_out_o[0]),
        .I3(\hBarSel_5_0_loc_0_fu_218[2]_i_3_n_3 ),
        .I4(hBarSel_5_0_loc_0_fu_218[0]),
        .O(\hBarSel_5_0_reg[0] ));
  LUT5 #(
    .INIT(32'h54FF0100)) 
    \hBarSel_5_0_loc_0_fu_218[0]_i_2 
       (.I0(ap_predicate_pred1834_state19),
        .I1(\xCount_5_0[9]_i_4_n_3 ),
        .I2(\hBarSel_5_0_loc_0_fu_218[2]_i_4_n_3 ),
        .I3(ap_enable_reg_pp0_iter18),
        .I4(hBarSel_5_0_loc_0_fu_218[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_5_0_loc_1_out_o[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \hBarSel_5_0_loc_0_fu_218[1]_i_1 
       (.I0(hBarSel_5_0[1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_5_0_loc_1_out_o[1]),
        .I3(\hBarSel_5_0_loc_0_fu_218[2]_i_3_n_3 ),
        .I4(hBarSel_5_0_loc_0_fu_218[1]),
        .O(\hBarSel_5_0_reg[1] ));
  LUT6 #(
    .INIT(64'h00FDFFFF00020000)) 
    \hBarSel_5_0_loc_0_fu_218[1]_i_2 
       (.I0(hBarSel_5_0_loc_0_fu_218[0]),
        .I1(\hBarSel_5_0_loc_0_fu_218[2]_i_4_n_3 ),
        .I2(\xCount_5_0[9]_i_4_n_3 ),
        .I3(ap_predicate_pred1834_state19),
        .I4(ap_enable_reg_pp0_iter18),
        .I5(hBarSel_5_0_loc_0_fu_218[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hBarSel_5_0_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \hBarSel_5_0_loc_0_fu_218[2]_i_1 
       (.I0(hBarSel_5_0[2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\hBarSel_5_0_loc_0_fu_218[2]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter18),
        .I4(\hBarSel_5_0_loc_0_fu_218[2]_i_3_n_3 ),
        .I5(hBarSel_5_0_loc_0_fu_218[2]),
        .O(\hBarSel_5_0_reg[2] ));
  LUT6 #(
    .INIT(64'h5500550055001540)) 
    \hBarSel_5_0_loc_0_fu_218[2]_i_2 
       (.I0(ap_predicate_pred1834_state19),
        .I1(hBarSel_5_0_loc_0_fu_218[0]),
        .I2(hBarSel_5_0_loc_0_fu_218[1]),
        .I3(hBarSel_5_0_loc_0_fu_218[2]),
        .I4(\hBarSel_5_0_loc_0_fu_218[2]_i_4_n_3 ),
        .I5(\xCount_5_0[9]_i_4_n_3 ),
        .O(\hBarSel_5_0_loc_0_fu_218[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEEEEAAAEAAAAAAAA)) 
    \hBarSel_5_0_loc_0_fu_218[2]_i_3 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_phi_reg_pp0_iter19_hHatch_reg_10260),
        .I2(\xCount_5_0[7]_i_2_n_3 ),
        .I3(\xCount_5_0[9]_i_4_n_3 ),
        .I4(ap_predicate_pred1834_state19),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(\hBarSel_5_0_loc_0_fu_218[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \hBarSel_5_0_loc_0_fu_218[2]_i_4 
       (.I0(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(\bckgndId_read_reg_689_reg[5] ),
        .I3(ap_predicate_pred423_state21_reg_0[0]),
        .O(\hBarSel_5_0_loc_0_fu_218[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \hBarSel_5_0_loc_0_fu_218[2]_i_5 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(ap_phi_reg_pp0_iter19_hHatch_reg_10260));
  LUT4 #(
    .INIT(16'h8B88)) 
    \hdata_flag_0_reg_380[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_392_reg[0] [2]),
        .I2(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I3(\hdata_flag_0_reg_380_reg[0] ),
        .O(\hdata_flag_1_fu_438_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_flag_1_fu_438_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hdata_flag_1_fu_438_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_hdata_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B888BBBBBBB8888)) 
    \hdata_loc_0_fu_242[0]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\hdata_new_0_fu_246_reg[7] [0]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(\hdata_loc_0_fu_242_reg[7] [0]),
        .I5(\hdata_loc_0_fu_242[7]_i_5_n_3 ),
        .O(\hdata_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_242[1]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\empty_111_reg_1142_reg[6] [1]),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(\hdata_loc_0_fu_242_reg[7] [1]),
        .O(\hdata_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_242[2]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\empty_111_reg_1142_reg[6] [2]),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(\hdata_loc_0_fu_242_reg[7] [2]),
        .O(\hdata_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_242[3]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [3]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\empty_111_reg_1142_reg[6] [3]),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(\hdata_loc_0_fu_242_reg[7] [3]),
        .O(\hdata_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_242[4]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [4]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\empty_111_reg_1142_reg[6] [4]),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(\hdata_loc_0_fu_242_reg[7] [4]),
        .O(\hdata_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_242[5]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [5]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\empty_111_reg_1142_reg[6] [5]),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(\hdata_loc_0_fu_242_reg[7] [5]),
        .O(\hdata_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_242[6]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [6]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\empty_111_reg_1142_reg[6] [6]),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(\hdata_loc_0_fu_242_reg[7] [6]),
        .O(\hdata_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEAAAEAEAAAAAAAAA)) 
    \hdata_loc_0_fu_242[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_predicate_pred1740_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(bckgndYUV_full_n),
        .I4(ap_enable_reg_pp0_iter23_reg_0),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(ap_predicate_pred1740_state23_reg_0));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \hdata_loc_0_fu_242[7]_i_2 
       (.I0(\hdata_loc_0_fu_242_reg[7]_0 [7]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\hdata_loc_0_fu_242[7]_i_3_n_3 ),
        .I3(\hdata_loc_0_fu_242[7]_i_4_n_3 ),
        .I4(\hdata_loc_0_fu_242[7]_i_5_n_3 ),
        .I5(\hdata_loc_0_fu_242_reg[7] [7]),
        .O(\hdata_reg[7] [7]));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \hdata_loc_0_fu_242[7]_i_3 
       (.I0(\hdata_new_0_fu_246[6]_i_2_n_3 ),
        .I1(\hdata_new_0_fu_246[6]_i_3_n_3 ),
        .I2(\hdata_loc_0_fu_242_reg[7] [4]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(\hdata_new_0_fu_246_reg[7] [4]),
        .I5(\hdata_new_0_fu_246[6]_i_4_n_3 ),
        .O(\hdata_loc_0_fu_242[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_loc_0_fu_242[7]_i_4 
       (.I0(\hdata_new_0_fu_246_reg[7] [7]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [7]),
        .O(\hdata_loc_0_fu_242[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdata_loc_0_fu_242[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred1740_state23),
        .O(\hdata_loc_0_fu_242[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \hdata_new_0_fu_246[0]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7] [0]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_new_0_fu_246_reg[7] [0]),
        .O(\empty_111_reg_1142_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \hdata_new_0_fu_246[1]_i_1 
       (.I0(\hdata_loc_0_fu_242_reg[7] [0]),
        .I1(\hdata_new_0_fu_246_reg[7] [0]),
        .I2(\hdata_loc_0_fu_242_reg[7] [1]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(\hdata_new_0_fu_246_reg[7] [1]),
        .O(\empty_111_reg_1142_reg[6] [1]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_246[2]_i_1 
       (.I0(\hdata_new_0_fu_246_reg[7] [1]),
        .I1(\hdata_loc_0_fu_242_reg[7] [1]),
        .I2(\hdata_new_0_fu_246[2]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [2]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [2]),
        .O(\empty_111_reg_1142_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_246[2]_i_2 
       (.I0(\hdata_new_0_fu_246_reg[7] [0]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [0]),
        .O(\hdata_new_0_fu_246[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_246[3]_i_1 
       (.I0(\hdata_new_0_fu_246_reg[7] [2]),
        .I1(\hdata_loc_0_fu_242_reg[7] [2]),
        .I2(\hdata_new_0_fu_246[3]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [3]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [3]),
        .O(\empty_111_reg_1142_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \hdata_new_0_fu_246[3]_i_2 
       (.I0(\hdata_loc_0_fu_242_reg[7] [0]),
        .I1(\hdata_new_0_fu_246_reg[7] [0]),
        .I2(\hdata_loc_0_fu_242_reg[7] [1]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(\hdata_new_0_fu_246_reg[7] [1]),
        .O(\hdata_new_0_fu_246[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_246[4]_i_1 
       (.I0(\hdata_new_0_fu_246_reg[7] [3]),
        .I1(\hdata_loc_0_fu_242_reg[7] [3]),
        .I2(\hdata_new_0_fu_246[4]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [4]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [4]),
        .O(\empty_111_reg_1142_reg[6] [4]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_246[4]_i_2 
       (.I0(\hdata_new_0_fu_246_reg[7] [1]),
        .I1(\hdata_loc_0_fu_242_reg[7] [1]),
        .I2(\hdata_new_0_fu_246[2]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [2]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [2]),
        .O(\hdata_new_0_fu_246[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_246[5]_i_1 
       (.I0(\hdata_new_0_fu_246_reg[7] [4]),
        .I1(\hdata_loc_0_fu_242_reg[7] [4]),
        .I2(\hdata_new_0_fu_246[6]_i_3_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [5]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [5]),
        .O(\empty_111_reg_1142_reg[6] [5]));
  LUT6 #(
    .INIT(64'h777FFF7F88800080)) 
    \hdata_new_0_fu_246[6]_i_1 
       (.I0(\hdata_new_0_fu_246[6]_i_2_n_3 ),
        .I1(\hdata_new_0_fu_246[6]_i_3_n_3 ),
        .I2(\hdata_loc_0_fu_242_reg[7] [4]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(\hdata_new_0_fu_246_reg[7] [4]),
        .I5(\hdata_new_0_fu_246[6]_i_4_n_3 ),
        .O(\empty_111_reg_1142_reg[6] [6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_246[6]_i_2 
       (.I0(\hdata_new_0_fu_246_reg[7] [5]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [5]),
        .O(\hdata_new_0_fu_246[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_246[6]_i_3 
       (.I0(\hdata_new_0_fu_246_reg[7] [2]),
        .I1(\hdata_loc_0_fu_242_reg[7] [2]),
        .I2(\hdata_new_0_fu_246[3]_i_2_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [3]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [3]),
        .O(\hdata_new_0_fu_246[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_246[6]_i_4 
       (.I0(\hdata_new_0_fu_246_reg[7] [6]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [6]),
        .O(\hdata_new_0_fu_246[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hA2000000)) 
    \hdata_new_0_fu_246[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \hdata_new_0_fu_246[7]_i_2 
       (.I0(\hdata_new_0_fu_246_reg[7] [6]),
        .I1(\hdata_loc_0_fu_242_reg[7] [6]),
        .I2(\hdata_new_0_fu_246[7]_i_3_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [7]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [7]),
        .O(\empty_111_reg_1142_reg[6] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \hdata_new_0_fu_246[7]_i_3 
       (.I0(\hdata_new_0_fu_246_reg[7] [4]),
        .I1(\hdata_loc_0_fu_242_reg[7] [4]),
        .I2(\hdata_new_0_fu_246[6]_i_3_n_3 ),
        .I3(\hdata_loc_0_fu_242_reg[7] [5]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(\hdata_new_0_fu_246_reg[7] [5]),
        .O(\hdata_new_0_fu_246[7]_i_3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1072_reg_3735_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1072_reg_3735_pp0_iter14_reg_reg[0]_srl14 " *) 
  SRL16E \icmp_ln1072_reg_3735_pp0_iter14_reg_reg[0]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1072_reg_3735),
        .Q(\icmp_ln1072_reg_3735_pp0_iter14_reg_reg[0]_srl14_n_3 ));
  FDRE \icmp_ln1072_reg_3735_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1072_reg_3735_pp0_iter14_reg_reg[0]_srl14_n_3 ),
        .Q(icmp_ln1072_reg_3735_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_3735_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter15_reg),
        .Q(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_3735_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter16_reg),
        .Q(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_3735_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .Q(icmp_ln1072_reg_3735_pp0_iter18_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_3735_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter18_reg),
        .Q(icmp_ln1072_reg_3735_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_3735_pp0_iter20_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter19_reg),
        .Q(icmp_ln1072_reg_3735_pp0_iter20_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_3735_pp0_iter21_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_reg_3735_pp0_iter20_reg),
        .Q(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .R(1'b0));
  FDRE \icmp_ln1072_reg_3735_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_fu_1124_p2),
        .Q(icmp_ln1072_reg_3735),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1095_reg_3795_pp0_iter14_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1095_reg_3795_pp0_iter14_reg_reg[0]_srl11 " *) 
  SRL16E \icmp_ln1095_reg_3795_pp0_iter14_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1746_reg_3757_pp0_iter3_reg),
        .Q(\icmp_ln1095_reg_3795_pp0_iter14_reg_reg[0]_srl11_n_3 ));
  FDRE \icmp_ln1095_reg_3795_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1095_reg_3795_pp0_iter14_reg_reg[0]_srl11_n_3 ),
        .Q(icmp_ln1746_reg_3757_pp0_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_3795_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter15_reg),
        .Q(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1095_reg_3795_pp0_iter18_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1095_reg_3795_pp0_iter18_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1095_reg_3795_pp0_iter18_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1746_reg_3757_pp0_iter16_reg),
        .Q(\icmp_ln1095_reg_3795_pp0_iter18_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln1095_reg_3795_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1095_reg_3795_pp0_iter18_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln1095_reg_3795_pp0_iter19_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_3795_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757),
        .Q(icmp_ln1746_reg_3757_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_3795_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter1_reg),
        .Q(icmp_ln1746_reg_3757_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_3795_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1746_reg_3757_pp0_iter2_reg),
        .Q(icmp_ln1746_reg_3757_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1095_reg_3795_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1095_fu_1302_p2),
        .Q(icmp_ln1746_reg_3757),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1250_reg_3831_pp0_iter16_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16 " *) 
  SRL16E \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1250_fu_1578_p2),
        .Q(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_1 
       (.CI(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_3 ),
        .CO({\NLW_icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_1_CO_UNCONNECTED [3:2],icmp_ln1250_fu_1578_p2,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_3_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_4_n_3 }),
        .O(\NLW_icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_5_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_6_n_3 }));
  LUT4 #(
    .INIT(16'hE282)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_10 
       (.I0(barWidth_cast_cast_reg_3710[1]),
        .I1(xBar_0[1]),
        .I2(xBar_0[0]),
        .I3(barWidth_cast_cast_reg_3710[0]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h90090690)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_11 
       (.I0(xBar_0[7]),
        .I1(barWidth_cast_cast_reg_3710[7]),
        .I2(\xBar_0[10]_i_11_n_3 ),
        .I3(xBar_0[6]),
        .I4(barWidth_cast_cast_reg_3710[6]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_12 
       (.I0(\xBar_0[7]_i_4_n_3 ),
        .I1(barWidth_cast_cast_reg_3710[5]),
        .I2(\xBar_0[7]_i_5_n_3 ),
        .I3(barWidth_cast_cast_reg_3710[4]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0999900060000999)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_13 
       (.I0(xBar_0[3]),
        .I1(barWidth_cast_cast_reg_3710[3]),
        .I2(xBar_0[1]),
        .I3(xBar_0[0]),
        .I4(xBar_0[2]),
        .I5(barWidth_cast_cast_reg_3710[2]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h2442)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_14 
       (.I0(barWidth_cast_cast_reg_3710[0]),
        .I1(xBar_0[0]),
        .I2(xBar_0[1]),
        .I3(barWidth_cast_cast_reg_3710[1]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_14_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_4 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_5 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_7_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_8_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_9_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_10_n_3 }),
        .O(\NLW_icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_11_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_12_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_13_n_3 ,\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_14_n_3 }));
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_3 
       (.I0(barWidth_cast_cast_reg_3710[10]),
        .I1(\xBar_0[10]_i_13_n_3 ),
        .I2(xBar_0[10]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_4 
       (.I0(barWidth_cast_cast_reg_3710[9]),
        .I1(\xBar_0[10]_i_6_n_3 ),
        .I2(barWidth_cast_cast_reg_3710[8]),
        .I3(\xBar_0[10]_i_7_n_3 ),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h61)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_5 
       (.I0(xBar_0[10]),
        .I1(\xBar_0[10]_i_13_n_3 ),
        .I2(barWidth_cast_cast_reg_3710[10]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_6 
       (.I0(\xBar_0[10]_i_6_n_3 ),
        .I1(barWidth_cast_cast_reg_3710[9]),
        .I2(\xBar_0[10]_i_7_n_3 ),
        .I3(barWidth_cast_cast_reg_3710[8]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h2EB22822)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_7 
       (.I0(barWidth_cast_cast_reg_3710[7]),
        .I1(xBar_0[7]),
        .I2(\xBar_0[10]_i_11_n_3 ),
        .I3(xBar_0[6]),
        .I4(barWidth_cast_cast_reg_3710[6]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_8 
       (.I0(barWidth_cast_cast_reg_3710[5]),
        .I1(\xBar_0[7]_i_4_n_3 ),
        .I2(barWidth_cast_cast_reg_3710[4]),
        .I3(\xBar_0[7]_i_5_n_3 ),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hE2222BBB82222222)) 
    \icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_9 
       (.I0(barWidth_cast_cast_reg_3710[3]),
        .I1(xBar_0[3]),
        .I2(xBar_0[1]),
        .I3(xBar_0[0]),
        .I4(xBar_0[2]),
        .I5(barWidth_cast_cast_reg_3710[2]),
        .O(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_i_9_n_3 ));
  FDRE \icmp_ln1250_reg_3831_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1250_reg_3831_pp0_iter16_reg_reg[0]_srl16_n_3 ),
        .Q(icmp_ln1250_reg_3831_pp0_iter17_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1405_reg_3827_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1405_fu_1536_p2),
        .Q(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_1 
       (.CI(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ),
        .CO({\NLW_icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_1_CO_UNCONNECTED [3:1],icmp_ln1405_fu_1536_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 }),
        .O(\NLW_icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_10 
       (.I0(xCount_0[5]),
        .I1(\d_val_read_reg_22_reg[9] [5]),
        .I2(xCount_0[4]),
        .I3(\d_val_read_reg_22_reg[9] [4]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_11 
       (.I0(xCount_0[3]),
        .I1(\d_val_read_reg_22_reg[9] [3]),
        .I2(xCount_0[2]),
        .I3(\d_val_read_reg_22_reg[9] [2]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_12 
       (.I0(xCount_0[1]),
        .I1(\d_val_read_reg_22_reg[9] [1]),
        .I2(xCount_0[0]),
        .I3(\d_val_read_reg_22_reg[9] [0]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_4 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_5 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 }),
        .O(\NLW_icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ,\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 }));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_3 
       (.I0(xCount_0[9]),
        .I1(\d_val_read_reg_22_reg[9] [9]),
        .I2(\d_val_read_reg_22_reg[9] [8]),
        .I3(xCount_0[8]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_4 
       (.I0(\d_val_read_reg_22_reg[9] [9]),
        .I1(xCount_0[9]),
        .I2(xCount_0[8]),
        .I3(\d_val_read_reg_22_reg[9] [8]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_5 
       (.I0(\d_val_read_reg_22_reg[9] [7]),
        .I1(xCount_0[7]),
        .I2(\d_val_read_reg_22_reg[9] [6]),
        .I3(xCount_0[6]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_6 
       (.I0(\d_val_read_reg_22_reg[9] [5]),
        .I1(xCount_0[5]),
        .I2(\d_val_read_reg_22_reg[9] [4]),
        .I3(xCount_0[4]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_7 
       (.I0(\d_val_read_reg_22_reg[9] [3]),
        .I1(xCount_0[3]),
        .I2(\d_val_read_reg_22_reg[9] [2]),
        .I3(xCount_0[2]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_8 
       (.I0(\d_val_read_reg_22_reg[9] [1]),
        .I1(xCount_0[1]),
        .I2(\d_val_read_reg_22_reg[9] [0]),
        .I3(xCount_0[0]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_9 
       (.I0(xCount_0[7]),
        .I1(\d_val_read_reg_22_reg[9] [7]),
        .I2(xCount_0[6]),
        .I3(\d_val_read_reg_22_reg[9] [6]),
        .O(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ));
  FDRE \icmp_ln1405_reg_3827_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1405_reg_3827_pp0_iter15_reg_reg[0]_srl15_n_3 ),
        .Q(icmp_ln1405_reg_3827_pp0_iter16_reg),
        .R(1'b0));
  FDRE \icmp_ln1473_reg_3779_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1473_fu_1230_p2),
        .Q(\icmp_ln1473_reg_3779_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1586_reg_3807_pp0_iter15_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15 " *) 
  SRL16E \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1586_fu_1386_p2),
        .Q(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_1 
       (.CI(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ),
        .CO({\NLW_icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_1_CO_UNCONNECTED [3:1],icmp_ln1586_fu_1386_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 }),
        .O(\NLW_icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_10 
       (.I0(xCount_3_0[5]),
        .I1(\d_val_read_reg_22_reg[9] [5]),
        .I2(xCount_3_0[4]),
        .I3(\d_val_read_reg_22_reg[9] [4]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_11 
       (.I0(xCount_3_0[3]),
        .I1(\d_val_read_reg_22_reg[9] [3]),
        .I2(xCount_3_0[2]),
        .I3(\d_val_read_reg_22_reg[9] [2]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_12 
       (.I0(xCount_3_0[1]),
        .I1(\d_val_read_reg_22_reg[9] [1]),
        .I2(xCount_3_0[0]),
        .I3(\d_val_read_reg_22_reg[9] [0]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_3 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_4 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_5 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 }),
        .O(\NLW_icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_10_n_3 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_11_n_3 ,\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_12_n_3 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_3 
       (.I0(\d_val_read_reg_22_reg[9] [9]),
        .I1(xCount_3_0[9]),
        .I2(\d_val_read_reg_22_reg[9] [8]),
        .I3(xCount_3_0[8]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_4 
       (.I0(xCount_3_0[9]),
        .I1(\d_val_read_reg_22_reg[9] [9]),
        .I2(xCount_3_0[8]),
        .I3(\d_val_read_reg_22_reg[9] [8]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_5 
       (.I0(\d_val_read_reg_22_reg[9] [7]),
        .I1(xCount_3_0[7]),
        .I2(\d_val_read_reg_22_reg[9] [6]),
        .I3(xCount_3_0[6]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_6 
       (.I0(\d_val_read_reg_22_reg[9] [5]),
        .I1(xCount_3_0[5]),
        .I2(\d_val_read_reg_22_reg[9] [4]),
        .I3(xCount_3_0[4]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_7 
       (.I0(\d_val_read_reg_22_reg[9] [3]),
        .I1(xCount_3_0[3]),
        .I2(\d_val_read_reg_22_reg[9] [2]),
        .I3(xCount_3_0[2]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_8 
       (.I0(\d_val_read_reg_22_reg[9] [1]),
        .I1(xCount_3_0[1]),
        .I2(\d_val_read_reg_22_reg[9] [0]),
        .I3(xCount_3_0[0]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_9 
       (.I0(xCount_3_0[7]),
        .I1(\d_val_read_reg_22_reg[9] [7]),
        .I2(xCount_3_0[6]),
        .I3(\d_val_read_reg_22_reg[9] [6]),
        .O(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_i_9_n_3 ));
  FDRE \icmp_ln1586_reg_3807_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1586_reg_3807_pp0_iter15_reg_reg[0]_srl15_n_3 ),
        .Q(icmp_ln1586_reg_3807_pp0_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1629_reg_3766_pp0_iter19_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/icmp_ln1629_reg_3766_pp0_iter19_reg_reg[0]_srl19 " *) 
  SRLC32E \icmp_ln1629_reg_3766_pp0_iter19_reg_reg[0]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1629_reg_3766_reg_n_3_[0] ),
        .Q(\icmp_ln1629_reg_3766_pp0_iter19_reg_reg[0]_srl19_n_3 ),
        .Q31(\NLW_icmp_ln1629_reg_3766_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED ));
  FDRE \icmp_ln1629_reg_3766_pp0_iter20_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1629_reg_3766_pp0_iter19_reg_reg[0]_srl19_n_3 ),
        .Q(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .R(1'b0));
  FDRE \icmp_ln1629_reg_3766_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\icmp_ln1629_reg_3766_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln565_reg_3720_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln565_fu_1100_p2134_in),
        .Q(\icmp_ln565_reg_3720_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[0]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_13),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[0]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[10]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_3),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[10]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[1]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_12),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[1]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[2]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_11),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[2]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[3]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_10),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[3]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[4]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_9),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[4]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[5]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_8),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[5]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[6]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_7),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[6]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[7]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_6),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[7]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[8]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_5),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[8]_srl6_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter12_reg_reg[9]_srl6 " *) 
  SRL16E \lshr_ln3_reg_3845_pp0_iter12_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(mac_muladd_16s_16s_16ns_16_4_1_U40_n_4),
        .Q(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[9]_srl6_n_3 ));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[0]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[10]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[10]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[1]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[2]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[3]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[3]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[4]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[4]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[5]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[5]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[6]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[6]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[7]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[7]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[8]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[8]),
        .R(1'b0));
  FDRE \lshr_ln3_reg_3845_pp0_iter13_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\lshr_ln3_reg_3845_pp0_iter12_reg_reg[9]_srl6_n_3 ),
        .Q(lshr_ln3_reg_3845_pp0_iter13_reg[9]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter14_reg_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    lshr_ln3_reg_3845_pp0_iter14_reg_reg_0
       (.ADDRARDADDR({1'b1,lshr_ln3_reg_3845_pp0_iter13_reg,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOADO_UNCONNECTED[31:16],lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_23,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_24,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_25,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_26,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_27,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_28,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_29,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_30,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_31,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_32,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_33,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_34,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_35,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_36,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_37,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_38}),
        .DOBDO(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(tpgSinTableArray_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter14_reg_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    lshr_ln3_reg_3845_pp0_iter14_reg_reg_1
       (.ADDRARDADDR({lshr_ln3_reg_3845_pp0_iter13_reg,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOADO_UNCONNECTED[15:4],lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_15,lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_16,lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_17,lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_18}),
        .DOBDO(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U40
       (.A(ap_return),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U40_n_3,mac_muladd_16s_16s_16ns_16_4_1_U40_n_4,mac_muladd_16s_16s_16ns_16_4_1_U40_n_5,mac_muladd_16s_16s_16ns_16_4_1_U40_n_6,mac_muladd_16s_16s_16ns_16_4_1_U40_n_7,mac_muladd_16s_16s_16ns_16_4_1_U40_n_8,mac_muladd_16s_16s_16ns_16_4_1_U40_n_9,mac_muladd_16s_16s_16ns_16_4_1_U40_n_10,mac_muladd_16s_16s_16ns_16_4_1_U40_n_11,mac_muladd_16s_16s_16ns_16_4_1_U40_n_12,mac_muladd_16s_16s_16ns_16_4_1_U40_n_13}),
        .Q(Q),
        .ZplateHorContDelta_val25(ZplateHorContDelta_val25),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg),
        .phi_mul_fu_426_reg(phi_mul_fu_426_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 mac_muladd_8ns_5ns_16ns_17_4_1_U47
       (.A(b_reg_4070),
        .D(trunc_ln7_fu_2639_p4),
        .P({mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_3,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_4,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_5,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_6,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_7,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_8,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_9,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_10,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_11,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_12,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_13,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_14,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_15,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_16,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_17,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_18}),
        .SS(select_ln1309_reg_4298),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\select_ln1309_reg_4298_reg[0] (ap_enable_reg_pp0_iter23_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 mac_muladd_8ns_6s_15ns_16_4_1_U44
       (.C(r_reg_4065),
        .D(add_ln1304_3_fu_2411_p2),
        .DI(mac_muladd_8ns_8s_16s_16_4_1_U43_n_21),
        .O(add_ln1304_2_fu_2415_p2),
        .P(mac_muladd_8ns_6s_15ns_16_4_1_U44_n_3),
        .Q(tmp_1_reg_4055),
        .S(mac_muladd_8ns_8s_16s_16_4_1_U43_n_19),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\tmp_17_reg_4137_reg[0] (mac_muladd_8ns_8s_16s_16_4_1_U43_n_20),
        .\trunc_ln9_reg_4142_reg[7] ({mac_muladd_8ns_8s_16s_16_4_1_U43_n_3,mac_muladd_8ns_8s_16s_16_4_1_U43_n_4,mac_muladd_8ns_8s_16s_16_4_1_U43_n_5,mac_muladd_8ns_8s_16s_16_4_1_U43_n_6,mac_muladd_8ns_8s_16s_16_4_1_U43_n_7,mac_muladd_8ns_8s_16s_16_4_1_U43_n_8,mac_muladd_8ns_8s_16s_16_4_1_U43_n_9,mac_muladd_8ns_8s_16s_16_4_1_U43_n_10,mac_muladd_8ns_8s_16s_16_4_1_U43_n_11,mac_muladd_8ns_8s_16s_16_4_1_U43_n_12,mac_muladd_8ns_8s_16s_16_4_1_U43_n_13,mac_muladd_8ns_8s_16s_16_4_1_U43_n_14,mac_muladd_8ns_8s_16s_16_4_1_U43_n_15,mac_muladd_8ns_8s_16s_16_4_1_U43_n_16,mac_muladd_8ns_8s_16s_16_4_1_U43_n_17,mac_muladd_8ns_8s_16s_16_4_1_U43_n_18}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 mac_muladd_8ns_7ns_13ns_15_4_1_U41
       (.A(mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_18),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_17}),
        .Q(tmp_reg_4045[8:7]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_fu_3527_p0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 mac_muladd_8ns_7s_16s_16_4_1_U42
       (.A(mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_18),
        .PCOUT({mac_muladd_8ns_7s_16s_16_4_1_U42_n_3,mac_muladd_8ns_7s_16s_16_4_1_U42_n_4,mac_muladd_8ns_7s_16s_16_4_1_U42_n_5,mac_muladd_8ns_7s_16s_16_4_1_U42_n_6,mac_muladd_8ns_7s_16s_16_4_1_U42_n_7,mac_muladd_8ns_7s_16s_16_4_1_U42_n_8,mac_muladd_8ns_7s_16s_16_4_1_U42_n_9,mac_muladd_8ns_7s_16s_16_4_1_U42_n_10,mac_muladd_8ns_7s_16s_16_4_1_U42_n_11,mac_muladd_8ns_7s_16s_16_4_1_U42_n_12,mac_muladd_8ns_7s_16s_16_4_1_U42_n_13,mac_muladd_8ns_7s_16s_16_4_1_U42_n_14,mac_muladd_8ns_7s_16s_16_4_1_U42_n_15,mac_muladd_8ns_7s_16s_16_4_1_U42_n_16,mac_muladd_8ns_7s_16s_16_4_1_U42_n_17,mac_muladd_8ns_7s_16s_16_4_1_U42_n_18,mac_muladd_8ns_7s_16s_16_4_1_U42_n_19,mac_muladd_8ns_7s_16s_16_4_1_U42_n_20,mac_muladd_8ns_7s_16s_16_4_1_U42_n_21,mac_muladd_8ns_7s_16s_16_4_1_U42_n_22,mac_muladd_8ns_7s_16s_16_4_1_U42_n_23,mac_muladd_8ns_7s_16s_16_4_1_U42_n_24,mac_muladd_8ns_7s_16s_16_4_1_U42_n_25,mac_muladd_8ns_7s_16s_16_4_1_U42_n_26,mac_muladd_8ns_7s_16s_16_4_1_U42_n_27,mac_muladd_8ns_7s_16s_16_4_1_U42_n_28,mac_muladd_8ns_7s_16s_16_4_1_U42_n_29,mac_muladd_8ns_7s_16s_16_4_1_U42_n_30,mac_muladd_8ns_7s_16s_16_4_1_U42_n_31,mac_muladd_8ns_7s_16s_16_4_1_U42_n_32,mac_muladd_8ns_7s_16s_16_4_1_U42_n_33,mac_muladd_8ns_7s_16s_16_4_1_U42_n_34,mac_muladd_8ns_7s_16s_16_4_1_U42_n_35,mac_muladd_8ns_7s_16s_16_4_1_U42_n_36,mac_muladd_8ns_7s_16s_16_4_1_U42_n_37,mac_muladd_8ns_7s_16s_16_4_1_U42_n_38,mac_muladd_8ns_7s_16s_16_4_1_U42_n_39,mac_muladd_8ns_7s_16s_16_4_1_U42_n_40,mac_muladd_8ns_7s_16s_16_4_1_U42_n_41,mac_muladd_8ns_7s_16s_16_4_1_U42_n_42,mac_muladd_8ns_7s_16s_16_4_1_U42_n_43,mac_muladd_8ns_7s_16s_16_4_1_U42_n_44,mac_muladd_8ns_7s_16s_16_4_1_U42_n_45,mac_muladd_8ns_7s_16s_16_4_1_U42_n_46,mac_muladd_8ns_7s_16s_16_4_1_U42_n_47,mac_muladd_8ns_7s_16s_16_4_1_U42_n_48,mac_muladd_8ns_7s_16s_16_4_1_U42_n_49,mac_muladd_8ns_7s_16s_16_4_1_U42_n_50}),
        .Q(tmp_reg_4045),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\tmp_reg_4045_reg[8] (grp_fu_3527_p0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 mac_muladd_8ns_8ns_15ns_16_4_1_U45
       (.A(mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_19),
        .P({mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_3,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_4,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_5,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_6,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_7,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_8,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_9,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_10,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_11,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_12,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_13,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_14,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_15,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_16,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_17,mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_18}),
        .Q(tmp_s_reg_4050[8:7]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg(grp_fu_3544_p0),
        .p_reg_reg_0({mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_3,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_4,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U41_n_17}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 mac_muladd_8ns_8s_16s_16_4_1_U43
       (.A({mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_19,grp_fu_3544_p0}),
        .DI(mac_muladd_8ns_8s_16s_16_4_1_U43_n_21),
        .P(mac_muladd_8ns_6s_15ns_16_4_1_U44_n_3),
        .S(mac_muladd_8ns_8s_16s_16_4_1_U43_n_19),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_reg_reg({mac_muladd_8ns_8s_16s_16_4_1_U43_n_3,mac_muladd_8ns_8s_16s_16_4_1_U43_n_4,mac_muladd_8ns_8s_16s_16_4_1_U43_n_5,mac_muladd_8ns_8s_16s_16_4_1_U43_n_6,mac_muladd_8ns_8s_16s_16_4_1_U43_n_7,mac_muladd_8ns_8s_16s_16_4_1_U43_n_8,mac_muladd_8ns_8s_16s_16_4_1_U43_n_9,mac_muladd_8ns_8s_16s_16_4_1_U43_n_10,mac_muladd_8ns_8s_16s_16_4_1_U43_n_11,mac_muladd_8ns_8s_16s_16_4_1_U43_n_12,mac_muladd_8ns_8s_16s_16_4_1_U43_n_13,mac_muladd_8ns_8s_16s_16_4_1_U43_n_14,mac_muladd_8ns_8s_16s_16_4_1_U43_n_15,mac_muladd_8ns_8s_16s_16_4_1_U43_n_16,mac_muladd_8ns_8s_16s_16_4_1_U43_n_17,mac_muladd_8ns_8s_16s_16_4_1_U43_n_18}),
        .p_reg_reg_0(mac_muladd_8ns_8s_16s_16_4_1_U43_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_22 mac_muladd_8ns_8s_16s_16_4_1_U46
       (.A(mac_muladd_8ns_8ns_15ns_16_4_1_U45_n_19),
        .PCOUT({mac_muladd_8ns_7s_16s_16_4_1_U42_n_3,mac_muladd_8ns_7s_16s_16_4_1_U42_n_4,mac_muladd_8ns_7s_16s_16_4_1_U42_n_5,mac_muladd_8ns_7s_16s_16_4_1_U42_n_6,mac_muladd_8ns_7s_16s_16_4_1_U42_n_7,mac_muladd_8ns_7s_16s_16_4_1_U42_n_8,mac_muladd_8ns_7s_16s_16_4_1_U42_n_9,mac_muladd_8ns_7s_16s_16_4_1_U42_n_10,mac_muladd_8ns_7s_16s_16_4_1_U42_n_11,mac_muladd_8ns_7s_16s_16_4_1_U42_n_12,mac_muladd_8ns_7s_16s_16_4_1_U42_n_13,mac_muladd_8ns_7s_16s_16_4_1_U42_n_14,mac_muladd_8ns_7s_16s_16_4_1_U42_n_15,mac_muladd_8ns_7s_16s_16_4_1_U42_n_16,mac_muladd_8ns_7s_16s_16_4_1_U42_n_17,mac_muladd_8ns_7s_16s_16_4_1_U42_n_18,mac_muladd_8ns_7s_16s_16_4_1_U42_n_19,mac_muladd_8ns_7s_16s_16_4_1_U42_n_20,mac_muladd_8ns_7s_16s_16_4_1_U42_n_21,mac_muladd_8ns_7s_16s_16_4_1_U42_n_22,mac_muladd_8ns_7s_16s_16_4_1_U42_n_23,mac_muladd_8ns_7s_16s_16_4_1_U42_n_24,mac_muladd_8ns_7s_16s_16_4_1_U42_n_25,mac_muladd_8ns_7s_16s_16_4_1_U42_n_26,mac_muladd_8ns_7s_16s_16_4_1_U42_n_27,mac_muladd_8ns_7s_16s_16_4_1_U42_n_28,mac_muladd_8ns_7s_16s_16_4_1_U42_n_29,mac_muladd_8ns_7s_16s_16_4_1_U42_n_30,mac_muladd_8ns_7s_16s_16_4_1_U42_n_31,mac_muladd_8ns_7s_16s_16_4_1_U42_n_32,mac_muladd_8ns_7s_16s_16_4_1_U42_n_33,mac_muladd_8ns_7s_16s_16_4_1_U42_n_34,mac_muladd_8ns_7s_16s_16_4_1_U42_n_35,mac_muladd_8ns_7s_16s_16_4_1_U42_n_36,mac_muladd_8ns_7s_16s_16_4_1_U42_n_37,mac_muladd_8ns_7s_16s_16_4_1_U42_n_38,mac_muladd_8ns_7s_16s_16_4_1_U42_n_39,mac_muladd_8ns_7s_16s_16_4_1_U42_n_40,mac_muladd_8ns_7s_16s_16_4_1_U42_n_41,mac_muladd_8ns_7s_16s_16_4_1_U42_n_42,mac_muladd_8ns_7s_16s_16_4_1_U42_n_43,mac_muladd_8ns_7s_16s_16_4_1_U42_n_44,mac_muladd_8ns_7s_16s_16_4_1_U42_n_45,mac_muladd_8ns_7s_16s_16_4_1_U42_n_46,mac_muladd_8ns_7s_16s_16_4_1_U42_n_47,mac_muladd_8ns_7s_16s_16_4_1_U42_n_48,mac_muladd_8ns_7s_16s_16_4_1_U42_n_49,mac_muladd_8ns_7s_16s_16_4_1_U42_n_50}),
        .Q(tmp_s_reg_4050),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_0_in({mac_muladd_8ns_8s_16s_16_4_1_U46_n_3,mac_muladd_8ns_8s_16s_16_4_1_U46_n_4,mac_muladd_8ns_8s_16s_16_4_1_U46_n_5,mac_muladd_8ns_8s_16s_16_4_1_U46_n_6,mac_muladd_8ns_8s_16s_16_4_1_U46_n_7,mac_muladd_8ns_8s_16s_16_4_1_U46_n_8,mac_muladd_8ns_8s_16s_16_4_1_U46_n_9,mac_muladd_8ns_8s_16s_16_4_1_U46_n_10,mac_muladd_8ns_8s_16s_16_4_1_U46_n_11,mac_muladd_8ns_8s_16s_16_4_1_U46_n_12}),
        .\tmp_s_reg_4050_reg[8] (grp_fu_3544_p0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1 mul_11ns_13ns_23_2_1_U29
       (.A({trunc_ln565_10_reg_3729_pp0_iter8_reg,add_ln549_reg_3745_pp0_iter8_reg[1:0]}),
        .P({mul_11ns_13ns_23_2_1_U29_n_3,mul_11ns_13ns_23_2_1_U29_n_4,mul_11ns_13ns_23_2_1_U29_n_5,mul_11ns_13ns_23_2_1_U29_n_6,mul_11ns_13ns_23_2_1_U29_n_7,mul_11ns_13ns_23_2_1_U29_n_8,mul_11ns_13ns_23_2_1_U29_n_9,mul_11ns_13ns_23_2_1_U29_n_10,mul_11ns_13ns_23_2_1_U29_n_11}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1_23 mul_11ns_13ns_23_2_1_U30
       (.A({add_ln549_1_reg_3751_pp0_iter8_reg,add_ln549_reg_3745_pp0_iter8_reg[0]}),
        .P({mul_11ns_13ns_23_2_1_U30_n_3,mul_11ns_13ns_23_2_1_U30_n_4,mul_11ns_13ns_23_2_1_U30_n_5,mul_11ns_13ns_23_2_1_U30_n_6,mul_11ns_13ns_23_2_1_U30_n_7,mul_11ns_13ns_23_2_1_U30_n_8,mul_11ns_13ns_23_2_1_U30_n_9,mul_11ns_13ns_23_2_1_U30_n_10,mul_11ns_13ns_23_2_1_U30_n_11}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_11ns_13ns_23_2_1_24 mul_11ns_13ns_23_2_1_U31
       (.A(add_ln549_reg_3745_pp0_iter8_reg),
        .P({mul_11ns_13ns_23_2_1_U31_n_3,mul_11ns_13ns_23_2_1_U31_n_4,mul_11ns_13ns_23_2_1_U31_n_5,mul_11ns_13ns_23_2_1_U31_n_6,mul_11ns_13ns_23_2_1_U31_n_7,mul_11ns_13ns_23_2_1_U31_n_8,mul_11ns_13ns_23_2_1_U31_n_9,mul_11ns_13ns_23_2_1_U31_n_10,mul_11ns_13ns_23_2_1_U31_n_11}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_mul_20s_9ns_28_4_1 mul_20s_9ns_28_4_1_U35
       (.P({mul_20s_9ns_28_4_1_U35_n_3,mul_20s_9ns_28_4_1_U35_n_4,mul_20s_9ns_28_4_1_U35_n_5,mul_20s_9ns_28_4_1_U35_n_6,mul_20s_9ns_28_4_1_U35_n_7,mul_20s_9ns_28_4_1_U35_n_8,mul_20s_9ns_28_4_1_U35_n_9,mul_20s_9ns_28_4_1_U35_n_10,mul_20s_9ns_28_4_1_U35_n_11,mul_20s_9ns_28_4_1_U35_n_12,mul_20s_9ns_28_4_1_U35_n_13,mul_20s_9ns_28_4_1_U35_n_14,mul_20s_9ns_28_4_1_U35_n_15,mul_20s_9ns_28_4_1_U35_n_16,mul_20s_9ns_28_4_1_U35_n_17,mul_20s_9ns_28_4_1_U35_n_18,mul_20s_9ns_28_4_1_U35_n_19,mul_20s_9ns_28_4_1_U35_n_20,mul_20s_9ns_28_4_1_U35_n_21,mul_20s_9ns_28_4_1_U35_n_22,mul_20s_9ns_28_4_1_U35_n_23,mul_20s_9ns_28_4_1_U35_n_24,mul_20s_9ns_28_4_1_U35_n_25,mul_20s_9ns_28_4_1_U35_n_26,mul_20s_9ns_28_4_1_U35_n_27,mul_20s_9ns_28_4_1_U35_n_28,mul_20s_9ns_28_4_1_U35_n_29,mul_20s_9ns_28_4_1_U35_n_30}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out({lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_15,lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_16,lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_17,lshr_ln3_reg_3845_pp0_iter14_reg_reg_1_n_18,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_23,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_24,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_25,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_26,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_27,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_28,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_29,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_30,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_31,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_32,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_33,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_34,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_35,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_36,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_37,lshr_ln3_reg_3845_pp0_iter14_reg_reg_0_n_38}));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_reg_4238[19]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[19]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_reg_4238[20]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[20]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_reg_4238[21]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[21]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_reg_4238[22]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[22]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_reg_4238[23]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[23]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_reg_4238[24]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[24]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_reg_4238[25]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[25]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln1356_reg_4232[26]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[26]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_pp0_iter21_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_ln1356_reg_4232[27]),
        .Q(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_4),
        .Q(mul_ln1356_reg_4232[26]),
        .R(1'b0));
  FDRE \mul_ln1356_reg_4232_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_3),
        .Q(mul_ln1356_reg_4232[27]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAFFEA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_4_n_3 ),
        .I4(ap_predicate_pred1610_state23_reg_0),
        .I5(\rampVal_3_new_0_fu_274[2]_i_2_n_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000A200AAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_5_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_6_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_7_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8000000FFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_3 
       (.I0(sub_ln1356_1_reg_4308[0]),
        .I1(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[19]),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1443_state23),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFEAAAAAAAEAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3_n_3 ),
        .I1(ap_predicate_pred1955_state23),
        .I2(rampStart_load_reg_1071[0]),
        .I3(ap_predicate_pred1624_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\rampVal_reg[7]_0 [0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_5 
       (.I0(rSerie[21]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[0]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_6 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_8_n_3 ),
        .I1(pix_7_reg_4258[0]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0070FF70)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_7 
       (.I0(\hdata_new_0_fu_246[2]_i_2_n_3 ),
        .I1(\hdata_loc_0_fu_242[7]_i_5_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_9_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I4(\select_ln1309_reg_4298_reg_n_3_[0] ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h740077FF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_8 
       (.I0(pix_reg_4273[0]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(in[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF01FFFFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[0]_i_9 
       (.I0(ap_predicate_pred423_state23),
        .I1(ap_predicate_pred428_state23),
        .I2(ap_predicate_pred434_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1740_state23),
        .I5(reg_1048[0]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[0]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_3_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_4_n_3 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h8C808080)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_10 
       (.I0(\rampVal_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1624_state23),
        .I3(rampStart_load_reg_1071[1]),
        .I4(ap_predicate_pred1955_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h202AAAAAAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_11 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .I1(sub_ln1356_1_reg_4308[1]),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I3(mul_ln1356_reg_4232_pp0_iter21_reg[20]),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(ap_predicate_pred1443_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFBA0000FFBAFFBA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_5_n_3 ),
        .I2(pix_reg_4273[6]),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_6_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_7_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFCACFCCC0CAC0CCC)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_8_n_3 ),
        .I1(reg_1048[1]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_predicate_pred1740_state23),
        .I5(\select_ln1309_reg_4298_reg_n_3_[1] ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h5555000055553033)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_9_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_10_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_11_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ),
        .I4(ap_predicate_pred1610_state23_reg_0),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_5 
       (.I0(ap_predicate_pred1591_state23),
        .I1(ap_predicate_pred1586_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFA2A0A2A)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_6 
       (.I0(in[1]),
        .I1(ap_predicate_pred1586_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1591_state23),
        .I4(pix_reg_4273[1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_7 
       (.I0(rSerie[22]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[1]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_8 
       (.I0(\hdata_new_0_fu_246_reg[7] [1]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[1]_i_9 
       (.I0(rampStart_load_reg_1071[1]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [1]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[1]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAFFFE)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_4_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_5_n_3 ),
        .I4(ap_predicate_pred1610_state23_reg_0),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_6_n_3 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_10 
       (.I0(\hdata_new_0_fu_246_reg[7] [2]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [2]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h808000808A8A0A8A)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_9_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3 
       (.I0(ap_predicate_pred1933_state23),
        .I1(ap_predicate_pred1940_state23),
        .I2(ap_predicate_pred1624_state23),
        .I3(ap_predicate_pred1955_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(ap_predicate_pred1947_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0F0A0A0C000)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_4 
       (.I0(\rampVal_reg[7]_0 [2]),
        .I1(rampStart_load_reg_1071[2]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1955_state23),
        .I4(ap_predicate_pred1624_state23),
        .I5(ap_predicate_pred1947_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h88800080AAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7_n_3 ),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[21]),
        .I3(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I4(sub_ln1356_1_reg_4308[2]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_6 
       (.I0(rampStart_load_reg_1071[2]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [2]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hCECEFEEECECECEEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_7 
       (.I0(in[2]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(pix_7_reg_4258[2]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_8 
       (.I0(rSerie[23]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[2]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h03530333F353F333)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[2]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_10_n_3 ),
        .I1(reg_1048[2]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_predicate_pred1740_state23),
        .I5(\select_ln1309_reg_4298_reg_n_3_[2] ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBB888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_2_n_3 ),
        .I1(ap_predicate_pred1610_state23_reg_0),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_4_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_5_n_3 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h55300000553FFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_10 
       (.I0(\select_ln1309_reg_4298_reg_n_3_[3] ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_11_n_3 ),
        .I2(ap_predicate_pred1740_state23),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(reg_1048[3]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_11 
       (.I0(\hdata_new_0_fu_246_reg[7] [3]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [3]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_2 
       (.I0(rampStart_load_reg_1071[3]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [3]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000DDD555D5)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7_n_3 ),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[22]),
        .I3(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I4(sub_ln1356_1_reg_4308[3]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_6_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_7_n_3 ),
        .I3(rampStart_load_reg_1071[3]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_14_n_3 ),
        .I5(\rampVal_reg[7]_0 [3]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hB0FF00FFB0FFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_5 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_8_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_9_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_10_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFAAFEAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19_n_3 ),
        .I1(ap_predicate_pred1940_state23),
        .I2(ap_predicate_pred1933_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1926_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_7 
       (.I0(ap_predicate_pred1624_state23),
        .I1(ap_predicate_pred1955_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_8 
       (.I0(rSerie[24]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[3]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hAFAFEFFFAAAAEAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[3]_i_9 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_9_n_3 ),
        .I1(pix_7_reg_4258[3]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(in[3]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_3_n_3 ),
        .I2(ap_predicate_pred1610_state23_reg_0),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [4]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_10 
       (.I0(\hdata_new_0_fu_246_reg[7] [4]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\hdata_loc_0_fu_242_reg[7] [4]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h808000808A8A0A8A)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_5_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_6_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBAAAFFFFAAAAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_8_n_3 ),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1443_state23),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_4 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_9_n_3 ),
        .I1(pix_7_reg_4258[4]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_5 
       (.I0(rSerie[25]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[4]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h30553F5535553555)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_6 
       (.I0(reg_1048[4]),
        .I1(\select_ln1309_reg_4298_reg_n_3_[4] ),
        .I2(ap_predicate_pred1557_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_10_n_3 ),
        .I5(ap_predicate_pred1740_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFEAAAAAAAEAAAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_7 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3_n_3 ),
        .I1(ap_predicate_pred1955_state23),
        .I2(rampStart_load_reg_1071[4]),
        .I3(ap_predicate_pred1624_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\rampVal_reg[7]_0 [4]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_8 
       (.I0(sub_ln1356_1_reg_4308[4]),
        .I1(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[23]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hFA2A0A2A)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[4]_i_9 
       (.I0(in[4]),
        .I1(ap_predicate_pred1586_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1591_state23),
        .I4(pix_reg_4273[4]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_3_n_3 ),
        .I2(ap_predicate_pred1610_state23_reg_0),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [5]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB000B0FFFFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_2 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_5_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_6_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000004F00)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_3 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_7_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_8_n_3 ),
        .I4(ap_predicate_pred1610_state23_reg_0),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_4 
       (.I0(rSerie[26]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[5]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22EA222A)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_5 
       (.I0(in[5]),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_predicate_pred1591_state23),
        .I4(pix_7_reg_4258[5]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_9_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h03530333F353F333)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_6 
       (.I0(\hdata_new_0_fu_246[6]_i_2_n_3 ),
        .I1(reg_1048[5]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_predicate_pred1740_state23),
        .I5(\select_ln1309_reg_4298_reg_n_3_[5] ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h478B74B800000000)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_7 
       (.I0(sub_ln1356_1_reg_4308[5]),
        .I1(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[24]),
        .I3(sub_ln1356_1_reg_4308[4]),
        .I4(mul_ln1356_reg_4232_pp0_iter21_reg[23]),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_8 
       (.I0(\rampVal_reg[7]_0 [5]),
        .I1(ap_predicate_pred1624_state23),
        .I2(ap_predicate_pred1955_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(rampStart_load_reg_1071[5]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFF00FE00FE00FE00)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[5]_i_9 
       (.I0(ap_predicate_pred1790_state23),
        .I1(ap_predicate_pred1862_state23),
        .I2(ap_predicate_pred1874_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1591_state23),
        .I5(pix_reg_4273[5]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[5]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FF00FFF8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_2_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_4_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_5_n_3 ),
        .I4(ap_predicate_pred1610_state23_reg_0),
        .I5(\rampVal_3_new_0_fu_274[6]_i_4_n_3 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFA2A0A2A)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_10 
       (.I0(in[6]),
        .I1(ap_predicate_pred1586_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1591_state23),
        .I4(pix_reg_4273[6]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hA9590000FFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_2 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_6_n_3 ),
        .I1(mul_ln1356_reg_4232_pp0_iter21_reg[25]),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I3(sub_ln1356_1_reg_4308[6]),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000F0E00000)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3 
       (.I0(ap_predicate_pred1443_state23),
        .I1(ap_predicate_pred1425_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1918_state23),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hE020E020F030C000)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_4 
       (.I0(rampStart_load_reg_1071[6]),
        .I1(ap_predicate_pred1624_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(\rampVal_reg[7]_0 [6]),
        .I4(ap_predicate_pred1947_state23),
        .I5(ap_predicate_pred1955_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h808000808A8A0A8A)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_5 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_8_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_9_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_6 
       (.I0(mul_ln1356_reg_4232_pp0_iter21_reg[23]),
        .I1(sub_ln1356_1_reg_4308[4]),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[24]),
        .I3(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I4(sub_ln1356_1_reg_4308[5]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEAAA)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_7 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_10_n_3 ),
        .I1(pix_7_reg_4258[6]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_8 
       (.I0(rSerie[27]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[6]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h03530333F353F333)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[6]_i_9 
       (.I0(\hdata_new_0_fu_246[6]_i_4_n_3 ),
        .I1(reg_1048[6]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_predicate_pred1740_state23),
        .I5(\select_ln1309_reg_4298_reg_n_3_[6] ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB8FF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_1 
       (.I0(rampStart_load_reg_1071[7]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [7]),
        .I3(ap_predicate_pred1610_state23_reg_0),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_2_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_3_n_3 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_10 
       (.I0(ap_predicate_pred1940_state23),
        .I1(ap_predicate_pred1624_state23),
        .I2(ap_predicate_pred1955_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1947_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h002E0000FF2E0000)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_11 
       (.I0(ap_predicate_pred1947_state23),
        .I1(ap_predicate_pred1955_state23),
        .I2(rampStart_load_reg_1071[7]),
        .I3(ap_predicate_pred1624_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\rampVal_reg[7]_0 [7]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFF2FF020FFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_4_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_5_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_6_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7550000)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12_n_3 ),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_8_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ),
        .I4(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_10_n_3 ),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_11_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB88888B888888888)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_4 
       (.I0(xor_ln1839_fu_2912_p2),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[7]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(zext_ln565_cast_reg_3703[1]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000053535333)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_5 
       (.I0(pix_reg_4273[7]),
        .I1(in[7]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h03530333F353F333)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_6 
       (.I0(\hdata_loc_0_fu_242[7]_i_4_n_3 ),
        .I1(reg_1048[7]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_predicate_pred1740_state23),
        .I5(\select_ln1309_reg_4298_reg_n_3_[7] ),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred1443_state23),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_8 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[6]_i_6_n_3 ),
        .I1(sub_ln1356_1_reg_4308[6]),
        .I2(mul_ln1356_reg_4232_pp0_iter21_reg[25]),
        .I3(mul_ln1356_reg_4232_pp0_iter21_reg[26]),
        .I4(mul_ln1356_reg_4232_pp0_iter21_reg[27]),
        .I5(sub_ln1356_1_reg_4308[7]),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h55015555FFFFFFFF)) 
    \p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9 
       (.I0(ap_predicate_pred1918_state23),
        .I1(ap_phi_reg_pp0_iter22_hHatch_reg_1026),
        .I2(vHatch),
        .I3(ap_predicate_pred1443_state23),
        .I4(ap_predicate_pred1425_state23),
        .I5(ap_enable_reg_pp0_iter22),
        .O(\p_0_0_0_0_0214_lcssa221_fu_202[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEEAE)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[0]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I3(\select_ln1311_reg_4303_reg_n_3_[0] ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_206[0]_i_2_n_3 ),
        .I5(\hdata_loc_0_fu_242[7]_i_5_n_3 ),
        .O(\select_ln1311_reg_4303_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[0]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[0]_i_3_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(gSerie[21]),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_206[0]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I5(reg_1056[0]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h0000FD55)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[0]_i_3 
       (.I0(in[8]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[0]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1790_state23),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(trunc_ln1655_reg_4288[0]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBBBAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[1]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_206[1]_i_2_n_3 ),
        .I2(\select_ln1311_reg_4303_reg_n_3_[1] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_4_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .O(\select_ln1311_reg_4303_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hBBBBBBFBFBFBBBFB)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[1]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[1]_i_3_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_206[1]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I5(gSerie[22]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000033355555)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[1]_i_3 
       (.I0(in[9]),
        .I1(pix_7_reg_4258[2]),
        .I2(ap_predicate_pred1591_state23),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[1]_i_4 
       (.I0(trunc_ln1655_reg_4288[1]),
        .I1(zext_ln565_cast_reg_3703[0]),
        .I2(ap_predicate_pred1790_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A8888888A88)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_2_n_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_4_n_3 ),
        .O(ap_enable_reg_pp0_iter22_reg_1));
  LUT6 #(
    .INIT(64'hFFC040C000C040C0)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_2 
       (.I0(ap_predicate_pred1740_state23),
        .I1(reg_1056[6]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1557_state23),
        .I5(\select_ln1311_reg_4303_reg_n_3_[2] ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_5_n_3 ),
        .I1(pix_5_reg_4278[3]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_4 
       (.I0(gSerie[23]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[2]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h740077FF)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[2]_i_5 
       (.I0(pix_8_reg_4263[3]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(in[10]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBBBAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_2_n_3 ),
        .I2(\select_ln1311_reg_4303_reg_n_3_[3] ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_4_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .O(\select_ln1311_reg_4303_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hBBBBBBFBFBFBBBFB)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_2 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_3_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I5(gSerie[24]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_5_n_3 ),
        .I1(pix_8_reg_4263[3]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_4 
       (.I0(trunc_ln1655_reg_4288[3]),
        .I1(zext_ln565_cast_reg_3703[0]),
        .I2(ap_predicate_pred1790_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h740077FF)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[3]_i_5 
       (.I0(pix_5_reg_4278[3]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(in[11]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A8888888A88)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_2_n_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_4_n_3 ),
        .O(ap_enable_reg_pp0_iter22_reg_2));
  LUT6 #(
    .INIT(64'hFFC040C000C040C0)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_2 
       (.I0(ap_predicate_pred1740_state23),
        .I1(reg_1056[6]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1557_state23),
        .I5(\select_ln1311_reg_4303_reg_n_3_[4] ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A2A2A222)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_5_n_3 ),
        .I1(in[12]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_4 
       (.I0(gSerie[25]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[4]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[4]_i_5 
       (.I0(pix_5_reg_4278[4]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(pix_8_reg_4263[4]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFBFBFBAAAAAAAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_2_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_3_n_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_4_n_3 ),
        .I3(\select_ln1311_reg_4303_reg_n_3_[5] ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .O(\select_ln1311_reg_4303_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_2 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3_n_3 ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1610_state23),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBFBFBFBBBFB)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_6_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I5(gSerie[26]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00088888)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I1(reg_1052[1]),
        .I2(ap_predicate_pred1740_state23),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_7_n_3 ),
        .I1(pix_6_reg_4283[5]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_6 
       (.I0(trunc_ln1655_reg_4288[5]),
        .I1(zext_ln565_cast_reg_3703[0]),
        .I2(ap_predicate_pred1790_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h740077FF)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[5]_i_7 
       (.I0(pix_5_reg_4278[5]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(in[13]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A8888888A88)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[6]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_206[6]_i_2_n_3 ),
        .I2(\p_0_1_0_0_0216_lcssa224_fu_206[6]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_206[6]_i_4_n_3 ),
        .O(ap_enable_reg_pp0_iter22_reg_3));
  LUT6 #(
    .INIT(64'hB3BF808080808080)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[6]_i_2 
       (.I0(\select_ln1311_reg_4303_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1557_state23),
        .I3(ap_predicate_pred1740_state23),
        .I4(reg_1056[6]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000033355555)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[6]_i_3 
       (.I0(in[14]),
        .I1(pix_6_reg_4283[6]),
        .I2(ap_predicate_pred1591_state23),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[6]_i_4 
       (.I0(gSerie[27]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[6]),
        .I3(zext_ln565_cast_reg_3703[0]),
        .I4(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA200)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_1 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I2(\select_ln1311_reg_4303_reg_n_3_[7] ),
        .I3(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_3_n_3 ),
        .I4(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_4_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_4_n_3 ),
        .O(\select_ln1311_reg_4303_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h000000000F1F0000)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2 
       (.I0(ap_predicate_pred1443_state23),
        .I1(ap_predicate_pred1425_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1918_state23),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF004545)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_3 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_5_n_3 ),
        .I1(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I3(reg_1052[7]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_9_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h303030F8FFFFFFFF)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_4 
       (.I0(ap_predicate_pred1926_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_10_n_3 ),
        .I3(ap_predicate_pred1947_state23),
        .I4(ap_predicate_pred1940_state23),
        .I5(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_7_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000A2A2A222)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_5 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_8_n_3 ),
        .I1(in[15]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6F60606060606060)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_6 
       (.I0(gSerie[0]),
        .I1(gSerie[3]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I3(trunc_ln1655_reg_4288[7]),
        .I4(zext_ln565_cast_reg_3703[0]),
        .I5(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_7 
       (.I0(ap_predicate_pred1610_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1955_state23),
        .I3(ap_predicate_pred1624_state23),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h47FF77FF)) 
    \p_0_1_0_0_0216_lcssa224_fu_206[7]_i_8 
       (.I0(pix_5_reg_4278[7]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(pix_8_reg_4263[7]),
        .O(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hEAAAEAAAEAAAEEAE)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I3(select_ln1314_reg_4212_pp0_iter21_reg[0]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_3_n_3 ),
        .I5(\hdata_loc_0_fu_242[7]_i_5_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[0]));
  LUT6 #(
    .INIT(64'h44CC44CC44CC54CC)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_2 
       (.I0(ap_predicate_pred1610_state23),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202[2]_i_3_n_3 ),
        .I2(ap_predicate_pred1947_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1955_state23),
        .I5(ap_predicate_pred1624_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000FFAEFFFFFFAE)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_4_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(bSerie[21]),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I5(reg_1056[0]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h0000FD55)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_4 
       (.I0(in[16]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_5 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_6_n_3 ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1790_state23),
        .I3(zext_ln565_cast_reg_3703[1]),
        .I4(trunc_ln1655_reg_4288[0]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h0000DC00)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[0]_i_6 
       (.I0(trunc_ln1726_reg_3761_pp0_iter21_reg),
        .I1(ap_predicate_pred1790_state23),
        .I2(ap_predicate_pred1862_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1874_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A8888888A88)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[1]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[1]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[1]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[1]_i_4_n_3 ),
        .O(ap_enable_reg_pp0_iter22_reg_4));
  LUT6 #(
    .INIT(64'hFFC040C000C040C0)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[1]_i_2 
       (.I0(ap_predicate_pred1740_state23),
        .I1(reg_1056[6]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1557_state23),
        .I5(select_ln1314_reg_4212_pp0_iter21_reg[1]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000035353555)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[1]_i_3 
       (.I0(in[17]),
        .I1(pix_9_reg_4268[1]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[1]_i_4 
       (.I0(bSerie[22]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[1]),
        .I3(zext_ln565_cast_reg_3703[1]),
        .I4(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBBBAAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[2]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[2]_i_2_n_3 ),
        .I2(select_ln1314_reg_4212_pp0_iter21_reg[2]),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_4_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[1]));
  LUT6 #(
    .INIT(64'hBBBBBBFBFBFBBBFB)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[2]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[2]_i_3_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[2]_i_4_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I5(bSerie[23]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h1010100015151555)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[2]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .I1(pix_6_reg_4283[3]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(in[18]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[2]_i_4 
       (.I0(trunc_ln1655_reg_4288[2]),
        .I1(zext_ln565_cast_reg_3703[1]),
        .I2(ap_predicate_pred1790_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h88888888A8AA8888)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_4_n_3 ),
        .O(ap_enable_reg_pp0_iter22_reg_5));
  LUT6 #(
    .INIT(64'hFFC040C000C040C0)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_2 
       (.I0(ap_predicate_pred1740_state23),
        .I1(reg_1056[6]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1557_state23),
        .I5(select_ln1314_reg_4212_pp0_iter21_reg[3]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_3 
       (.I0(bSerie[24]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[3]),
        .I3(zext_ln565_cast_reg_3703[1]),
        .I4(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8800AA2A8880AAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_5_n_3 ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_predicate_pred1591_state23),
        .I4(in[19]),
        .I5(pix_9_reg_4268[3]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000FFFF0007FFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[3]_i_5 
       (.I0(pix_6_reg_4283[3]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1790_state23),
        .I3(ap_predicate_pred1862_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(ap_predicate_pred1874_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFBFBFBAAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_2_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_4_n_3 ),
        .I3(select_ln1314_reg_4212_pp0_iter21_reg[4]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_10 
       (.I0(ap_predicate_pred1918_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1425_state23),
        .I3(ap_predicate_pred1443_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h740077FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_11 
       (.I0(pix_6_reg_4283[4]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(in[20]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0100010001000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_2 
       (.I0(ap_predicate_pred1624_state23),
        .I1(ap_predicate_pred1955_state23),
        .I2(ap_predicate_pred1610_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1940_state23),
        .I5(ap_predicate_pred1947_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBBFBFBFBBBFB)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_8_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I5(bSerie[25]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00088888)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_4 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I1(reg_1056[4]),
        .I2(ap_predicate_pred1740_state23),
        .I3(ap_predicate_pred1557_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred1557_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00040404)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_10_n_3 ),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1610_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_7 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_11_n_3 ),
        .I1(pix_9_reg_4268[4]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_8 
       (.I0(trunc_ln1655_reg_4288[4]),
        .I1(zext_ln565_cast_reg_3703[1]),
        .I2(ap_predicate_pred1790_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred1874_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8A888A8888888A88)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_2_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_3_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_4_n_3 ),
        .O(ap_enable_reg_pp0_iter22_reg_6));
  LUT6 #(
    .INIT(64'hFFC040C000C040C0)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_2 
       (.I0(ap_predicate_pred1740_state23),
        .I1(reg_1056[6]),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1557_state23),
        .I5(select_ln1314_reg_4212_pp0_iter21_reg[5]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2A0020002AAA2AAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_3 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_5_n_3 ),
        .I1(pix_6_reg_4283[5]),
        .I2(ap_predicate_pred1591_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1586_state23),
        .I5(in[21]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_4 
       (.I0(bSerie[26]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[5]),
        .I3(zext_ln565_cast_reg_3703[1]),
        .I4(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000DFFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[5]_i_5 
       (.I0(pix_6_reg_4283[6]),
        .I1(ap_predicate_pred1591_state23),
        .I2(ap_predicate_pred1586_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h0EEE0000)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_1 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_3_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_4_n_3 ),
        .I2(ap_predicate_pred1610_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(p_0_2_0_0_0218_lcssa227_fu_2100),
        .O(ap_predicate_pred1610_state23_reg_1));
  LUT6 #(
    .INIT(64'hEAEAAAEA00000000)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_5_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_6_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_9_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_6_n_3 ),
        .O(\select_ln1314_reg_4212_pp0_iter21_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_3 
       (.I0(ap_predicate_pred1947_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1955_state23),
        .I3(ap_predicate_pred1624_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_4 
       (.I0(ap_predicate_pred1933_state23),
        .I1(ap_predicate_pred1947_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1955_state23),
        .I4(ap_predicate_pred1624_state23),
        .I5(ap_predicate_pred1940_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hB3BF808080808080)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_5 
       (.I0(select_ln1314_reg_4212_pp0_iter21_reg[6]),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1557_state23),
        .I3(ap_predicate_pred1740_state23),
        .I4(reg_1056[6]),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEAEAEAEEE)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .I1(in[22]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_predicate_pred1591_state23),
        .I5(pix_6_reg_4283[6]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF01FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7 
       (.I0(ap_predicate_pred423_state23),
        .I1(ap_predicate_pred428_state23),
        .I2(ap_predicate_pred434_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1557_state23),
        .I5(ap_predicate_pred1740_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hF0F0A0E0)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8 
       (.I0(ap_predicate_pred1874_state23),
        .I1(ap_predicate_pred1862_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(trunc_ln1726_reg_3761_pp0_iter21_reg),
        .I4(ap_predicate_pred1790_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[6]_i_9 
       (.I0(bSerie[27]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[4]_i_9_n_3 ),
        .I2(trunc_ln1655_reg_4288[6]),
        .I3(zext_ln565_cast_reg_3703[1]),
        .I4(ap_enable_reg_pp0_iter22_reg_0),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_3_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_4_n_3 ),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_5_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_6_n_3 ),
        .I5(ap_enable_reg_pp0_iter23_reg_1),
        .O(p_0_2_0_0_0218_lcssa227_fu_2100));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred434_state23),
        .I2(ap_predicate_pred428_state23),
        .I3(ap_predicate_pred423_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF01FF55FF55)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_11 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_18_n_3 ),
        .I1(ap_predicate_pred1940_state23),
        .I2(ap_predicate_pred1933_state23),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19_n_3 ),
        .I4(ap_predicate_pred1610_state23),
        .I5(ap_enable_reg_pp0_iter22),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h3337)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12 
       (.I0(ap_predicate_pred1926_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1933_state23),
        .I3(ap_predicate_pred1940_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_13 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred1955_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_14 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred1624_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15 
       (.I0(ap_predicate_pred1874_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1862_state23),
        .I3(ap_predicate_pred1790_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h5554444400044444)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_16 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .I1(in[23]),
        .I2(ap_predicate_pred1591_state23),
        .I3(ap_predicate_pred1586_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(pix_9_reg_4268[7]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_17 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_20_n_3 ),
        .I1(ap_predicate_pred1874_state23),
        .I2(ap_enable_reg_pp0_iter22_reg_0),
        .I3(zext_ln565_cast_reg_3703[1]),
        .I4(trunc_ln1655_reg_4288[7]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_18 
       (.I0(ap_predicate_pred1926_state23),
        .I1(ap_predicate_pred1443_state23),
        .I2(ap_predicate_pred1425_state23),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(ap_predicate_pred1918_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19 
       (.I0(ap_predicate_pred1947_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1955_state23),
        .I3(ap_predicate_pred1624_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55505454)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_2 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_7_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_8_n_3 ),
        .I2(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_9_n_3 ),
        .I3(reg_1056[7]),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_11_n_3 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_p_0_2_0_0_0217_out_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_20 
       (.I0(ap_predicate_pred1790_state23),
        .I1(trunc_ln1726_reg_3761_pp0_iter21_reg),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1862_state23),
        .I4(ap_predicate_pred1874_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_3 
       (.I0(ap_predicate_pred1591_state23),
        .I1(ap_predicate_pred1586_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_4 
       (.I0(ap_predicate_pred1443_state23),
        .I1(ap_predicate_pred1425_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h0F0F0F1F)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_5 
       (.I0(ap_predicate_pred1557_state23),
        .I1(ap_predicate_pred1947_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1918_state23),
        .I4(ap_predicate_pred1740_state23),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_6 
       (.I0(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_12_n_3 ),
        .I1(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_10_n_3 ),
        .I2(ap_predicate_pred1610_state23_reg_0),
        .I3(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_13_n_3 ),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_14_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_15_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h55D5)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_7 
       (.I0(\p_0_1_0_0_0216_lcssa224_fu_206[7]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1557_state23),
        .I3(select_ln1314_reg_4212_pp0_iter21_reg[7]),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6000)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_8 
       (.I0(bSerie[0]),
        .I1(bSerie[3]),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(ap_predicate_pred1874_state23),
        .I4(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_16_n_3 ),
        .I5(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_17_n_3 ),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_0_2_0_0_0218_lcssa227_fu_210[7]_i_9 
       (.I0(ap_predicate_pred1740_state23),
        .I1(ap_predicate_pred1557_state23),
        .I2(ap_enable_reg_pp0_iter22),
        .O(\p_0_2_0_0_0218_lcssa227_fu_210[7]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \phi_mul_fu_426[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(ap_phi_reg_pp0_iter7_hHatch_reg_10260));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[0]_i_4 
       (.I0(\phi_mul_fu_426_reg[15]_0 [3]),
        .I1(phi_mul_fu_426_reg[3]),
        .O(\phi_mul_fu_426[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[0]_i_5 
       (.I0(\phi_mul_fu_426_reg[15]_0 [2]),
        .I1(phi_mul_fu_426_reg[2]),
        .O(\phi_mul_fu_426[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[0]_i_6 
       (.I0(\phi_mul_fu_426_reg[15]_0 [1]),
        .I1(phi_mul_fu_426_reg[1]),
        .O(\phi_mul_fu_426[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[0]_i_7 
       (.I0(\phi_mul_fu_426_reg[15]_0 [0]),
        .I1(phi_mul_fu_426_reg[0]),
        .O(\phi_mul_fu_426[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[12]_i_2 
       (.I0(phi_mul_fu_426_reg[15]),
        .I1(\phi_mul_fu_426_reg[15]_0 [15]),
        .O(\phi_mul_fu_426[12]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[12]_i_3 
       (.I0(\phi_mul_fu_426_reg[15]_0 [14]),
        .I1(phi_mul_fu_426_reg[14]),
        .O(\phi_mul_fu_426[12]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[12]_i_4 
       (.I0(\phi_mul_fu_426_reg[15]_0 [13]),
        .I1(phi_mul_fu_426_reg[13]),
        .O(\phi_mul_fu_426[12]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[12]_i_5 
       (.I0(\phi_mul_fu_426_reg[15]_0 [12]),
        .I1(phi_mul_fu_426_reg[12]),
        .O(\phi_mul_fu_426[12]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[4]_i_2 
       (.I0(\phi_mul_fu_426_reg[15]_0 [7]),
        .I1(phi_mul_fu_426_reg[7]),
        .O(\phi_mul_fu_426[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[4]_i_3 
       (.I0(\phi_mul_fu_426_reg[15]_0 [6]),
        .I1(phi_mul_fu_426_reg[6]),
        .O(\phi_mul_fu_426[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[4]_i_4 
       (.I0(\phi_mul_fu_426_reg[15]_0 [5]),
        .I1(phi_mul_fu_426_reg[5]),
        .O(\phi_mul_fu_426[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[4]_i_5 
       (.I0(\phi_mul_fu_426_reg[15]_0 [4]),
        .I1(phi_mul_fu_426_reg[4]),
        .O(\phi_mul_fu_426[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[8]_i_2 
       (.I0(\phi_mul_fu_426_reg[15]_0 [11]),
        .I1(phi_mul_fu_426_reg[11]),
        .O(\phi_mul_fu_426[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[8]_i_3 
       (.I0(\phi_mul_fu_426_reg[15]_0 [10]),
        .I1(phi_mul_fu_426_reg[10]),
        .O(\phi_mul_fu_426[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[8]_i_4 
       (.I0(\phi_mul_fu_426_reg[15]_0 [9]),
        .I1(phi_mul_fu_426_reg[9]),
        .O(\phi_mul_fu_426[8]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_mul_fu_426[8]_i_5 
       (.I0(\phi_mul_fu_426_reg[15]_0 [8]),
        .I1(phi_mul_fu_426_reg[8]),
        .O(\phi_mul_fu_426[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[0]_i_3_n_10 ),
        .Q(phi_mul_fu_426_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_426_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\phi_mul_fu_426_reg[0]_i_3_n_3 ,\phi_mul_fu_426_reg[0]_i_3_n_4 ,\phi_mul_fu_426_reg[0]_i_3_n_5 ,\phi_mul_fu_426_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI(\phi_mul_fu_426_reg[15]_0 [3:0]),
        .O({\phi_mul_fu_426_reg[0]_i_3_n_7 ,\phi_mul_fu_426_reg[0]_i_3_n_8 ,\phi_mul_fu_426_reg[0]_i_3_n_9 ,\phi_mul_fu_426_reg[0]_i_3_n_10 }),
        .S({\phi_mul_fu_426[0]_i_4_n_3 ,\phi_mul_fu_426[0]_i_5_n_3 ,\phi_mul_fu_426[0]_i_6_n_3 ,\phi_mul_fu_426[0]_i_7_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[8]_i_1_n_8 ),
        .Q(phi_mul_fu_426_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[8]_i_1_n_7 ),
        .Q(phi_mul_fu_426_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[12]_i_1_n_10 ),
        .Q(phi_mul_fu_426_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_426_reg[12]_i_1 
       (.CI(\phi_mul_fu_426_reg[8]_i_1_n_3 ),
        .CO({\NLW_phi_mul_fu_426_reg[12]_i_1_CO_UNCONNECTED [3],\phi_mul_fu_426_reg[12]_i_1_n_4 ,\phi_mul_fu_426_reg[12]_i_1_n_5 ,\phi_mul_fu_426_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\phi_mul_fu_426_reg[15]_0 [14:12]}),
        .O({\phi_mul_fu_426_reg[12]_i_1_n_7 ,\phi_mul_fu_426_reg[12]_i_1_n_8 ,\phi_mul_fu_426_reg[12]_i_1_n_9 ,\phi_mul_fu_426_reg[12]_i_1_n_10 }),
        .S({\phi_mul_fu_426[12]_i_2_n_3 ,\phi_mul_fu_426[12]_i_3_n_3 ,\phi_mul_fu_426[12]_i_4_n_3 ,\phi_mul_fu_426[12]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[12]_i_1_n_9 ),
        .Q(phi_mul_fu_426_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[12]_i_1_n_8 ),
        .Q(phi_mul_fu_426_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[12]_i_1_n_7 ),
        .Q(phi_mul_fu_426_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[0]_i_3_n_9 ),
        .Q(phi_mul_fu_426_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[0]_i_3_n_8 ),
        .Q(phi_mul_fu_426_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[0]_i_3_n_7 ),
        .Q(phi_mul_fu_426_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[4]_i_1_n_10 ),
        .Q(phi_mul_fu_426_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_426_reg[4]_i_1 
       (.CI(\phi_mul_fu_426_reg[0]_i_3_n_3 ),
        .CO({\phi_mul_fu_426_reg[4]_i_1_n_3 ,\phi_mul_fu_426_reg[4]_i_1_n_4 ,\phi_mul_fu_426_reg[4]_i_1_n_5 ,\phi_mul_fu_426_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\phi_mul_fu_426_reg[15]_0 [7:4]),
        .O({\phi_mul_fu_426_reg[4]_i_1_n_7 ,\phi_mul_fu_426_reg[4]_i_1_n_8 ,\phi_mul_fu_426_reg[4]_i_1_n_9 ,\phi_mul_fu_426_reg[4]_i_1_n_10 }),
        .S({\phi_mul_fu_426[4]_i_2_n_3 ,\phi_mul_fu_426[4]_i_3_n_3 ,\phi_mul_fu_426[4]_i_4_n_3 ,\phi_mul_fu_426[4]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[4]_i_1_n_9 ),
        .Q(phi_mul_fu_426_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[4]_i_1_n_8 ),
        .Q(phi_mul_fu_426_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[4]_i_1_n_7 ),
        .Q(phi_mul_fu_426_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[8]_i_1_n_10 ),
        .Q(phi_mul_fu_426_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \phi_mul_fu_426_reg[8]_i_1 
       (.CI(\phi_mul_fu_426_reg[4]_i_1_n_3 ),
        .CO({\phi_mul_fu_426_reg[8]_i_1_n_3 ,\phi_mul_fu_426_reg[8]_i_1_n_4 ,\phi_mul_fu_426_reg[8]_i_1_n_5 ,\phi_mul_fu_426_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\phi_mul_fu_426_reg[15]_0 [11:8]),
        .O({\phi_mul_fu_426_reg[8]_i_1_n_7 ,\phi_mul_fu_426_reg[8]_i_1_n_8 ,\phi_mul_fu_426_reg[8]_i_1_n_9 ,\phi_mul_fu_426_reg[8]_i_1_n_10 }),
        .S({\phi_mul_fu_426[8]_i_2_n_3 ,\phi_mul_fu_426[8]_i_3_n_3 ,\phi_mul_fu_426[8]_i_4_n_3 ,\phi_mul_fu_426[8]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \phi_mul_fu_426_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_hHatch_reg_10260),
        .D(\phi_mul_fu_426_reg[8]_i_1_n_9 ),
        .Q(phi_mul_fu_426_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_51));
  FDRE \pix_5_reg_4278_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_u_U_n_3),
        .Q(pix_5_reg_4278[3]),
        .R(1'b0));
  FDRE \pix_5_reg_4278_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_u_U_n_6),
        .Q(pix_5_reg_4278[4]),
        .R(1'b0));
  FDRE \pix_5_reg_4278_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_u_U_n_5),
        .Q(pix_5_reg_4278[5]),
        .R(1'b0));
  FDRE \pix_5_reg_4278_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_u_U_n_4),
        .Q(pix_5_reg_4278[7]),
        .R(1'b0));
  FDRE \pix_6_reg_4283_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_v_U_n_5),
        .Q(pix_6_reg_4283[3]),
        .R(1'b0));
  FDRE \pix_6_reg_4283_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_v_U_n_3),
        .Q(pix_6_reg_4283[4]),
        .R(1'b0));
  FDRE \pix_6_reg_4283_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_v_U_n_4),
        .Q(pix_6_reg_4283[5]),
        .R(1'b0));
  FDRE \pix_6_reg_4283_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_v_U_n_6),
        .Q(pix_6_reg_4283[6]),
        .R(1'b0));
  FDRE \pix_7_reg_4258_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_y_U_n_9),
        .Q(pix_7_reg_4258[0]),
        .R(1'b0));
  FDRE \pix_7_reg_4258_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_y_U_n_3),
        .Q(pix_7_reg_4258[2]),
        .R(1'b0));
  FDRE \pix_7_reg_4258_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_y_U_n_8),
        .Q(pix_7_reg_4258[3]),
        .R(1'b0));
  FDRE \pix_7_reg_4258_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_y_U_n_7),
        .Q(pix_7_reg_4258[4]),
        .R(1'b0));
  FDRE \pix_7_reg_4258_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_y_U_n_6),
        .Q(pix_7_reg_4258[5]),
        .R(1'b0));
  FDRE \pix_7_reg_4258_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_y_U_n_5),
        .Q(pix_7_reg_4258[6]),
        .R(1'b0));
  FDRE \pix_8_reg_4263_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_u_U_n_3),
        .Q(pix_8_reg_4263[3]),
        .R(1'b0));
  FDRE \pix_8_reg_4263_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_u_U_n_6),
        .Q(pix_8_reg_4263[4]),
        .R(1'b0));
  FDRE \pix_8_reg_4263_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_u_U_n_5),
        .Q(pix_8_reg_4263[7]),
        .R(1'b0));
  FDRE \pix_9_reg_4268_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_v_U_n_3),
        .Q(pix_9_reg_4268[1]),
        .R(1'b0));
  FDRE \pix_9_reg_4268_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_v_U_n_6),
        .Q(pix_9_reg_4268[3]),
        .R(1'b0));
  FDRE \pix_9_reg_4268_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_v_U_n_5),
        .Q(pix_9_reg_4268[4]),
        .R(1'b0));
  FDRE \pix_9_reg_4268_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_709_v_U_n_4),
        .Q(pix_9_reg_4268[7]),
        .R(1'b0));
  FDRE \pix_reg_4273_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_y_U_n_8),
        .Q(pix_reg_4273[0]),
        .R(1'b0));
  FDRE \pix_reg_4273_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_y_U_n_7),
        .Q(pix_reg_4273[1]),
        .R(1'b0));
  FDRE \pix_reg_4273_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_y_U_n_6),
        .Q(pix_reg_4273[4]),
        .R(1'b0));
  FDRE \pix_reg_4273_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_y_U_n_5),
        .Q(pix_reg_4273[5]),
        .R(1'b0));
  FDRE \pix_reg_4273_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_y_U_n_3),
        .Q(pix_reg_4273[6]),
        .R(1'b0));
  FDRE \pix_reg_4273_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DPtpgBarSelYuv_601_y_U_n_4),
        .Q(pix_reg_4273[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie[27]_i_1 
       (.I0(rSerie[0]),
        .I1(rSerie[3]),
        .O(xor_ln1839_fu_2912_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[0] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\rSerie_reg[1]_srl2_n_3 ),
        .Q(rSerie[0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/rSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/rSerie_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0001)) 
    \rSerie_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(rSerie[3]),
        .Q(\rSerie_reg[1]_srl2_n_3 ));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[21] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[22]),
        .Q(rSerie[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[22] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[23]),
        .Q(rSerie[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[23] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[24]),
        .Q(rSerie[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[24] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[25]),
        .Q(rSerie[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[25] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[26]),
        .Q(rSerie[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_reg[26] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(rSerie[27]),
        .Q(rSerie[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[27] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(xor_ln1839_fu_2912_p2),
        .Q(rSerie[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_reg[3] 
       (.C(ap_clk),
        .CE(bSerie0),
        .D(\rSerie_reg[4]_srl17_n_3 ),
        .Q(rSerie[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/rSerie_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/rSerie_reg[4]_srl17 " *) 
  SRLC32E #(
    .INIT(32'h0000B4B4)) 
    \rSerie_reg[4]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(bSerie0),
        .CLK(ap_clk),
        .D(rSerie[21]),
        .Q(\rSerie_reg[4]_srl17_n_3 ),
        .Q31(\NLW_rSerie_reg[4]_srl17_Q31_UNCONNECTED ));
  LUT4 #(
    .INIT(16'h6066)) 
    \r_reg_4065[7]_i_1 
       (.I0(tmp_reg_4045[8]),
        .I1(tmp_reg_4045[7]),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23_reg_0),
        .O(\r_reg_4065[7]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_reg_4065[7]_i_2 
       (.I0(tmp_reg_4045[7]),
        .O(trunc_ln1281_1_fu_1930_p1));
  FDSE \r_reg_4065_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_4045[0]),
        .Q(r_reg_4065[0]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  FDSE \r_reg_4065_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_4045[1]),
        .Q(r_reg_4065[1]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  FDSE \r_reg_4065_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_4045[2]),
        .Q(r_reg_4065[2]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  FDSE \r_reg_4065_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_4045[3]),
        .Q(r_reg_4065[3]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  FDSE \r_reg_4065_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_4045[4]),
        .Q(r_reg_4065[4]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  FDSE \r_reg_4065_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_4045[5]),
        .Q(r_reg_4065[5]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  FDSE \r_reg_4065_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_reg_4045[6]),
        .Q(r_reg_4065[6]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  FDSE \r_reg_4065_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1281_1_fu_1930_p1),
        .Q(r_reg_4065[7]),
        .S(\r_reg_4065[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \rampVal[0]_i_1 
       (.I0(rampStart_load_reg_1071[0]),
        .I1(\rampVal_reg[7]_0 [0]),
        .I2(ap_predicate_pred1634_state22),
        .O(\rampStart_load_reg_1071_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[1]_i_1 
       (.I0(rampStart_load_reg_1071[1]),
        .I1(ap_predicate_pred1634_state22),
        .I2(\rampVal_reg[7]_0 [0]),
        .I3(\rampVal_reg[7]_0 [1]),
        .O(\rampStart_load_reg_1071_reg[7] [1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[2]_i_1 
       (.I0(rampStart_load_reg_1071[2]),
        .I1(ap_predicate_pred1634_state22),
        .I2(\rampVal_reg[7]_0 [2]),
        .I3(\rampVal_reg[7]_0 [1]),
        .I4(\rampVal_reg[7]_0 [0]),
        .O(\rampStart_load_reg_1071_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[3]_i_1 
       (.I0(rampStart_load_reg_1071[3]),
        .I1(ap_predicate_pred1634_state22),
        .I2(\rampVal_reg[7]_0 [3]),
        .I3(\rampVal_reg[7]_0 [2]),
        .I4(\rampVal_reg[7]_0 [0]),
        .I5(\rampVal_reg[7]_0 [1]),
        .O(\rampStart_load_reg_1071_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(rampStart_load_reg_1071[4]),
        .I1(ap_predicate_pred1634_state22),
        .I2(\rampVal_reg[4] ),
        .O(\rampStart_load_reg_1071_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \rampVal[5]_i_1 
       (.I0(rampStart_load_reg_1071[5]),
        .I1(\rampVal_reg[5] ),
        .I2(ap_predicate_pred1634_state22),
        .O(\rampStart_load_reg_1071_reg[7] [5]));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \rampVal[6]_i_1 
       (.I0(rampStart_load_reg_1071[6]),
        .I1(\rampVal_reg[7]_0 [6]),
        .I2(\rampVal_reg[7]_1 ),
        .I3(ap_predicate_pred1634_state22),
        .O(\rampStart_load_reg_1071_reg[7] [6]));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    \rampVal[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1634_state22),
        .I5(ap_predicate_pred1628_state22),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[7]_i_2 
       (.I0(rampStart_load_reg_1071[7]),
        .I1(ap_predicate_pred1634_state22),
        .I2(\rampVal_reg[7]_0 [7]),
        .I3(\rampVal_reg[7]_0 [6]),
        .I4(\rampVal_reg[7]_1 ),
        .O(\rampStart_load_reg_1071_reg[7] [7]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_2_flag_0_reg_392[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_392_reg[0] [2]),
        .I2(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I3(\rampVal_2_flag_0_reg_392_reg[0]_0 ),
        .O(\rampVal_2_flag_1_fu_434_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2_flag_1_fu_434[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_predicate_pred1790_state23),
        .O(ap_enable_reg_pp0_iter22_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_flag_1_fu_434_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_2_flag_1_fu_434_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_2_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBB8BBBB888B888)) 
    \rampVal_2_loc_0_fu_226[0]_i_1 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_predicate_pred1790_state23),
        .I4(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .I5(\trunc_ln1655_reg_4288_reg[7]_0 [0]),
        .O(\rampVal_2_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \rampVal_2_loc_0_fu_226[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\trunc_ln1655_reg_4288_reg[7]_0 [1]),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1790_state23),
        .I5(\rampVal_2_loc_0_fu_226_reg[7] [1]),
        .O(\rampVal_2_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \rampVal_2_loc_0_fu_226[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\trunc_ln1655_reg_4288_reg[7]_0 [2]),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1790_state23),
        .I5(\rampVal_2_loc_0_fu_226_reg[7] [2]),
        .O(\rampVal_2_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \rampVal_2_loc_0_fu_226[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [3]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\trunc_ln1655_reg_4288_reg[7]_0 [3]),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1790_state23),
        .I5(\rampVal_2_loc_0_fu_226_reg[7] [3]),
        .O(\rampVal_2_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \rampVal_2_loc_0_fu_226[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [4]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\trunc_ln1655_reg_4288_reg[7]_0 [4]),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1790_state23),
        .I5(\rampVal_2_loc_0_fu_226_reg[7] [4]),
        .O(\rampVal_2_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \rampVal_2_loc_0_fu_226[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [5]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\trunc_ln1655_reg_4288_reg[7]_0 [5]),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1790_state23),
        .I5(\rampVal_2_loc_0_fu_226_reg[7] [5]),
        .O(\rampVal_2_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \rampVal_2_loc_0_fu_226[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [6]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\trunc_ln1655_reg_4288_reg[7]_0 [6]),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1790_state23),
        .I5(\rampVal_2_loc_0_fu_226_reg[7] [6]),
        .O(\rampVal_2_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEFAAAAAAAAAAAAAA)) 
    \rampVal_2_loc_0_fu_226[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .I3(ap_predicate_pred1790_state23),
        .I4(ap_enable_reg_pp0_iter21),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \rampVal_2_loc_0_fu_226[7]_i_2 
       (.I0(\rampVal_2_loc_0_fu_226_reg[7]_0 [7]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\trunc_ln1655_reg_4288_reg[7]_0 [7]),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_predicate_pred1790_state23),
        .I5(\rampVal_2_loc_0_fu_226_reg[7] [7]),
        .O(\rampVal_2_reg[7] [7]));
  LUT2 #(
    .INIT(4'hB)) 
    \rampVal_2_new_0_fu_230[0]_i_1 
       (.I0(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .I1(\trunc_ln1655_reg_4288_reg[7]_0 [0]),
        .O(\rampVal_2_loc_0_fu_226_reg[7] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_230[4]_i_2 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [4]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_230[4]_i_3 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [3]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_230[4]_i_4 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [2]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_230[4]_i_5 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [1]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[1]));
  LUT5 #(
    .INIT(32'h80800080)) 
    \rampVal_2_new_0_fu_230[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(ap_predicate_pred1790_state23),
        .I3(ap_enable_reg_pp0_iter23_reg_0),
        .I4(bckgndYUV_full_n),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_230[7]_i_3 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [7]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_230[7]_i_4 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [6]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_2_new_0_fu_230[7]_i_5 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [5]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rampVal_2_new_0_fu_230_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\rampVal_2_new_0_fu_230_reg[4]_i_1_n_3 ,\rampVal_2_new_0_fu_230_reg[4]_i_1_n_4 ,\rampVal_2_new_0_fu_230_reg[4]_i_1_n_5 ,\rampVal_2_new_0_fu_230_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln1629_fu_2603_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\rampVal_2_loc_0_fu_226_reg[7] [4:1]),
        .S(select_ln1629_fu_2603_p3[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \rampVal_2_new_0_fu_230_reg[7]_i_2 
       (.CI(\rampVal_2_new_0_fu_230_reg[4]_i_1_n_3 ),
        .CO({\NLW_rampVal_2_new_0_fu_230_reg[7]_i_2_CO_UNCONNECTED [3:2],\rampVal_2_new_0_fu_230_reg[7]_i_2_n_5 ,\rampVal_2_new_0_fu_230_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rampVal_2_new_0_fu_230_reg[7]_i_2_O_UNCONNECTED [3],\rampVal_2_loc_0_fu_226_reg[7] [7:5]}),
        .S({1'b0,select_ln1629_fu_2603_p3[7:5]}));
  LUT4 #(
    .INIT(16'h8B88)) 
    \rampVal_3_flag_0_reg_368[0]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out),
        .I1(\rampVal_2_flag_0_reg_392_reg[0] [2]),
        .I2(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I3(\rampVal_3_flag_0_reg_368_reg[0]_0 ),
        .O(\rampVal_3_flag_1_fu_442_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_flag_1_fu_442[0]_i_2 
       (.I0(ap_predicate_pred1610_state23),
        .I1(ap_enable_reg_pp0_iter22),
        .O(ap_predicate_pred1610_state23_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_3_flag_1_fu_442_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_3_flag_1_fu_442_reg[0]_1 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \rampVal_3_loc_0_fu_270[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I3(rampStart_load_reg_1071[0]),
        .I4(ap_predicate_pred1610_state23_reg_0),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [0]),
        .O(\rampVal_1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_270[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampStart_load_reg_1071_reg[6] [1]),
        .I3(ap_predicate_pred1610_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [1]),
        .O(\rampVal_1_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_270[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampStart_load_reg_1071_reg[6] [2]),
        .I3(ap_predicate_pred1610_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [2]),
        .O(\rampVal_1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_270[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [3]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampStart_load_reg_1071_reg[6] [3]),
        .I3(ap_predicate_pred1610_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [3]),
        .O(\rampVal_1_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_270[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [4]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampStart_load_reg_1071_reg[6] [4]),
        .I3(ap_predicate_pred1610_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [4]),
        .O(\rampVal_1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_270[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [5]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampStart_load_reg_1071_reg[6] [5]),
        .I3(ap_predicate_pred1610_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [5]),
        .O(\rampVal_1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_270[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [6]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampStart_load_reg_1071_reg[6] [6]),
        .I3(ap_predicate_pred1610_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [6]),
        .O(\rampVal_1_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEAAAEAEAAAAAAAAA)) 
    \rampVal_3_loc_0_fu_270[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(ap_predicate_pred1610_state23),
        .I3(bckgndYUV_full_n),
        .I4(ap_enable_reg_pp0_iter23_reg_0),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \rampVal_3_loc_0_fu_270[7]_i_2 
       (.I0(\rampVal_3_loc_0_fu_270_reg[7] [7]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampVal_3_loc_0_fu_270[7]_i_3_n_3 ),
        .I3(\rampVal_3_loc_0_fu_270[7]_i_4_n_3 ),
        .I4(ap_predicate_pred1610_state23_reg_0),
        .I5(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [7]),
        .O(\rampVal_1_reg[7] [7]));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \rampVal_3_loc_0_fu_270[7]_i_3 
       (.I0(\rampVal_3_new_0_fu_274[6]_i_2_n_3 ),
        .I1(\rampVal_3_new_0_fu_274[6]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [4]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(rampStart_load_reg_1071[4]),
        .I5(\rampVal_3_new_0_fu_274[6]_i_4_n_3 ),
        .O(\rampVal_3_loc_0_fu_270[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_loc_0_fu_270[7]_i_4 
       (.I0(rampStart_load_reg_1071[7]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [7]),
        .O(\rampVal_3_loc_0_fu_270[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rampVal_3_new_0_fu_274[0]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [0]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(rampStart_load_reg_1071[0]),
        .O(\rampStart_load_reg_1071_reg[6] [0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \rampVal_3_new_0_fu_274[1]_i_1 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [0]),
        .I1(rampStart_load_reg_1071[0]),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [1]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(rampStart_load_reg_1071[1]),
        .O(\rampStart_load_reg_1071_reg[6] [1]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_274[2]_i_1 
       (.I0(rampStart_load_reg_1071[1]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [1]),
        .I2(\rampVal_3_new_0_fu_274[2]_i_2_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [2]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[2]),
        .O(\rampStart_load_reg_1071_reg[6] [2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_274[2]_i_2 
       (.I0(rampStart_load_reg_1071[0]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [0]),
        .O(\rampVal_3_new_0_fu_274[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_274[3]_i_1 
       (.I0(rampStart_load_reg_1071[2]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [2]),
        .I2(\rampVal_3_new_0_fu_274[3]_i_2_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [3]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[3]),
        .O(\rampStart_load_reg_1071_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \rampVal_3_new_0_fu_274[3]_i_2 
       (.I0(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [0]),
        .I1(rampStart_load_reg_1071[0]),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [1]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(rampStart_load_reg_1071[1]),
        .O(\rampVal_3_new_0_fu_274[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_274[4]_i_1 
       (.I0(rampStart_load_reg_1071[3]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [3]),
        .I2(\rampVal_3_new_0_fu_274[4]_i_2_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [4]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[4]),
        .O(\rampStart_load_reg_1071_reg[6] [4]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_274[4]_i_2 
       (.I0(rampStart_load_reg_1071[1]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [1]),
        .I2(\rampVal_3_new_0_fu_274[2]_i_2_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [2]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[2]),
        .O(\rampVal_3_new_0_fu_274[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_274[5]_i_1 
       (.I0(rampStart_load_reg_1071[4]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [4]),
        .I2(\rampVal_3_new_0_fu_274[6]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [5]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[5]),
        .O(\rampStart_load_reg_1071_reg[6] [5]));
  LUT6 #(
    .INIT(64'h777FFF7F88800080)) 
    \rampVal_3_new_0_fu_274[6]_i_1 
       (.I0(\rampVal_3_new_0_fu_274[6]_i_2_n_3 ),
        .I1(\rampVal_3_new_0_fu_274[6]_i_3_n_3 ),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [4]),
        .I3(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I4(rampStart_load_reg_1071[4]),
        .I5(\rampVal_3_new_0_fu_274[6]_i_4_n_3 ),
        .O(\rampStart_load_reg_1071_reg[6] [6]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_274[6]_i_2 
       (.I0(rampStart_load_reg_1071[5]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [5]),
        .O(\rampVal_3_new_0_fu_274[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_274[6]_i_3 
       (.I0(rampStart_load_reg_1071[2]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [2]),
        .I2(\rampVal_3_new_0_fu_274[3]_i_2_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [3]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[3]),
        .O(\rampVal_3_new_0_fu_274[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_274[6]_i_4 
       (.I0(rampStart_load_reg_1071[6]),
        .I1(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I2(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [6]),
        .O(\rampVal_3_new_0_fu_274[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    \rampVal_3_new_0_fu_274[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(bckgndYUV_full_n),
        .I3(ap_predicate_pred1610_state23),
        .I4(ap_enable_reg_pp0_iter22),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \rampVal_3_new_0_fu_274[7]_i_2 
       (.I0(rampStart_load_reg_1071[6]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [6]),
        .I2(\rampVal_3_new_0_fu_274[7]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [7]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[7]),
        .O(\rampStart_load_reg_1071_reg[6] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \rampVal_3_new_0_fu_274[7]_i_3 
       (.I0(rampStart_load_reg_1071[4]),
        .I1(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [4]),
        .I2(\rampVal_3_new_0_fu_274[6]_i_3_n_3 ),
        .I3(\p_0_0_0_0_0214_lcssa221_fu_202_reg[7] [5]),
        .I4(icmp_ln1072_reg_3735_pp0_iter21_reg),
        .I5(rampStart_load_reg_1071[5]),
        .O(\rampVal_3_new_0_fu_274[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_266[0]_i_1 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[0]),
        .O(\rampVal_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h8BFFB800)) 
    \rampVal_loc_0_fu_266[0]_i_2 
       (.I0(conv2_i_i10_i233_cast_cast_reg_3715_reg[0]),
        .I1(ap_predicate_pred1634_state22),
        .I2(ap_predicate_pred1628_state22),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(\rampVal_reg[7]_0 [0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_266[1]_i_1 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[1]),
        .O(\rampVal_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAF3FAFFFA0C0A000)) 
    \rampVal_loc_0_fu_266[1]_i_2 
       (.I0(conv2_i_i10_i233_cast_cast_reg_3715_reg[1]),
        .I1(\rampVal_reg[7]_0 [0]),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_predicate_pred1634_state22),
        .I4(ap_predicate_pred1628_state22),
        .I5(\rampVal_reg[7]_0 [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[1]));
  LUT6 #(
    .INIT(64'hBB8BBB8BBB8B8888)) 
    \rampVal_loc_0_fu_266[2]_i_1 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(\rampVal_loc_0_fu_266[2]_i_2_n_3 ),
        .I4(\rampVal_loc_0_fu_266[2]_i_3_n_3 ),
        .I5(\rampVal_reg[7]_0 [2]),
        .O(\rampVal_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CCCFFFF)) 
    \rampVal_loc_0_fu_266[2]_i_2 
       (.I0(conv2_i_i10_i233_cast_cast_reg_3715_reg[2]),
        .I1(\rampVal_reg[7]_0 [2]),
        .I2(\rampVal_reg[7]_0 [1]),
        .I3(\rampVal_reg[7]_0 [0]),
        .I4(ap_predicate_pred1628_state22),
        .I5(ap_predicate_pred1634_state22),
        .O(\rampVal_loc_0_fu_266[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rampVal_loc_0_fu_266[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter21),
        .I1(ap_predicate_pred1634_state22),
        .I2(ap_predicate_pred1628_state22),
        .O(\rampVal_loc_0_fu_266[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_266[3]_i_1 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [3]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[3]),
        .O(\rampVal_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \rampVal_loc_0_fu_266[3]_i_2 
       (.I0(conv2_i_i10_i233_cast_cast_reg_3715_reg[3]),
        .I1(\rampVal_loc_0_fu_266_reg[3] ),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_predicate_pred1634_state22),
        .I4(ap_predicate_pred1628_state22),
        .I5(\rampVal_reg[7]_0 [3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_266[4]_i_1 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [4]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[4]),
        .O(\rampVal_reg[7] [4]));
  LUT6 #(
    .INIT(64'hCFAFCFFFC0A0C000)) 
    \rampVal_loc_0_fu_266[4]_i_2 
       (.I0(\rampVal_reg[4] ),
        .I1(conv2_i_i10_i233_cast_cast_reg_3715_reg[4]),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_predicate_pred1634_state22),
        .I4(ap_predicate_pred1628_state22),
        .I5(\rampVal_reg[7]_0 [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_266[5]_i_1 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [5]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[5]),
        .O(\rampVal_reg[7] [5]));
  LUT6 #(
    .INIT(64'hCF5FCFFFC050C000)) 
    \rampVal_loc_0_fu_266[5]_i_2 
       (.I0(\rampVal_reg[5] ),
        .I1(conv2_i_i10_i233_cast_cast_reg_3715_reg[5]),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_predicate_pred1634_state22),
        .I4(ap_predicate_pred1628_state22),
        .I5(\rampVal_reg[7]_0 [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_266[6]_i_1 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [6]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[6]),
        .O(\rampVal_reg[7] [6]));
  LUT6 #(
    .INIT(64'hCF5FCFFFC0A0C000)) 
    \rampVal_loc_0_fu_266[6]_i_2 
       (.I0(\rampVal_reg[7]_1 ),
        .I1(conv2_i_i10_i233_cast_cast_reg_3715_reg[6]),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_predicate_pred1634_state22),
        .I4(ap_predicate_pred1628_state22),
        .I5(\rampVal_reg[7]_0 [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_rampVal_loc_1_out_o[6]));
  LUT6 #(
    .INIT(64'hAAAAFEAAAAAAAAAA)) 
    \rampVal_loc_0_fu_266[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_predicate_pred1628_state22),
        .I2(ap_predicate_pred1634_state22),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(ap_enable_reg_pp0_iter23_reg_1),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(ap_predicate_pred1628_state22_reg_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_266[7]_i_2 
       (.I0(\rampVal_loc_0_fu_266_reg[7] [7]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\rampVal_loc_0_fu_266[7]_i_3_n_3 ),
        .I3(ap_enable_reg_pp0_iter21),
        .I4(\rampVal_reg[7]_0 [7]),
        .O(\rampVal_reg[7] [7]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \rampVal_loc_0_fu_266[7]_i_3 
       (.I0(conv2_i_i10_i233_cast_cast_reg_3715_reg[7]),
        .I1(ap_predicate_pred1634_state22),
        .I2(\rampVal_reg[7]_0 [6]),
        .I3(\rampVal_reg[7]_1 ),
        .I4(ap_predicate_pred1628_state22),
        .I5(\rampVal_reg[7]_0 [7]),
        .O(\rampVal_loc_0_fu_266[7]_i_3_n_3 ));
  FDRE \reg_1048_reg[0] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_11),
        .Q(reg_1048[0]),
        .R(1'b0));
  FDRE \reg_1048_reg[1] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_10),
        .Q(reg_1048[1]),
        .R(1'b0));
  FDRE \reg_1048_reg[2] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_9),
        .Q(reg_1048[2]),
        .R(1'b0));
  FDRE \reg_1048_reg[3] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_8),
        .Q(reg_1048[3]),
        .R(1'b0));
  FDRE \reg_1048_reg[4] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_7),
        .Q(reg_1048[4]),
        .R(1'b0));
  FDRE \reg_1048_reg[5] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_6),
        .Q(reg_1048[5]),
        .R(1'b0));
  FDRE \reg_1048_reg[6] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_5),
        .Q(reg_1048[6]),
        .R(1'b0));
  FDRE \reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_y_U_n_4),
        .Q(reg_1048[7]),
        .R(1'b0));
  FDRE \reg_1052_reg[1] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_u_U_n_4),
        .Q(reg_1052[1]),
        .R(1'b0));
  FDRE \reg_1052_reg[7] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_u_U_n_3),
        .Q(reg_1052[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
    \reg_1056[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter21),
        .I3(ap_predicate_pred434_state23),
        .I4(ap_predicate_pred428_state23),
        .I5(ap_predicate_pred423_state23),
        .O(reg_10480));
  FDRE \reg_1056_reg[0] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_v_U_n_3),
        .Q(reg_1056[0]),
        .R(1'b0));
  FDRE \reg_1056_reg[4] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_v_U_n_6),
        .Q(reg_1056[4]),
        .R(1'b0));
  FDRE \reg_1056_reg[6] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_v_U_n_4),
        .Q(reg_1056[6]),
        .R(1'b0));
  FDRE \reg_1056_reg[7] 
       (.C(ap_clk),
        .CE(reg_10480),
        .D(tpgBarSelYuv_v_U_n_5),
        .Q(reg_1056[7]),
        .R(1'b0));
  FDSE \select_ln1309_reg_4298_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[0]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[0] ),
        .S(select_ln1309_reg_4298));
  FDSE \select_ln1309_reg_4298_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[1]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[1] ),
        .S(select_ln1309_reg_4298));
  FDSE \select_ln1309_reg_4298_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[2]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[2] ),
        .S(select_ln1309_reg_4298));
  FDSE \select_ln1309_reg_4298_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[3]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[3] ),
        .S(select_ln1309_reg_4298));
  FDSE \select_ln1309_reg_4298_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[4]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[4] ),
        .S(select_ln1309_reg_4298));
  FDSE \select_ln1309_reg_4298_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[5]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[5] ),
        .S(select_ln1309_reg_4298));
  FDSE \select_ln1309_reg_4298_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[6]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[6] ),
        .S(select_ln1309_reg_4298));
  FDSE \select_ln1309_reg_4298_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln7_fu_2639_p4[7]),
        .Q(\select_ln1309_reg_4298_reg_n_3_[7] ),
        .S(select_ln1309_reg_4298));
  LUT3 #(
    .INIT(8'h8A)) 
    \select_ln1311_reg_4303[7]_i_1 
       (.I0(tmp_16_reg_4202),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[0]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[0] ),
        .S(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[1]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[1] ),
        .S(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[2]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[2] ),
        .S(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[3]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[3] ),
        .S(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[4]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[4] ),
        .S(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[5]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[5] ),
        .S(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[6]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[6] ),
        .S(select_ln1311_reg_4303));
  FDSE \select_ln1311_reg_4303_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln8_reg_4207[7]),
        .Q(\select_ln1311_reg_4303_reg_n_3_[7] ),
        .S(select_ln1311_reg_4303));
  LUT3 #(
    .INIT(8'h8A)) 
    \select_ln1314_reg_4212[7]_i_1 
       (.I0(tmp_17_reg_4137),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(select_ln1314_reg_4212));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[0] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[0]),
        .R(1'b0));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[1] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[1]),
        .R(1'b0));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[2] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[2]),
        .R(1'b0));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[3] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[3]),
        .R(1'b0));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[4] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[4]),
        .R(1'b0));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[5] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[5]),
        .R(1'b0));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[6] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[6]),
        .R(1'b0));
  FDRE \select_ln1314_reg_4212_pp0_iter21_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1314_reg_4212_reg_n_3_[7] ),
        .Q(select_ln1314_reg_4212_pp0_iter21_reg[7]),
        .R(1'b0));
  FDSE \select_ln1314_reg_4212_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[0]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[0] ),
        .S(select_ln1314_reg_4212));
  FDSE \select_ln1314_reg_4212_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[1]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[1] ),
        .S(select_ln1314_reg_4212));
  FDSE \select_ln1314_reg_4212_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[2]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[2] ),
        .S(select_ln1314_reg_4212));
  FDSE \select_ln1314_reg_4212_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[3]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[3] ),
        .S(select_ln1314_reg_4212));
  FDSE \select_ln1314_reg_4212_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[4]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[4] ),
        .S(select_ln1314_reg_4212));
  FDSE \select_ln1314_reg_4212_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[5]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[5] ),
        .S(select_ln1314_reg_4212));
  FDSE \select_ln1314_reg_4212_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[6]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[6] ),
        .S(select_ln1314_reg_4212));
  FDSE \select_ln1314_reg_4212_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln9_reg_4142[7]),
        .Q(\select_ln1314_reg_4212_reg_n_3_[7] ),
        .S(select_ln1314_reg_4212));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_sparsemux_11_3_9_1_1 sparsemux_11_3_9_1_1_U32
       (.D(tmp_fu_1802_p13),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980),
        .\tmp_reg_4045_reg[7] (tpgSinTableArray_9bit_3_load_reg_3975),
        .\tmp_reg_4045_reg[7]_0 (tpgSinTableArray_9bit_1_load_reg_3965),
        .\tmp_reg_4045_reg[7]_1 (tpgSinTableArray_9bit_0_load_reg_3960),
        .\tmp_reg_4045_reg[8] (tpgSinTableArray_9bit_2_load_reg_3970),
        .urem_ln1281_reg_3955(urem_ln1281_reg_3955));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_25 sparsemux_11_3_9_1_1_U33
       (.D(tmp_s_fu_1844_p13),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010),
        .\tmp_s_reg_4050_reg[7] (tpgSinTableArray_9bit_3_load_1_reg_4005),
        .\tmp_s_reg_4050_reg[7]_0 (tpgSinTableArray_9bit_1_load_1_reg_3995),
        .\tmp_s_reg_4050_reg[7]_1 (tpgSinTableArray_9bit_0_load_1_reg_3990),
        .\tmp_s_reg_4050_reg[8] (tpgSinTableArray_9bit_2_load_1_reg_4000),
        .urem_ln1285_reg_3985(urem_ln1285_reg_3985));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_sparsemux_11_3_9_1_1_26 sparsemux_11_3_9_1_1_U34
       (.D(tmp_1_fu_1886_p13),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040),
        .\tmp_1_reg_4055_reg[7] (tpgSinTableArray_9bit_3_load_2_reg_4035),
        .\tmp_1_reg_4055_reg[7]_0 (tpgSinTableArray_9bit_1_load_2_reg_4025),
        .\tmp_1_reg_4055_reg[7]_1 (tpgSinTableArray_9bit_0_load_2_reg_4020),
        .\tmp_1_reg_4055_reg[8] (tpgSinTableArray_9bit_2_load_2_reg_4030),
        .urem_ln1289_reg_4015(urem_ln1289_reg_4015));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_10 
       (.I0(trunc_ln1356_reg_4238[13]),
        .O(\sub_ln1356_1_reg_4308[0]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_11 
       (.I0(trunc_ln1356_reg_4238[12]),
        .O(\sub_ln1356_1_reg_4308[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_13 
       (.I0(trunc_ln1356_reg_4238[11]),
        .O(\sub_ln1356_1_reg_4308[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_14 
       (.I0(trunc_ln1356_reg_4238[10]),
        .O(\sub_ln1356_1_reg_4308[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_15 
       (.I0(trunc_ln1356_reg_4238[9]),
        .O(\sub_ln1356_1_reg_4308[0]_i_15_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_16 
       (.I0(trunc_ln1356_reg_4238[8]),
        .O(\sub_ln1356_1_reg_4308[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_18 
       (.I0(trunc_ln1356_reg_4238[7]),
        .O(\sub_ln1356_1_reg_4308[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_19 
       (.I0(trunc_ln1356_reg_4238[6]),
        .O(\sub_ln1356_1_reg_4308[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_20 
       (.I0(trunc_ln1356_reg_4238[5]),
        .O(\sub_ln1356_1_reg_4308[0]_i_20_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_21 
       (.I0(trunc_ln1356_reg_4238[4]),
        .O(\sub_ln1356_1_reg_4308[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_22 
       (.I0(trunc_ln1356_reg_4238[3]),
        .O(\sub_ln1356_1_reg_4308[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_23 
       (.I0(trunc_ln1356_reg_4238[2]),
        .O(\sub_ln1356_1_reg_4308[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_24 
       (.I0(trunc_ln1356_reg_4238[1]),
        .O(\sub_ln1356_1_reg_4308[0]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_3 
       (.I0(trunc_ln1356_reg_4238[19]),
        .O(\sub_ln1356_1_reg_4308[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_4 
       (.I0(trunc_ln1356_reg_4238[18]),
        .O(\sub_ln1356_1_reg_4308[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_5 
       (.I0(trunc_ln1356_reg_4238[17]),
        .O(\sub_ln1356_1_reg_4308[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_6 
       (.I0(trunc_ln1356_reg_4238[16]),
        .O(\sub_ln1356_1_reg_4308[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_8 
       (.I0(trunc_ln1356_reg_4238[15]),
        .O(\sub_ln1356_1_reg_4308[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[0]_i_9 
       (.I0(trunc_ln1356_reg_4238[14]),
        .O(\sub_ln1356_1_reg_4308[0]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln1356_1_reg_4308[1]_i_1 
       (.I0(trunc_ln1356_1_fu_2685_p4__0),
        .I1(trunc_ln1356_1_fu_2685_p4[1]),
        .O(\sub_ln1356_1_reg_4308[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln1356_1_reg_4308[2]_i_1 
       (.I0(trunc_ln1356_1_fu_2685_p4[1]),
        .I1(trunc_ln1356_1_fu_2685_p4__0),
        .I2(trunc_ln1356_1_fu_2685_p4[2]),
        .O(\sub_ln1356_1_reg_4308[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sub_ln1356_1_reg_4308[3]_i_1 
       (.I0(trunc_ln1356_1_fu_2685_p4[2]),
        .I1(trunc_ln1356_1_fu_2685_p4__0),
        .I2(trunc_ln1356_1_fu_2685_p4[1]),
        .I3(trunc_ln1356_1_fu_2685_p4[3]),
        .O(\sub_ln1356_1_reg_4308[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sub_ln1356_1_reg_4308[4]_i_1 
       (.I0(trunc_ln1356_1_fu_2685_p4[3]),
        .I1(trunc_ln1356_1_fu_2685_p4[1]),
        .I2(trunc_ln1356_1_fu_2685_p4__0),
        .I3(trunc_ln1356_1_fu_2685_p4[2]),
        .I4(trunc_ln1356_1_fu_2685_p4[4]),
        .O(\sub_ln1356_1_reg_4308[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sub_ln1356_1_reg_4308[5]_i_1 
       (.I0(trunc_ln1356_1_fu_2685_p4[4]),
        .I1(trunc_ln1356_1_fu_2685_p4[2]),
        .I2(trunc_ln1356_1_fu_2685_p4__0),
        .I3(trunc_ln1356_1_fu_2685_p4[1]),
        .I4(trunc_ln1356_1_fu_2685_p4[3]),
        .I5(trunc_ln1356_1_fu_2685_p4[5]),
        .O(\sub_ln1356_1_reg_4308[5]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[5]_i_3 
       (.I0(trunc_ln1356_reg_4238[23]),
        .O(\sub_ln1356_1_reg_4308[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[5]_i_4 
       (.I0(trunc_ln1356_reg_4238[22]),
        .O(\sub_ln1356_1_reg_4308[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[5]_i_5 
       (.I0(trunc_ln1356_reg_4238[21]),
        .O(\sub_ln1356_1_reg_4308[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[5]_i_6 
       (.I0(trunc_ln1356_reg_4238[20]),
        .O(\sub_ln1356_1_reg_4308[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1356_1_reg_4308[6]_i_1 
       (.I0(\sub_ln1356_1_reg_4308[7]_i_3_n_3 ),
        .I1(trunc_ln1356_1_fu_2685_p4[6]),
        .O(\sub_ln1356_1_reg_4308[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_ln1356_1_reg_4308[7]_i_1 
       (.I0(trunc_ln1356_1_fu_2685_p4[6]),
        .I1(\sub_ln1356_1_reg_4308[7]_i_3_n_3 ),
        .I2(trunc_ln1356_1_fu_2685_p4[7]),
        .O(\sub_ln1356_1_reg_4308[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sub_ln1356_1_reg_4308[7]_i_3 
       (.I0(trunc_ln1356_1_fu_2685_p4[4]),
        .I1(trunc_ln1356_1_fu_2685_p4[2]),
        .I2(trunc_ln1356_1_fu_2685_p4__0),
        .I3(trunc_ln1356_1_fu_2685_p4[1]),
        .I4(trunc_ln1356_1_fu_2685_p4[3]),
        .I5(trunc_ln1356_1_fu_2685_p4[5]),
        .O(\sub_ln1356_1_reg_4308[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[7]_i_4 
       (.I0(mul_ln1356_reg_4232[26]),
        .O(\sub_ln1356_1_reg_4308[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[7]_i_5 
       (.I0(trunc_ln1356_reg_4238[25]),
        .O(\sub_ln1356_1_reg_4308[7]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1356_1_reg_4308[7]_i_6 
       (.I0(trunc_ln1356_reg_4238[24]),
        .O(\sub_ln1356_1_reg_4308[7]_i_6_n_3 ));
  FDRE \sub_ln1356_1_reg_4308_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln1356_1_fu_2685_p4__0),
        .Q(sub_ln1356_1_reg_4308[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1356_1_reg_4308_reg[0]_i_1 
       (.CI(\sub_ln1356_1_reg_4308_reg[0]_i_2_n_3 ),
        .CO({\sub_ln1356_1_reg_4308_reg[0]_i_1_n_3 ,\sub_ln1356_1_reg_4308_reg[0]_i_1_n_4 ,\sub_ln1356_1_reg_4308_reg[0]_i_1_n_5 ,\sub_ln1356_1_reg_4308_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({trunc_ln1356_1_fu_2685_p4__0,\NLW_sub_ln1356_1_reg_4308_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\sub_ln1356_1_reg_4308[0]_i_3_n_3 ,\sub_ln1356_1_reg_4308[0]_i_4_n_3 ,\sub_ln1356_1_reg_4308[0]_i_5_n_3 ,\sub_ln1356_1_reg_4308[0]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1356_1_reg_4308_reg[0]_i_12 
       (.CI(\sub_ln1356_1_reg_4308_reg[0]_i_17_n_3 ),
        .CO({\sub_ln1356_1_reg_4308_reg[0]_i_12_n_3 ,\sub_ln1356_1_reg_4308_reg[0]_i_12_n_4 ,\sub_ln1356_1_reg_4308_reg[0]_i_12_n_5 ,\sub_ln1356_1_reg_4308_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1356_1_reg_4308_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\sub_ln1356_1_reg_4308[0]_i_18_n_3 ,\sub_ln1356_1_reg_4308[0]_i_19_n_3 ,\sub_ln1356_1_reg_4308[0]_i_20_n_3 ,\sub_ln1356_1_reg_4308[0]_i_21_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1356_1_reg_4308_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\sub_ln1356_1_reg_4308_reg[0]_i_17_n_3 ,\sub_ln1356_1_reg_4308_reg[0]_i_17_n_4 ,\sub_ln1356_1_reg_4308_reg[0]_i_17_n_5 ,\sub_ln1356_1_reg_4308_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_sub_ln1356_1_reg_4308_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\sub_ln1356_1_reg_4308[0]_i_22_n_3 ,\sub_ln1356_1_reg_4308[0]_i_23_n_3 ,\sub_ln1356_1_reg_4308[0]_i_24_n_3 ,trunc_ln1356_reg_4238[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1356_1_reg_4308_reg[0]_i_2 
       (.CI(\sub_ln1356_1_reg_4308_reg[0]_i_7_n_3 ),
        .CO({\sub_ln1356_1_reg_4308_reg[0]_i_2_n_3 ,\sub_ln1356_1_reg_4308_reg[0]_i_2_n_4 ,\sub_ln1356_1_reg_4308_reg[0]_i_2_n_5 ,\sub_ln1356_1_reg_4308_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1356_1_reg_4308_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\sub_ln1356_1_reg_4308[0]_i_8_n_3 ,\sub_ln1356_1_reg_4308[0]_i_9_n_3 ,\sub_ln1356_1_reg_4308[0]_i_10_n_3 ,\sub_ln1356_1_reg_4308[0]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1356_1_reg_4308_reg[0]_i_7 
       (.CI(\sub_ln1356_1_reg_4308_reg[0]_i_12_n_3 ),
        .CO({\sub_ln1356_1_reg_4308_reg[0]_i_7_n_3 ,\sub_ln1356_1_reg_4308_reg[0]_i_7_n_4 ,\sub_ln1356_1_reg_4308_reg[0]_i_7_n_5 ,\sub_ln1356_1_reg_4308_reg[0]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1356_1_reg_4308_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\sub_ln1356_1_reg_4308[0]_i_13_n_3 ,\sub_ln1356_1_reg_4308[0]_i_14_n_3 ,\sub_ln1356_1_reg_4308[0]_i_15_n_3 ,\sub_ln1356_1_reg_4308[0]_i_16_n_3 }));
  FDRE \sub_ln1356_1_reg_4308_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln1356_1_reg_4308[1]_i_1_n_3 ),
        .Q(sub_ln1356_1_reg_4308[1]),
        .R(1'b0));
  FDRE \sub_ln1356_1_reg_4308_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln1356_1_reg_4308[2]_i_1_n_3 ),
        .Q(sub_ln1356_1_reg_4308[2]),
        .R(1'b0));
  FDRE \sub_ln1356_1_reg_4308_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln1356_1_reg_4308[3]_i_1_n_3 ),
        .Q(sub_ln1356_1_reg_4308[3]),
        .R(1'b0));
  FDRE \sub_ln1356_1_reg_4308_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln1356_1_reg_4308[4]_i_1_n_3 ),
        .Q(sub_ln1356_1_reg_4308[4]),
        .R(1'b0));
  FDRE \sub_ln1356_1_reg_4308_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln1356_1_reg_4308[5]_i_1_n_3 ),
        .Q(sub_ln1356_1_reg_4308[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1356_1_reg_4308_reg[5]_i_2 
       (.CI(\sub_ln1356_1_reg_4308_reg[0]_i_1_n_3 ),
        .CO({\sub_ln1356_1_reg_4308_reg[5]_i_2_n_3 ,\sub_ln1356_1_reg_4308_reg[5]_i_2_n_4 ,\sub_ln1356_1_reg_4308_reg[5]_i_2_n_5 ,\sub_ln1356_1_reg_4308_reg[5]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(trunc_ln1356_1_fu_2685_p4[4:1]),
        .S({\sub_ln1356_1_reg_4308[5]_i_3_n_3 ,\sub_ln1356_1_reg_4308[5]_i_4_n_3 ,\sub_ln1356_1_reg_4308[5]_i_5_n_3 ,\sub_ln1356_1_reg_4308[5]_i_6_n_3 }));
  FDRE \sub_ln1356_1_reg_4308_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln1356_1_reg_4308[6]_i_1_n_3 ),
        .Q(sub_ln1356_1_reg_4308[6]),
        .R(1'b0));
  FDRE \sub_ln1356_1_reg_4308_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sub_ln1356_1_reg_4308[7]_i_1_n_3 ),
        .Q(sub_ln1356_1_reg_4308[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln1356_1_reg_4308_reg[7]_i_2 
       (.CI(\sub_ln1356_1_reg_4308_reg[5]_i_2_n_3 ),
        .CO({\NLW_sub_ln1356_1_reg_4308_reg[7]_i_2_CO_UNCONNECTED [3:2],\sub_ln1356_1_reg_4308_reg[7]_i_2_n_5 ,\sub_ln1356_1_reg_4308_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln1356_1_reg_4308_reg[7]_i_2_O_UNCONNECTED [3],trunc_ln1356_1_fu_2685_p4[7:5]}),
        .S({1'b0,\sub_ln1356_1_reg_4308[7]_i_4_n_3 ,\sub_ln1356_1_reg_4308[7]_i_5_n_3 ,\sub_ln1356_1_reg_4308[7]_i_6_n_3 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_13_reg_3875_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_13_reg_3875_reg
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U31_n_3,mul_11ns_13ns_23_2_1_U31_n_4,mul_11ns_13ns_23_2_1_U31_n_5,mul_11ns_13ns_23_2_1_U31_n_6,mul_11ns_13ns_23_2_1_U31_n_7,mul_11ns_13ns_23_2_1_U31_n_8,mul_11ns_13ns_23_2_1_U31_n_9,mul_11ns_13ns_23_2_1_U31_n_10,mul_11ns_13ns_23_2_1_U31_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_2_1_U30_n_3,mul_11ns_13ns_23_2_1_U30_n_4,mul_11ns_13ns_23_2_1_U30_n_5,mul_11ns_13ns_23_2_1_U30_n_6,mul_11ns_13ns_23_2_1_U30_n_7,mul_11ns_13ns_23_2_1_U30_n_8,mul_11ns_13ns_23_2_1_U30_n_9,mul_11ns_13ns_23_2_1_U30_n_10,mul_11ns_13ns_23_2_1_U30_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_13_reg_3875_reg_DOADO_UNCONNECTED[15:8],tmp_13_reg_3875_reg_n_11,tmp_13_reg_3875_reg_n_12,tmp_13_reg_3875_reg_n_13,tmp_13_reg_3875_reg_n_14,tmp_13_reg_3875_reg_n_15,tmp_13_reg_3875_reg_n_16,tmp_13_reg_3875_reg_n_17,tmp_13_reg_3875_reg_n_18}),
        .DOBDO({NLW_tmp_13_reg_3875_reg_DOBDO_UNCONNECTED[15:8],tmp_13_reg_3875_reg_n_27,tmp_13_reg_3875_reg_n_28,tmp_13_reg_3875_reg_n_29,tmp_13_reg_3875_reg_n_30,tmp_13_reg_3875_reg_n_31,tmp_13_reg_3875_reg_n_32,tmp_13_reg_3875_reg_n_33,tmp_13_reg_3875_reg_n_34}),
        .DOPADOP(NLW_tmp_13_reg_3875_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_13_reg_3875_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_13_reg_3875_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_13_reg_3875_reg_rep
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U31_n_3,mul_11ns_13ns_23_2_1_U31_n_4,mul_11ns_13ns_23_2_1_U31_n_5,mul_11ns_13ns_23_2_1_U31_n_6,mul_11ns_13ns_23_2_1_U31_n_7,mul_11ns_13ns_23_2_1_U31_n_8,mul_11ns_13ns_23_2_1_U31_n_9,mul_11ns_13ns_23_2_1_U31_n_10,mul_11ns_13ns_23_2_1_U31_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_2_1_U30_n_3,mul_11ns_13ns_23_2_1_U30_n_4,mul_11ns_13ns_23_2_1_U30_n_5,mul_11ns_13ns_23_2_1_U30_n_6,mul_11ns_13ns_23_2_1_U30_n_7,mul_11ns_13ns_23_2_1_U30_n_8,mul_11ns_13ns_23_2_1_U30_n_9,mul_11ns_13ns_23_2_1_U30_n_10,mul_11ns_13ns_23_2_1_U30_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_13_reg_3875_reg_rep_DOADO_UNCONNECTED[15:8],tmp_13_reg_3875_reg_rep_n_11,tmp_13_reg_3875_reg_rep_n_12,tmp_13_reg_3875_reg_rep_n_13,tmp_13_reg_3875_reg_rep_n_14,tmp_13_reg_3875_reg_rep_n_15,tmp_13_reg_3875_reg_rep_n_16,tmp_13_reg_3875_reg_rep_n_17,tmp_13_reg_3875_reg_rep_n_18}),
        .DOBDO({NLW_tmp_13_reg_3875_reg_rep_DOBDO_UNCONNECTED[15:8],q1}),
        .DOPADOP(NLW_tmp_13_reg_3875_reg_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_13_reg_3875_reg_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_13_reg_3875_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_13_reg_3875_reg_rep__0
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U31_n_3,mul_11ns_13ns_23_2_1_U31_n_4,mul_11ns_13ns_23_2_1_U31_n_5,mul_11ns_13ns_23_2_1_U31_n_6,mul_11ns_13ns_23_2_1_U31_n_7,mul_11ns_13ns_23_2_1_U31_n_8,mul_11ns_13ns_23_2_1_U31_n_9,mul_11ns_13ns_23_2_1_U31_n_10,mul_11ns_13ns_23_2_1_U31_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_2_1_U30_n_3,mul_11ns_13ns_23_2_1_U30_n_4,mul_11ns_13ns_23_2_1_U30_n_5,mul_11ns_13ns_23_2_1_U30_n_6,mul_11ns_13ns_23_2_1_U30_n_7,mul_11ns_13ns_23_2_1_U30_n_8,mul_11ns_13ns_23_2_1_U30_n_9,mul_11ns_13ns_23_2_1_U30_n_10,mul_11ns_13ns_23_2_1_U30_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_13_reg_3875_reg_rep__0_DOADO_UNCONNECTED[15:8],tmp_13_reg_3875_reg_rep__0_n_11,tmp_13_reg_3875_reg_rep__0_n_12,tmp_13_reg_3875_reg_rep__0_n_13,tmp_13_reg_3875_reg_rep__0_n_14,tmp_13_reg_3875_reg_rep__0_n_15,tmp_13_reg_3875_reg_rep__0_n_16,tmp_13_reg_3875_reg_rep__0_n_17,tmp_13_reg_3875_reg_rep__0_n_18}),
        .DOBDO({NLW_tmp_13_reg_3875_reg_rep__0_DOBDO_UNCONNECTED[15:8],tmp_13_reg_3875_reg_rep__0_n_27,tmp_13_reg_3875_reg_rep__0_n_28,tmp_13_reg_3875_reg_rep__0_n_29,tmp_13_reg_3875_reg_rep__0_n_30,tmp_13_reg_3875_reg_rep__0_n_31,tmp_13_reg_3875_reg_rep__0_n_32,tmp_13_reg_3875_reg_rep__0_n_33,tmp_13_reg_3875_reg_rep__0_n_34}),
        .DOPADOP(NLW_tmp_13_reg_3875_reg_rep__0_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_13_reg_3875_reg_rep__0_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_13_reg_3875_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_13_reg_3875_reg_rep__1
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U31_n_3,mul_11ns_13ns_23_2_1_U31_n_4,mul_11ns_13ns_23_2_1_U31_n_5,mul_11ns_13ns_23_2_1_U31_n_6,mul_11ns_13ns_23_2_1_U31_n_7,mul_11ns_13ns_23_2_1_U31_n_8,mul_11ns_13ns_23_2_1_U31_n_9,mul_11ns_13ns_23_2_1_U31_n_10,mul_11ns_13ns_23_2_1_U31_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_2_1_U30_n_3,mul_11ns_13ns_23_2_1_U30_n_4,mul_11ns_13ns_23_2_1_U30_n_5,mul_11ns_13ns_23_2_1_U30_n_6,mul_11ns_13ns_23_2_1_U30_n_7,mul_11ns_13ns_23_2_1_U30_n_8,mul_11ns_13ns_23_2_1_U30_n_9,mul_11ns_13ns_23_2_1_U30_n_10,mul_11ns_13ns_23_2_1_U30_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_13_reg_3875_reg_rep__1_DOADO_UNCONNECTED[15:9],tmp_13_reg_3875_reg_rep__1_n_10,tmp_13_reg_3875_reg_rep__1_n_11,tmp_13_reg_3875_reg_rep__1_n_12,tmp_13_reg_3875_reg_rep__1_n_13,tmp_13_reg_3875_reg_rep__1_n_14,tmp_13_reg_3875_reg_rep__1_n_15,tmp_13_reg_3875_reg_rep__1_n_16,tmp_13_reg_3875_reg_rep__1_n_17,tmp_13_reg_3875_reg_rep__1_n_18}),
        .DOBDO({NLW_tmp_13_reg_3875_reg_rep__1_DOBDO_UNCONNECTED[15:9],tmp_13_reg_3875_reg_rep__1_n_26,tmp_13_reg_3875_reg_rep__1_n_27,tmp_13_reg_3875_reg_rep__1_n_28,tmp_13_reg_3875_reg_rep__1_n_29,tmp_13_reg_3875_reg_rep__1_n_30,tmp_13_reg_3875_reg_rep__1_n_31,tmp_13_reg_3875_reg_rep__1_n_32,tmp_13_reg_3875_reg_rep__1_n_33,tmp_13_reg_3875_reg_rep__1_n_34}),
        .DOPADOP(NLW_tmp_13_reg_3875_reg_rep__1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_13_reg_3875_reg_rep__1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_13_reg_3875_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_13_reg_3875_reg_rep__2
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U31_n_3,mul_11ns_13ns_23_2_1_U31_n_4,mul_11ns_13ns_23_2_1_U31_n_5,mul_11ns_13ns_23_2_1_U31_n_6,mul_11ns_13ns_23_2_1_U31_n_7,mul_11ns_13ns_23_2_1_U31_n_8,mul_11ns_13ns_23_2_1_U31_n_9,mul_11ns_13ns_23_2_1_U31_n_10,mul_11ns_13ns_23_2_1_U31_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,mul_11ns_13ns_23_2_1_U30_n_3,mul_11ns_13ns_23_2_1_U30_n_4,mul_11ns_13ns_23_2_1_U30_n_5,mul_11ns_13ns_23_2_1_U30_n_6,mul_11ns_13ns_23_2_1_U30_n_7,mul_11ns_13ns_23_2_1_U30_n_8,mul_11ns_13ns_23_2_1_U30_n_9,mul_11ns_13ns_23_2_1_U30_n_10,mul_11ns_13ns_23_2_1_U30_n_11,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_13_reg_3875_reg_rep__2_DOADO_UNCONNECTED[15:8],tmp_13_reg_3875_reg_rep__2_n_11,tmp_13_reg_3875_reg_rep__2_n_12,tmp_13_reg_3875_reg_rep__2_n_13,tmp_13_reg_3875_reg_rep__2_n_14,tmp_13_reg_3875_reg_rep__2_n_15,tmp_13_reg_3875_reg_rep__2_n_16,tmp_13_reg_3875_reg_rep__2_n_17,tmp_13_reg_3875_reg_rep__2_n_18}),
        .DOBDO({NLW_tmp_13_reg_3875_reg_rep__2_DOBDO_UNCONNECTED[15:8],tmp_13_reg_3875_reg_rep__2_n_27,tmp_13_reg_3875_reg_rep__2_n_28,tmp_13_reg_3875_reg_rep__2_n_29,tmp_13_reg_3875_reg_rep__2_n_30,tmp_13_reg_3875_reg_rep__2_n_31,tmp_13_reg_3875_reg_rep__2_n_32,tmp_13_reg_3875_reg_rep__2_n_33,tmp_13_reg_3875_reg_rep__2_n_34}),
        .DOPADOP(NLW_tmp_13_reg_3875_reg_rep__2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_13_reg_3875_reg_rep__2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(ap_block_pp0_stage0_subdone),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(tpgSinTableArray_9bit_0_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_16_reg_4202[0]_i_2 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_4),
        .I1(zext_ln1303_fu_2532_p1[14]),
        .O(\tmp_16_reg_4202[0]_i_2_n_3 ));
  FDRE \tmp_16_reg_4202_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[16]),
        .Q(tmp_16_reg_4202),
        .R(1'b0));
  CARRY4 \tmp_16_reg_4202_reg[0]_i_1 
       (.CI(\trunc_ln8_reg_4207_reg[5]_i_1_n_3 ),
        .CO({\NLW_tmp_16_reg_4202_reg[0]_i_1_CO_UNCONNECTED [3],add_ln1303_2_fu_2539_p2[16],\NLW_tmp_16_reg_4202_reg[0]_i_1_CO_UNCONNECTED [1],\tmp_16_reg_4202_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mac_muladd_8ns_8s_16s_16_4_1_U46_n_4}),
        .O({\NLW_tmp_16_reg_4202_reg[0]_i_1_O_UNCONNECTED [3:2],add_ln1303_2_fu_2539_p2[15:14]}),
        .S({1'b0,1'b1,mac_muladd_8ns_8s_16s_16_4_1_U46_n_3,\tmp_16_reg_4202[0]_i_2_n_3 }));
  FDRE \tmp_17_reg_4137_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_2_fu_2415_p2),
        .Q(tmp_17_reg_4137),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[0]),
        .Q(tmp_1_reg_4055[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[1]),
        .Q(tmp_1_reg_4055[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[2]),
        .Q(tmp_1_reg_4055[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[3]),
        .Q(tmp_1_reg_4055[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[4]),
        .Q(tmp_1_reg_4055[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[5]),
        .Q(tmp_1_reg_4055[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[6]),
        .Q(tmp_1_reg_4055[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[7]),
        .Q(tmp_1_reg_4055[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_4055_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_1886_p13[8]),
        .Q(tmp_1_reg_4055[8]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_9_reg_3865_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180017001500130011000F000D000B00090007000500030001),
    .INIT_01(256'h003B003A00380036003400330031002F002D002B002A00280026002400220020),
    .INIT_02(256'h0055005400520051004F004E004C004A004900470046004400420041003F003D),
    .INIT_03(256'h006A00690067006600650064006300610060005F005E005C005B005900580057),
    .INIT_04(256'h00780077007600760075007400730073007200710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790079),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007A007B007B007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400740075),
    .INIT_09(256'h005100530054005500570058005A005B005C005E005F00600062006300640065),
    .INIT_0A(256'h00370038003A003C003E003F004100430044004600480049004B004C004E004F),
    .INIT_0B(256'h0019001B001D001F00210022002400260028002A002C002E002F003100330035),
    .INIT_0C(256'h00FA00FC00FE000000010003000500070009000B000D000F0011001300150017),
    .INIT_0D(256'h00DB00DD00DE00E000E200E400E600E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C100C300C500C700C800CA00CC00CE00D000D100D300D500D700D9),
    .INIT_0F(256'h00A500A700A800AA00AB00AC00AE00B000B100B300B400B600B700B900BB00BC),
    .INIT_10(256'h0092009300940095009600970098009A009B009C009D009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800880089008A008B008B008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100810082008200830083008400840085),
    .INIT_13(256'h0082008200810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008C008B008A0089008900880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009900980096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AD00AB00AA00A800A700A600A400A300A100A0009F009E),
    .INIT_17(256'h00CE00CC00CB00C900C700C500C400C200C000BE00BD00BB00B900B800B600B5),
    .INIT_18(256'h00EC00EA00E800E700E500E300E100DF00DD00DB00D900D700D500D400D200D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_9_reg_3865_reg
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U29_n_3,mul_11ns_13ns_23_2_1_U29_n_4,mul_11ns_13ns_23_2_1_U29_n_5,mul_11ns_13ns_23_2_1_U29_n_6,mul_11ns_13ns_23_2_1_U29_n_7,mul_11ns_13ns_23_2_1_U29_n_8,mul_11ns_13ns_23_2_1_U29_n_9,mul_11ns_13ns_23_2_1_U29_n_10,mul_11ns_13ns_23_2_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_9_reg_3865_reg_DOADO_UNCONNECTED[15:8],tmp_9_reg_3865_reg_n_11,tmp_9_reg_3865_reg_n_12,tmp_9_reg_3865_reg_n_13,tmp_9_reg_3865_reg_n_14,tmp_9_reg_3865_reg_n_15,tmp_9_reg_3865_reg_n_16,tmp_9_reg_3865_reg_n_17,tmp_9_reg_3865_reg_n_18}),
        .DOBDO(NLW_tmp_9_reg_3865_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_9_reg_3865_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_9_reg_3865_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_9_reg_3865_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B00190017001500130011000F000D000B000900070005000300010000),
    .INIT_01(256'h003A00380037003500330031002F002E002C002A00280026002400220021001F),
    .INIT_02(256'h005400530051004F004E004C004B004900480046004400430041003F003E003C),
    .INIT_03(256'h00690068006700650064006300620060005F005E005C005B005A005800570055),
    .INIT_04(256'h0077007700760075007400740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007B007B007A007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800790079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h00670069006A006B006C006D006E006F00700071007200730073007400750076),
    .INIT_09(256'h005200540055005700580059005B005C005E005F006000610063006400650066),
    .INIT_0A(256'h0038003A003B003D003F004100420044004600470049004A004C004E004F0051),
    .INIT_0B(256'h001A001C001E00200022002400260028002A002B002D002F0031003300340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000B000D000F00110013001500170018),
    .INIT_0D(256'h00DC00DE00E000E200E400E600E800EA00EC00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C300C500C600C800CA00CC00CD00CF00D100D300D500D700D800DA),
    .INIT_0F(256'h00A600A800A900AB00AC00AE00AF00B100B200B400B500B700B900BA00BC00BE),
    .INIT_10(256'h0093009400950096009700980099009B009C009D009E00A000A100A200A400A5),
    .INIT_11(256'h008600860087008800880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008100810081008100820082008300830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A00890089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009B009A009900980097009600940093009200910090008F008E008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A700A600A400A300A200A0009F009E009D),
    .INIT_17(256'h00CD00CB00C900C700C600C400C200C000BF00BD00BB00BA00B800B600B500B3),
    .INIT_18(256'h00EB00E900E700E500E300E100DF00DD00DB00DA00D800D600D400D200D000CF),
    .INIT_19(256'h00000000000000000000000000FE00FC00FA00F800F600F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_9_reg_3865_reg_rep
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U29_n_3,mul_11ns_13ns_23_2_1_U29_n_4,mul_11ns_13ns_23_2_1_U29_n_5,mul_11ns_13ns_23_2_1_U29_n_6,mul_11ns_13ns_23_2_1_U29_n_7,mul_11ns_13ns_23_2_1_U29_n_8,mul_11ns_13ns_23_2_1_U29_n_9,mul_11ns_13ns_23_2_1_U29_n_10,mul_11ns_13ns_23_2_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_9_reg_3865_reg_rep_DOADO_UNCONNECTED[15:8],q2}),
        .DOBDO(NLW_tmp_9_reg_3865_reg_rep_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_9_reg_3865_reg_rep_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_9_reg_3865_reg_rep_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_9_reg_3865_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001B001900170015001300120010000E000C000A00080006000400020000),
    .INIT_01(256'h003A003900370035003300320030002E002C002A00280027002500230021001F),
    .INIT_02(256'h0054005300510050004E004D004B004A004800460045004300410040003E003C),
    .INIT_03(256'h00690068006700660064006300620061005F005E005D005B005A005900570056),
    .INIT_04(256'h0077007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007E007E007E007E007D007D007C007C007C007B007B007A007900790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006B006C006D006E006F00700071007100720073007400750076),
    .INIT_09(256'h005200530055005600580059005B005C005D005F006000610062006400650066),
    .INIT_0A(256'h00380039003B003D003F004000420044004500470049004A004C004D004F0050),
    .INIT_0B(256'h001A001C001E002000220024002500270029002B002D002F0030003200340036),
    .INIT_0C(256'h00FB00FD00FF00010003000500070009000A000C000E00100012001400160018),
    .INIT_0D(256'h00DC00DE00E000E200E300E500E700E900EB00ED00EF00F100F300F500F700F9),
    .INIT_0E(256'h00BF00C100C200C400C600C800C900CB00CD00CF00D100D300D400D600D800DA),
    .INIT_0F(256'h00A600A800A900AA00AC00AD00AF00B000B200B400B500B700B800BA00BC00BD),
    .INIT_10(256'h0093009400950096009700980099009A009C009D009E009F00A100A200A300A5),
    .INIT_11(256'h008500860087008700880089008A008A008B008C008D008E008F009000910092),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008000800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008A008A0089008800870087008600850085008400840083008300820082),
    .INIT_15(256'h009C009A0099009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B200B000AF00AD00AC00AA00A900A800A600A500A300A200A1009F009E009D),
    .INIT_17(256'h00CD00CB00C900C800C600C400C200C100BF00BD00BC00BA00B800B700B500B4),
    .INIT_18(256'h00EB00E900E700E500E300E200E000DE00DC00DA00D800D600D400D300D100CF),
    .INIT_19(256'h00000000000000000000000000FF00FD00FB00F900F700F500F300F100EF00ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_9_reg_3865_reg_rep__0
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U29_n_3,mul_11ns_13ns_23_2_1_U29_n_4,mul_11ns_13ns_23_2_1_U29_n_5,mul_11ns_13ns_23_2_1_U29_n_6,mul_11ns_13ns_23_2_1_U29_n_7,mul_11ns_13ns_23_2_1_U29_n_8,mul_11ns_13ns_23_2_1_U29_n_9,mul_11ns_13ns_23_2_1_U29_n_10,mul_11ns_13ns_23_2_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_9_reg_3865_reg_rep__0_DOADO_UNCONNECTED[15:8],tmp_9_reg_3865_reg_rep__0_n_11,tmp_9_reg_3865_reg_rep__0_n_12,tmp_9_reg_3865_reg_rep__0_n_13,tmp_9_reg_3865_reg_rep__0_n_14,tmp_9_reg_3865_reg_rep__0_n_15,tmp_9_reg_3865_reg_rep__0_n_16,tmp_9_reg_3865_reg_rep__0_n_17,tmp_9_reg_3865_reg_rep__0_n_18}),
        .DOBDO(NLW_tmp_9_reg_3865_reg_rep__0_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_9_reg_3865_reg_rep__0_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_9_reg_3865_reg_rep__0_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_9_reg_3865_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001D001C001A00180016001400120010000E000C000A00080006000400020000),
    .INIT_01(256'h003B003900370036003400320030002E002C002B00290027002500230021001F),
    .INIT_02(256'h0055005300520050004F004D004B004A004800470045004300420040003E003D),
    .INIT_03(256'h006900680067006600650063006200610060005E005D005C005A005900570056),
    .INIT_04(256'h0078007700760075007500740073007200710070006F006E006D006C006B006A),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007F007F007F007F007F007F007F007F0080007F007F007F007F007F007F),
    .INIT_07(256'h00760077007800780079007A007A007B007B007C007C007D007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005200530055005600570059005A005C005D005E006000610062006300650066),
    .INIT_0A(256'h00370039003B003D003E004000420043004500470048004A004B004D004F0050),
    .INIT_0B(256'h001A001C001D001F00210023002500270029002B002C002E0030003200340036),
    .INIT_0C(256'h01FA01FC01FE00000002000400060008000A000C000E00100012001400160018),
    .INIT_0D(256'h01DB01DD01DF01E101E301E501E701E901EB01ED01EF01F101F301F501F601F8),
    .INIT_0E(256'h01BF01C001C201C401C601C701C901CB01CD01CF01D001D201D401D601D801DA),
    .INIT_0F(256'h01A601A701A901AA01AC01AD01AF01B001B201B301B501B601B801BA01BB01BD),
    .INIT_10(256'h0192019301940196019701980199019A019B019D019E019F01A001A201A301A4),
    .INIT_11(256'h0185018601870187018801890189018A018B018C018D018E018E018F01900191),
    .INIT_12(256'h0180018001800180018001810181018101820182018201830183018401840185),
    .INIT_13(256'h0182018101810181018101800180018001800180018001800180018001800180),
    .INIT_14(256'h018B018A018A0189018801880187018601860185018401840183018301830182),
    .INIT_15(256'h019C019B0199019801970196019501940193019201910190018F018E018D018C),
    .INIT_16(256'h01B201B101AF01AE01AC01AB01A901A801A601A501A401A201A101A0019E019D),
    .INIT_17(256'h01CD01CC01CA01C801C601C501C301C101BF01BE01BC01BA01B901B701B501B4),
    .INIT_18(256'h01EC01EA01E801E601E401E201E001DE01DC01DA01D801D701D501D301D101CF),
    .INIT_19(256'h00000000000000000000000001FF01FD01FB01F901F701F501F301F101EF01ED),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_9_reg_3865_reg_rep__1
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U29_n_3,mul_11ns_13ns_23_2_1_U29_n_4,mul_11ns_13ns_23_2_1_U29_n_5,mul_11ns_13ns_23_2_1_U29_n_6,mul_11ns_13ns_23_2_1_U29_n_7,mul_11ns_13ns_23_2_1_U29_n_8,mul_11ns_13ns_23_2_1_U29_n_9,mul_11ns_13ns_23_2_1_U29_n_10,mul_11ns_13ns_23_2_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_9_reg_3865_reg_rep__1_DOADO_UNCONNECTED[15:9],tmp_9_reg_3865_reg_rep__1_n_10,tmp_9_reg_3865_reg_rep__1_n_11,tmp_9_reg_3865_reg_rep__1_n_12,tmp_9_reg_3865_reg_rep__1_n_13,tmp_9_reg_3865_reg_rep__1_n_14,tmp_9_reg_3865_reg_rep__1_n_15,tmp_9_reg_3865_reg_rep__1_n_16,tmp_9_reg_3865_reg_rep__1_n_17,tmp_9_reg_3865_reg_rep__1_n_18}),
        .DOBDO(NLW_tmp_9_reg_3865_reg_rep__1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_9_reg_3865_reg_rep__1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_9_reg_3865_reg_rep__1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_9_reg_3865_reg_rep" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001E001C001A00180016001400120010000E000C000A00090007000500030001),
    .INIT_01(256'h003B003900380036003400320030002F002D002B002900270025002400220020),
    .INIT_02(256'h0055005300520050004F004D004C004A004900470045004400420040003F003D),
    .INIT_03(256'h006900680067006600650064006200610060005F005D005C005B005900580056),
    .INIT_04(256'h00780077007600760075007400730072007100710070006F006E006D006C006B),
    .INIT_05(256'h007F007F007E007E007E007D007D007D007C007C007B007B007A007A00790078),
    .INIT_06(256'h007E007E007F007F007F007F007F007F007F007F007F007F007F007F007F007F),
    .INIT_07(256'h007600770077007800790079007A007B007B007C007C007C007D007D007E007E),
    .INIT_08(256'h006700680069006A006B006C006D006E006F0070007100720073007400750075),
    .INIT_09(256'h005100530054005600570059005A005B005D005E005F00610062006300640066),
    .INIT_0A(256'h00370039003A003C003E004000410043004500460048004A004B004D004E0050),
    .INIT_0B(256'h0019001B001D001F00210023002500270028002A002C002E0030003200330035),
    .INIT_0C(256'h00FA00FC00FE00000002000400060008000A000C000E00100012001300150017),
    .INIT_0D(256'h00DB00DD00DF00E100E300E500E700E800EA00EC00EE00F000F200F400F600F8),
    .INIT_0E(256'h00BE00C000C200C400C500C700C900CB00CC00CE00D000D200D400D500D700D9),
    .INIT_0F(256'h00A600A700A800AA00AB00AD00AE00B000B100B300B500B600B800B900BB00BD),
    .INIT_10(256'h0092009300940095009600980099009A009B009C009E009F00A000A100A300A4),
    .INIT_11(256'h0085008600860087008800890089008A008B008C008C008D008E008F00900091),
    .INIT_12(256'h0080008000800080008000810081008100820082008200830083008400840085),
    .INIT_13(256'h0082008100810081008100800080008000800080008000800080008000800080),
    .INIT_14(256'h008B008B008A0089008800880087008600860085008500840084008300830082),
    .INIT_15(256'h009C009B009A009800970096009500940093009200910090008F008E008D008C),
    .INIT_16(256'h00B300B100B000AE00AC00AB00AA00A800A700A500A400A300A100A0009F009D),
    .INIT_17(256'h00CE00CC00CA00C800C700C500C300C100C000BE00BC00BB00B900B700B600B4),
    .INIT_18(256'h00EC00EA00E800E600E400E200E000DE00DD00DB00D900D700D500D300D100D0),
    .INIT_19(256'h000000000000000000000000000000FE00FC00FA00F800F600F400F200F000EE),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    tmp_9_reg_3865_reg_rep__2
       (.ADDRARDADDR({1'b0,mul_11ns_13ns_23_2_1_U29_n_3,mul_11ns_13ns_23_2_1_U29_n_4,mul_11ns_13ns_23_2_1_U29_n_5,mul_11ns_13ns_23_2_1_U29_n_6,mul_11ns_13ns_23_2_1_U29_n_7,mul_11ns_13ns_23_2_1_U29_n_8,mul_11ns_13ns_23_2_1_U29_n_9,mul_11ns_13ns_23_2_1_U29_n_10,mul_11ns_13ns_23_2_1_U29_n_11,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_tmp_9_reg_3865_reg_rep__2_DOADO_UNCONNECTED[15:8],tmp_9_reg_3865_reg_rep__2_n_11,tmp_9_reg_3865_reg_rep__2_n_12,tmp_9_reg_3865_reg_rep__2_n_13,tmp_9_reg_3865_reg_rep__2_n_14,tmp_9_reg_3865_reg_rep__2_n_15,tmp_9_reg_3865_reg_rep__2_n_16,tmp_9_reg_3865_reg_rep__2_n_17,tmp_9_reg_3865_reg_rep__2_n_18}),
        .DOBDO(NLW_tmp_9_reg_3865_reg_rep__2_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_tmp_9_reg_3865_reg_rep__2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_tmp_9_reg_3865_reg_rep__2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ap_block_pp0_stage0_subdone),
        .ENBWREN(1'b0),
        .REGCEAREGCE(tpgSinTableArray_9bit_0_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \tmp_reg_4045_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[0]),
        .Q(tmp_reg_4045[0]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[1]),
        .Q(tmp_reg_4045[1]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[2]),
        .Q(tmp_reg_4045[2]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[3]),
        .Q(tmp_reg_4045[3]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[4]),
        .Q(tmp_reg_4045[4]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[5]),
        .Q(tmp_reg_4045[5]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[6]),
        .Q(tmp_reg_4045[6]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[7]),
        .Q(tmp_reg_4045[7]),
        .R(1'b0));
  FDRE \tmp_reg_4045_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_1802_p13[8]),
        .Q(tmp_reg_4045[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[0]),
        .Q(tmp_s_reg_4050[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[1]),
        .Q(tmp_s_reg_4050[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[2]),
        .Q(tmp_s_reg_4050[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[3]),
        .Q(tmp_s_reg_4050[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[4]),
        .Q(tmp_s_reg_4050[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[5]),
        .Q(tmp_s_reg_4050[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[6]),
        .Q(tmp_s_reg_4050[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[7]),
        .Q(tmp_s_reg_4050[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_4050_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_s_fu_1844_p13[8]),
        .Q(tmp_s_reg_4050[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R tpgBarSelYuv_u_U
       (.D({tpgTartanBarArray_U_n_12,\q0_reg[1]_0 }),
        .E(tpgBarSelYuv_u_ce0),
        .Q({tpgBarSelYuv_u_U_n_3,tpgBarSelYuv_u_U_n_4}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R tpgBarSelYuv_v_U
       (.D({tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17}),
        .E(tpgBarSelYuv_u_ce0),
        .Q({tpgBarSelYuv_v_U_n_5,tpgBarSelYuv_v_U_n_6}),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (tpgBarSelYuv_v_U_n_3),
        .\q0_reg[0]_1 (\q0_reg[0] ),
        .\q0_reg[6]_0 (tpgBarSelYuv_v_U_n_4),
        .\q0_reg[6]_1 (\q0_reg[6] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R tpgBarSelYuv_y_U
       (.D({tpgCheckerBoardArray_U_n_4,tpgCheckerBoardArray_U_n_5,tpgTartanBarArray_U_n_3,tpgTartanBarArray_U_n_4,tpgTartanBarArray_U_n_5,tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7,tpgTartanBarArray_U_n_8}),
        .E(tpgBarSelYuv_u_ce0),
        .Q({tpgBarSelYuv_y_U_n_4,tpgBarSelYuv_y_U_n_5,tpgBarSelYuv_y_U_n_6,tpgBarSelYuv_y_U_n_7,tpgBarSelYuv_y_U_n_8,tpgBarSelYuv_y_U_n_9,tpgBarSelYuv_y_U_n_10,tpgBarSelYuv_y_U_n_11}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_predicate_pred423_state23(ap_predicate_pred423_state23),
        .ap_predicate_pred428_state23(ap_predicate_pred428_state23),
        .ap_predicate_pred434_state23(ap_predicate_pred434_state23),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\q0_reg[7]_0 (ap_enable_reg_pp0_iter23_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R tpgCheckerBoardArray_U
       (.D({tpgCheckerBoardArray_U_n_4,tpgCheckerBoardArray_U_n_5}),
        .E(DPtpgBarArray_ce0),
        .Q({tpgTartanBarArray_U_n_14,tpgTartanBarArray_U_n_15}),
        .ap_clk(ap_clk),
        .ap_predicate_pred428_state23(ap_predicate_pred428_state23),
        .ap_predicate_pred434_state23(ap_predicate_pred434_state23),
        .hBarSel_3_0_loc_0_fu_234(hBarSel_3_0_loc_0_fu_234),
        .hBarSel_4_0_loc_0_fu_262(hBarSel_4_0_loc_0_fu_262[2:1]),
        .\q0_reg[0]_0 (tpgCheckerBoardArray_U_n_3),
        .tpgCheckerBoardArray_address0(tpgCheckerBoardArray_address0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[0]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[1]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[2]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[3]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[4]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[5]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[6]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_1_reg_3990_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q1[7]),
        .Q(tpgSinTableArray_9bit_0_load_1_reg_3990[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_18),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_17),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_16),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_15),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_14),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_13),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_12),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_2_reg_4020_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep_n_11),
        .Q(tpgSinTableArray_9bit_0_load_2_reg_4020[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[0]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[1]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[2]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[3]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[4]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[5]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[6]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_0_load_reg_3960_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(q2[7]),
        .Q(tpgSinTableArray_9bit_0_load_reg_3960[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_34),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_33),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_32),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_31),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_30),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_29),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_28),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_1_reg_3995_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_27),
        .Q(tpgSinTableArray_9bit_1_load_1_reg_3995[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_18),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_17),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_16),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_15),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_14),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_13),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_12),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_2_reg_4025_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__0_n_11),
        .Q(tpgSinTableArray_9bit_1_load_2_reg_4025[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_18),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_17),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_16),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_15),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_14),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_13),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_12),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_1_load_reg_3965_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__0_n_11),
        .Q(tpgSinTableArray_9bit_1_load_reg_3965[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_34),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_33),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_32),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_31),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_30),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_29),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_28),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_27),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_1_reg_4000_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_26),
        .Q(tpgSinTableArray_9bit_2_load_1_reg_4000[8]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_18),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_17),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_16),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_15),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_14),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_13),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_12),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_11),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_2_reg_4030_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__1_n_10),
        .Q(tpgSinTableArray_9bit_2_load_2_reg_4030[8]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_18),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_17),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_16),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_15),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_14),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_13),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_12),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_11),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_2_load_reg_3970_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__1_n_10),
        .Q(tpgSinTableArray_9bit_2_load_reg_3970[8]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_34),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_33),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_32),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_31),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_30),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_29),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_28),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_1_reg_4005_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_27),
        .Q(tpgSinTableArray_9bit_3_load_1_reg_4005[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_18),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_17),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_16),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_15),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_14),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_13),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_12),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_2_reg_4035_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_rep__2_n_11),
        .Q(tpgSinTableArray_9bit_3_load_2_reg_4035[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_18),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_17),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_16),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_15),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_14),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_13),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_12),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_3_load_reg_3975_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_rep__2_n_11),
        .Q(tpgSinTableArray_9bit_3_load_reg_3975[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_34),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_33),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_32),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_31),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_30),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_29),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_28),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_1_reg_4010_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_27),
        .Q(tpgSinTableArray_9bit_4_load_1_reg_4010[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_18),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_17),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_16),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_15),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_14),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_13),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_12),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_2_reg_4040_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_13_reg_3875_reg_n_11),
        .Q(tpgSinTableArray_9bit_4_load_2_reg_4040[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_18),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_17),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_16),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_15),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_14),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_13),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_12),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_4_load_reg_3980_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter15_hHatch_reg_10260),
        .D(tmp_9_reg_3865_reg_n_11),
        .Q(tpgSinTableArray_9bit_4_load_reg_3980[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R tpgTartanBarArray_U
       (.D({tpgTartanBarArray_U_n_3,tpgTartanBarArray_U_n_4,tpgTartanBarArray_U_n_5,tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7,tpgTartanBarArray_U_n_8}),
        .E(DPtpgBarArray_ce0),
        .Q({tpgTartanBarArray_U_n_14,tpgTartanBarArray_U_n_15}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .ap_predicate_pred428_state23(ap_predicate_pred428_state23),
        .ap_predicate_pred434_state23(ap_predicate_pred434_state23),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .hBarSel_4_0_loc_0_fu_262(hBarSel_4_0_loc_0_fu_262),
        .\hBarSel_4_0_loc_0_fu_262_reg[0] (tpgBarSelYuv_y_address0[0]),
        .\hBarSel_4_0_loc_0_fu_262_reg[1] (tpgBarSelYuv_y_address0[1]),
        .\hBarSel_4_0_loc_0_fu_262_reg[1]_0 ({tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17}),
        .\hBarSel_4_0_loc_0_fu_262_reg[2] (tpgBarSelYuv_y_address0[2]),
        .\hBarSel_4_0_loc_0_fu_262_reg[2]_0 (tpgTartanBarArray_U_n_12),
        .\q0_reg[1]_0 (tpgCheckerBoardArray_U_n_3),
        .\q0_reg[2]_0 (ap_enable_reg_pp0_iter23_reg_0),
        .sel({tpgTartanBarArray_address0,hBarSel_0_loc_0_fu_250}));
  FDRE \trunc_ln1356_reg_4238_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_30),
        .Q(trunc_ln1356_reg_4238[0]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_20),
        .Q(trunc_ln1356_reg_4238[10]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_19),
        .Q(trunc_ln1356_reg_4238[11]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_18),
        .Q(trunc_ln1356_reg_4238[12]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_17),
        .Q(trunc_ln1356_reg_4238[13]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_16),
        .Q(trunc_ln1356_reg_4238[14]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_15),
        .Q(trunc_ln1356_reg_4238[15]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_14),
        .Q(trunc_ln1356_reg_4238[16]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_13),
        .Q(trunc_ln1356_reg_4238[17]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_12),
        .Q(trunc_ln1356_reg_4238[18]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_11),
        .Q(trunc_ln1356_reg_4238[19]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_29),
        .Q(trunc_ln1356_reg_4238[1]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_10),
        .Q(trunc_ln1356_reg_4238[20]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_9),
        .Q(trunc_ln1356_reg_4238[21]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_8),
        .Q(trunc_ln1356_reg_4238[22]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_7),
        .Q(trunc_ln1356_reg_4238[23]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_6),
        .Q(trunc_ln1356_reg_4238[24]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_5),
        .Q(trunc_ln1356_reg_4238[25]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_28),
        .Q(trunc_ln1356_reg_4238[2]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_27),
        .Q(trunc_ln1356_reg_4238[3]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_26),
        .Q(trunc_ln1356_reg_4238[4]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_25),
        .Q(trunc_ln1356_reg_4238[5]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_24),
        .Q(trunc_ln1356_reg_4238[6]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_23),
        .Q(trunc_ln1356_reg_4238[7]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_22),
        .Q(trunc_ln1356_reg_4238[8]),
        .R(1'b0));
  FDRE \trunc_ln1356_reg_4238_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_20s_9ns_28_4_1_U35_n_21),
        .Q(trunc_ln1356_reg_4238[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1655_reg_4288[0]_i_1 
       (.I0(\trunc_ln1655_reg_4288_reg[7]_0 [0]),
        .I1(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .O(select_ln1629_fu_2603_p3[0]));
  LUT3 #(
    .INIT(8'h8A)) 
    \trunc_ln1655_reg_4288[7]_i_1 
       (.I0(icmp_ln1629_reg_3766_pp0_iter20_reg),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter23_reg_0),
        .O(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  FDRE \trunc_ln1655_reg_4288_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1629_fu_2603_p3[0]),
        .Q(trunc_ln1655_reg_4288[0]),
        .R(1'b0));
  FDRE \trunc_ln1655_reg_4288_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1655_reg_4288_reg[7]_0 [1]),
        .Q(trunc_ln1655_reg_4288[1]),
        .R(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  FDRE \trunc_ln1655_reg_4288_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1655_reg_4288_reg[7]_0 [2]),
        .Q(trunc_ln1655_reg_4288[2]),
        .R(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  FDRE \trunc_ln1655_reg_4288_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1655_reg_4288_reg[7]_0 [3]),
        .Q(trunc_ln1655_reg_4288[3]),
        .R(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  FDRE \trunc_ln1655_reg_4288_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1655_reg_4288_reg[7]_0 [4]),
        .Q(trunc_ln1655_reg_4288[4]),
        .R(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  FDRE \trunc_ln1655_reg_4288_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1655_reg_4288_reg[7]_0 [5]),
        .Q(trunc_ln1655_reg_4288[5]),
        .R(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  FDRE \trunc_ln1655_reg_4288_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1655_reg_4288_reg[7]_0 [6]),
        .Q(trunc_ln1655_reg_4288[6]),
        .R(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  FDRE \trunc_ln1655_reg_4288_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1655_reg_4288_reg[7]_0 [7]),
        .Q(trunc_ln1655_reg_4288[7]),
        .R(\trunc_ln1655_reg_4288[7]_i_1_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln1726_reg_3761_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln1726_reg_3761_pp0_iter10_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln1726_reg_3761_pp0_iter10_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln549_reg_3745_pp0_iter8_reg[0]),
        .Q(\trunc_ln1726_reg_3761_pp0_iter10_reg_reg[0]_srl2_n_3 ));
  FDRE \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1726_reg_3761_pp0_iter10_reg_reg[0]_srl2_n_3 ),
        .Q(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln1726_reg_3761_pp0_iter20_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln1726_reg_3761_pp0_iter20_reg_reg[0]_srl9 " *) 
  SRL16E \trunc_ln1726_reg_3761_pp0_iter20_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .Q(\trunc_ln1726_reg_3761_pp0_iter20_reg_reg[0]_srl9_n_3 ));
  FDRE \trunc_ln1726_reg_3761_pp0_iter21_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1726_reg_3761_pp0_iter20_reg_reg[0]_srl9_n_3 ),
        .Q(trunc_ln1726_reg_3761_pp0_iter21_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[10]_srl3 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[10]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[8]_srl3 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[8]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[8]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[9]_srl3 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[9]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[9]_srl3_n_3 ));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[10]_srl3_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter3_reg[10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[7]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[7]_srl4_n_3 ));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[8]_srl3_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter2_reg_reg[9]_srl3_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter3_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter4_reg_reg[6]_srl5 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter4_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[6]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter4_reg_reg[6]_srl5_n_3 ));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter3_reg_reg[7]_srl4_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter4_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter5_reg_reg[5]_srl6 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter5_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[5]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter5_reg_reg[5]_srl6_n_3 ));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter4_reg_reg[6]_srl5_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter6_reg_reg[4]_srl7 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter6_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[4]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter6_reg_reg[4]_srl7_n_3 ));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter5_reg_reg[5]_srl6_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter6_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[10]_srl4 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[10]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_reg_3729_pp0_iter3_reg[10]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[10]_srl4_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[2]_srl8 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[2]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[2]_srl8_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[3]_srl8 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_fu_1120_p1[3]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[3]_srl8_n_3 ));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter6_reg_reg[4]_srl7_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln565_10_reg_3729_pp0_iter6_reg),
        .Q(trunc_ln565_10_reg_3729_pp0_iter7_reg[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_reg_3729_pp0_iter5_reg),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[7]_srl3 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_reg_3729_pp0_iter4_reg),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[7]_srl3_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[8]_srl4 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[8]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_reg_3729_pp0_iter3_reg[8]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[8]_srl4_n_3 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[9]_srl4 " *) 
  SRL16E \trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[9]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln565_10_reg_3729_pp0_iter3_reg[9]),
        .Q(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[9]_srl4_n_3 ));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[10]_srl4_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[2]_srl8_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[3]_srl8_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln565_10_reg_3729_pp0_iter7_reg[4]),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln565_10_reg_3729_pp0_iter7_reg[5]),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[6]_srl2_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[7]_srl3_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[8]_srl4_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln565_10_reg_3729_pp0_iter8_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln565_10_reg_3729_pp0_iter7_reg_reg[9]_srl4_n_3 ),
        .Q(trunc_ln565_10_reg_3729_pp0_iter8_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln8_reg_4207[1]_i_2 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_9),
        .I1(zext_ln1303_fu_2532_p1[9]),
        .O(\trunc_ln8_reg_4207[1]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln8_reg_4207[1]_i_3 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_10),
        .I1(zext_ln1303_fu_2532_p1[8]),
        .O(\trunc_ln8_reg_4207[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln8_reg_4207[1]_i_4 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_11),
        .I1(zext_ln1303_fu_2532_p1[7]),
        .O(\trunc_ln8_reg_4207[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln8_reg_4207[5]_i_2 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_5),
        .I1(zext_ln1303_fu_2532_p1[13]),
        .O(\trunc_ln8_reg_4207[5]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln8_reg_4207[5]_i_3 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_6),
        .I1(zext_ln1303_fu_2532_p1[12]),
        .O(\trunc_ln8_reg_4207[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln8_reg_4207[5]_i_4 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_7),
        .I1(zext_ln1303_fu_2532_p1[11]),
        .O(\trunc_ln8_reg_4207[5]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln8_reg_4207[5]_i_5 
       (.I0(mac_muladd_8ns_8s_16s_16_4_1_U46_n_8),
        .I1(zext_ln1303_fu_2532_p1[10]),
        .O(\trunc_ln8_reg_4207[5]_i_5_n_3 ));
  FDRE \trunc_ln8_reg_4207_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[8]),
        .Q(trunc_ln8_reg_4207[0]),
        .R(1'b0));
  FDRE \trunc_ln8_reg_4207_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[9]),
        .Q(trunc_ln8_reg_4207[1]),
        .R(1'b0));
  CARRY4 \trunc_ln8_reg_4207_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln8_reg_4207_reg[1]_i_1_n_3 ,\trunc_ln8_reg_4207_reg[1]_i_1_n_4 ,\trunc_ln8_reg_4207_reg[1]_i_1_n_5 ,\trunc_ln8_reg_4207_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8ns_8s_16s_16_4_1_U46_n_9,mac_muladd_8ns_8s_16s_16_4_1_U46_n_10,mac_muladd_8ns_8s_16s_16_4_1_U46_n_11,1'b0}),
        .O({add_ln1303_2_fu_2539_p2[9:8],\NLW_trunc_ln8_reg_4207_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln8_reg_4207[1]_i_2_n_3 ,\trunc_ln8_reg_4207[1]_i_3_n_3 ,\trunc_ln8_reg_4207[1]_i_4_n_3 ,mac_muladd_8ns_8s_16s_16_4_1_U46_n_12}));
  FDRE \trunc_ln8_reg_4207_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[10]),
        .Q(trunc_ln8_reg_4207[2]),
        .R(1'b0));
  FDRE \trunc_ln8_reg_4207_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[11]),
        .Q(trunc_ln8_reg_4207[3]),
        .R(1'b0));
  FDRE \trunc_ln8_reg_4207_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[12]),
        .Q(trunc_ln8_reg_4207[4]),
        .R(1'b0));
  FDRE \trunc_ln8_reg_4207_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[13]),
        .Q(trunc_ln8_reg_4207[5]),
        .R(1'b0));
  CARRY4 \trunc_ln8_reg_4207_reg[5]_i_1 
       (.CI(\trunc_ln8_reg_4207_reg[1]_i_1_n_3 ),
        .CO({\trunc_ln8_reg_4207_reg[5]_i_1_n_3 ,\trunc_ln8_reg_4207_reg[5]_i_1_n_4 ,\trunc_ln8_reg_4207_reg[5]_i_1_n_5 ,\trunc_ln8_reg_4207_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8ns_8s_16s_16_4_1_U46_n_5,mac_muladd_8ns_8s_16s_16_4_1_U46_n_6,mac_muladd_8ns_8s_16s_16_4_1_U46_n_7,mac_muladd_8ns_8s_16s_16_4_1_U46_n_8}),
        .O(add_ln1303_2_fu_2539_p2[13:10]),
        .S({\trunc_ln8_reg_4207[5]_i_2_n_3 ,\trunc_ln8_reg_4207[5]_i_3_n_3 ,\trunc_ln8_reg_4207[5]_i_4_n_3 ,\trunc_ln8_reg_4207[5]_i_5_n_3 }));
  FDRE \trunc_ln8_reg_4207_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[14]),
        .Q(trunc_ln8_reg_4207[6]),
        .R(1'b0));
  FDRE \trunc_ln8_reg_4207_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1303_2_fu_2539_p2[15]),
        .Q(trunc_ln8_reg_4207[7]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[8]),
        .Q(trunc_ln9_reg_4142[0]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[9]),
        .Q(trunc_ln9_reg_4142[1]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[10]),
        .Q(trunc_ln9_reg_4142[2]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[11]),
        .Q(trunc_ln9_reg_4142[3]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[12]),
        .Q(trunc_ln9_reg_4142[4]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[13]),
        .Q(trunc_ln9_reg_4142[5]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[14]),
        .Q(trunc_ln9_reg_4142[6]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_4142_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1304_3_fu_2411_p2[15]),
        .Q(trunc_ln9_reg_4142[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1 urem_11ns_4ns_3_15_1_U26
       (.A(trunc_ln565_10_reg_3729_pp0_iter8_reg[3:2]),
        .DI(trunc_ln565_10_reg_3729_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_clk_0(urem_11ns_4ns_3_15_1_U26_n_3),
        .ap_clk_1(urem_11ns_4ns_3_15_1_U26_n_4),
        .ap_clk_2(urem_11ns_4ns_3_15_1_U26_n_5),
        .\loop[3].remd_tmp_reg[4][0] (trunc_ln565_10_reg_3729_pp0_iter4_reg),
        .\loop[4].remd_tmp_reg[5][0] (trunc_ln565_10_reg_3729_pp0_iter5_reg),
        .\loop[6].remd_tmp_reg[7][0] (trunc_ln565_10_reg_3729_pp0_iter7_reg[4]),
        .\loop[9].remd_tmp_reg[10][0] (urem_11ns_4ns_3_15_1_U28_n_6),
        .p_1_in(trunc_ln565_10_reg_3729_pp0_iter6_reg),
        .trunc_ln1726_reg_3761_pp0_iter11_reg(trunc_ln1726_reg_3761_pp0_iter11_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_27 urem_11ns_4ns_3_15_1_U27
       (.A(add_ln549_1_reg_3751_pp0_iter8_reg[3:1]),
        .DI(add_ln549_1_reg_3751_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_clk_0(urem_11ns_4ns_3_15_1_U27_n_3),
        .ap_clk_1(urem_11ns_4ns_3_15_1_U27_n_4),
        .ap_clk_2(urem_11ns_4ns_3_15_1_U27_n_5),
        .\loop[3].remd_tmp_reg[4][0] (add_ln549_1_reg_3751_pp0_iter4_reg),
        .\loop[4].remd_tmp_reg[5][0] (add_ln549_1_reg_3751_pp0_iter5_reg),
        .\loop[6].remd_tmp_reg[7][0] (add_ln549_1_reg_3751_pp0_iter7_reg[4]),
        .p_1_in(add_ln549_1_reg_3751_pp0_iter6_reg),
        .trunc_ln1726_reg_3761_pp0_iter11_reg(trunc_ln1726_reg_3761_pp0_iter11_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_28 urem_11ns_4ns_3_15_1_U28
       (.A(add_ln549_reg_3745_pp0_iter8_reg[3:1]),
        .DI(add_ln549_reg_3745_pp0_iter3_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_clk_0(urem_11ns_4ns_3_15_1_U28_n_3),
        .ap_clk_1(urem_11ns_4ns_3_15_1_U28_n_4),
        .ap_clk_2(urem_11ns_4ns_3_15_1_U28_n_5),
        .\loop[3].remd_tmp_reg[4][0] (add_ln549_reg_3745_pp0_iter4_reg),
        .\loop[4].remd_tmp_reg[5][0] (add_ln549_reg_3745_pp0_iter5_reg),
        .\loop[5].remd_tmp_reg[6][0] (add_ln549_reg_3745_pp0_iter6_reg),
        .\loop[6].remd_tmp_reg[7][0] (add_ln549_reg_3745_pp0_iter7_reg[4]),
        .p_1_in(urem_11ns_4ns_3_15_1_U28_n_6),
        .trunc_ln1726_reg_3761_pp0_iter11_reg(trunc_ln1726_reg_3761_pp0_iter11_reg));
  FDRE \urem_ln1281_reg_3955_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U26_n_5),
        .Q(urem_ln1281_reg_3955[0]),
        .R(1'b0));
  FDRE \urem_ln1281_reg_3955_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U26_n_4),
        .Q(urem_ln1281_reg_3955[1]),
        .R(1'b0));
  FDRE \urem_ln1281_reg_3955_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U26_n_3),
        .Q(urem_ln1281_reg_3955[2]),
        .R(1'b0));
  FDRE \urem_ln1285_reg_3985_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U27_n_5),
        .Q(urem_ln1285_reg_3985[0]),
        .R(1'b0));
  FDRE \urem_ln1285_reg_3985_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U27_n_4),
        .Q(urem_ln1285_reg_3985[1]),
        .R(1'b0));
  FDRE \urem_ln1285_reg_3985_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U27_n_3),
        .Q(urem_ln1285_reg_3985[2]),
        .R(1'b0));
  FDRE \urem_ln1289_reg_4015_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U28_n_5),
        .Q(urem_ln1289_reg_4015[0]),
        .R(1'b0));
  FDRE \urem_ln1289_reg_4015_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U28_n_4),
        .Q(urem_ln1289_reg_4015[1]),
        .R(1'b0));
  FDRE \urem_ln1289_reg_4015_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_11ns_4ns_3_15_1_U28_n_3),
        .Q(urem_ln1289_reg_4015[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h15FF1500)) 
    \vBarSel[0]_i_1 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(ap_predicate_pred2079_state18),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(vBarSel0),
        .I4(vBarSel[0]),
        .O(\vBarSel_loc_0_fu_254_reg[0] ));
  LUT6 #(
    .INIT(64'h0666FFFF06660000)) 
    \vBarSel[1]_i_1 
       (.I0(tpgTartanBarArray_address0[1]),
        .I1(tpgTartanBarArray_address0[0]),
        .I2(ap_predicate_pred2079_state18),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(vBarSel0),
        .I5(vBarSel[1]),
        .O(\vBarSel_loc_0_fu_254_reg[1] ));
  LUT6 #(
    .INIT(64'h0078FFFF00780000)) 
    \vBarSel[2]_i_1 
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(tpgTartanBarArray_address0[2]),
        .I3(\vBarSel[2]_i_2_n_3 ),
        .I4(vBarSel0),
        .I5(vBarSel[2]),
        .O(\vBarSel_loc_0_fu_254_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vBarSel[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(ap_predicate_pred2079_state18),
        .O(\vBarSel[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AA808080)) 
    \vBarSel[2]_i_3 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_predicate_pred1703_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(ap_predicate_pred2079_state18),
        .I4(ap_enable_reg_pp0_iter17),
        .I5(ap_enable_reg_pp0_iter23_reg_1),
        .O(vBarSel0));
  LUT6 #(
    .INIT(64'h15FFFFFF15000000)) 
    \vBarSel_1[0]_i_1 
       (.I0(DPtpgBarArray_address0),
        .I1(ap_predicate_pred2253_state18),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I4(\vBarSel_1[0]_i_2_n_3 ),
        .I5(vBarSel_1),
        .O(\vBarSel_3_loc_0_fu_222_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBB000B000B000)) 
    \vBarSel_1[0]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(ap_predicate_pred1809_state19),
        .I4(ap_enable_reg_pp0_iter17),
        .I5(ap_predicate_pred2253_state18),
        .O(\vBarSel_1[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h15FFFFFF15000000)) 
    \vBarSel_2[0]_i_1 
       (.I0(tpgCheckerBoardArray_address0),
        .I1(ap_predicate_pred2199_state18),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I4(\vBarSel_2[0]_i_2_n_3 ),
        .I5(vBarSel_2),
        .O(\vBarSel_2_loc_0_fu_238_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBB000B000B000)) 
    \vBarSel_2[0]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(ap_predicate_pred1754_state19),
        .I4(ap_enable_reg_pp0_iter17),
        .I5(ap_predicate_pred2199_state18),
        .O(\vBarSel_2[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \vBarSel_2_loc_0_fu_238[0]_i_1 
       (.I0(vBarSel_2),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_2_loc_1_out_o),
        .I2(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I3(\vBarSel_2_loc_0_fu_238[0]_i_3_n_3 ),
        .I4(tpgCheckerBoardArray_address0),
        .O(\vBarSel_2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \vBarSel_2_loc_0_fu_238[0]_i_2 
       (.I0(ap_predicate_pred1754_state19),
        .I1(ap_predicate_pred1760_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(tpgCheckerBoardArray_address0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_2_loc_1_out_o));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    \vBarSel_2_loc_0_fu_238[0]_i_3 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_predicate_pred1760_state19),
        .I2(ap_predicate_pred1754_state19),
        .I3(ap_enable_reg_pp0_iter18),
        .I4(ap_enable_reg_pp0_iter23_reg_0),
        .I5(bckgndYUV_full_n),
        .O(\vBarSel_2_loc_0_fu_238[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \vBarSel_3_loc_0_fu_222[0]_i_1 
       (.I0(vBarSel_1),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_3_loc_1_out_o),
        .I2(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I3(\vBarSel_3_loc_0_fu_222[0]_i_3_n_3 ),
        .I4(DPtpgBarArray_address0),
        .O(\vBarSel_1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \vBarSel_3_loc_0_fu_222[0]_i_2 
       (.I0(ap_predicate_pred1809_state19),
        .I1(ap_predicate_pred1815_state19),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(DPtpgBarArray_address0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_3_loc_1_out_o));
  LUT6 #(
    .INIT(64'hA800A8000000A800)) 
    \vBarSel_3_loc_0_fu_222[0]_i_3 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_predicate_pred1815_state19),
        .I2(ap_predicate_pred1809_state19),
        .I3(ap_enable_reg_pp0_iter18),
        .I4(ap_enable_reg_pp0_iter23_reg_0),
        .I5(bckgndYUV_full_n),
        .O(\vBarSel_3_loc_0_fu_222[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h888BFFFF8B880000)) 
    \vBarSel_loc_0_fu_254[0]_i_1 
       (.I0(vBarSel[0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\vBarSel_loc_0_fu_254[1]_i_3_n_3 ),
        .I3(\vBarSel_loc_0_fu_254[0]_i_2_n_3 ),
        .I4(\vBarSel_loc_0_fu_254[2]_i_3_n_3 ),
        .I5(tpgTartanBarArray_address0[0]),
        .O(\vBarSel_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vBarSel_loc_0_fu_254[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(ap_predicate_pred1703_state19),
        .O(\vBarSel_loc_0_fu_254[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h888BFFFF88B80000)) 
    \vBarSel_loc_0_fu_254[1]_i_1 
       (.I0(vBarSel[1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(\vBarSel_loc_0_fu_254[1]_i_2_n_3 ),
        .I3(\vBarSel_loc_0_fu_254[1]_i_3_n_3 ),
        .I4(\vBarSel_loc_0_fu_254[2]_i_3_n_3 ),
        .I5(tpgTartanBarArray_address0[1]),
        .O(\vBarSel_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \vBarSel_loc_0_fu_254[1]_i_2 
       (.I0(ap_predicate_pred1703_state19),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(tpgTartanBarArray_address0[0]),
        .O(\vBarSel_loc_0_fu_254[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \vBarSel_loc_0_fu_254[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(ap_predicate_pred1709_state19),
        .O(\vBarSel_loc_0_fu_254[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vBarSel_loc_0_fu_254[2]_i_1 
       (.I0(vBarSel[2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_loc_1_out_o),
        .I3(\vBarSel_loc_0_fu_254[2]_i_3_n_3 ),
        .I4(tpgTartanBarArray_address0[2]),
        .O(\vBarSel_reg[2] ));
  LUT6 #(
    .INIT(64'h0000F0F078F0F0F0)) 
    \vBarSel_loc_0_fu_254[2]_i_2 
       (.I0(tpgTartanBarArray_address0[1]),
        .I1(tpgTartanBarArray_address0[0]),
        .I2(tpgTartanBarArray_address0[2]),
        .I3(ap_predicate_pred1703_state19),
        .I4(ap_enable_reg_pp0_iter18),
        .I5(ap_predicate_pred1709_state19),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_vBarSel_loc_1_out_o));
  LUT6 #(
    .INIT(64'hBABABAAAAAAAAAAA)) 
    \vBarSel_loc_0_fu_254[2]_i_3 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_enable_reg_pp0_iter23_reg_1),
        .I2(ap_enable_reg_pp0_iter18),
        .I3(ap_predicate_pred1709_state19),
        .I4(ap_predicate_pred1703_state19),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(\vBarSel_loc_0_fu_254[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCFFF4CCCC)) 
    \vHatch[0]_i_1 
       (.I0(ap_predicate_pred2101_state22),
        .I1(vHatch),
        .I2(ap_predicate_pred2114_state22),
        .I3(ap_predicate_pred2121_state22),
        .I4(ap_enable_reg_pp0_iter21),
        .I5(ap_enable_reg_pp0_iter23_reg_1),
        .O(\vHatch[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vHatch[0]_i_1_n_3 ),
        .Q(vHatch),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[10]_i_10 
       (.I0(\xBar_0[10]_i_7_n_3 ),
        .I1(\xBar_0[10]_i_12_n_3 ),
        .I2(\barWidth_cast_cast_reg_3710_reg[10]_0 [8]),
        .O(\xBar_0[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xBar_0[10]_i_11 
       (.I0(xBar_0[4]),
        .I1(xBar_0[2]),
        .I2(xBar_0[0]),
        .I3(xBar_0[1]),
        .I4(xBar_0[3]),
        .I5(xBar_0[5]),
        .O(\xBar_0[10]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \xBar_0[10]_i_12 
       (.I0(icmp_ln1250_fu_1578_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xBar_0[10]_i_4_n_3 ),
        .O(\xBar_0[10]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \xBar_0[10]_i_13 
       (.I0(xBar_0[9]),
        .I1(xBar_0[8]),
        .I2(xBar_0[6]),
        .I3(\xBar_0[10]_i_11_n_3 ),
        .I4(xBar_0[7]),
        .O(\xBar_0[10]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \xBar_0[10]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(icmp_ln1072_reg_3735),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\xBar_0[10]_i_4_n_3 ),
        .O(\xBar_0[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \xBar_0[10]_i_4 
       (.I0(\bckgndId_read_reg_689_reg[4] ),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(ap_predicate_pred423_state21_reg_0[0]),
        .O(\xBar_0[10]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \xBar_0[10]_i_6 
       (.I0(xBar_0[8]),
        .I1(xBar_0[6]),
        .I2(\xBar_0[10]_i_11_n_3 ),
        .I3(xBar_0[7]),
        .I4(xBar_0[9]),
        .O(\xBar_0[10]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hDF20)) 
    \xBar_0[10]_i_7 
       (.I0(xBar_0[7]),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(xBar_0[6]),
        .I3(xBar_0[8]),
        .O(\xBar_0[10]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \xBar_0[10]_i_8 
       (.I0(\xBar_0[10]_i_12_n_3 ),
        .I1(\barWidth_cast_cast_reg_3710_reg[10]_0 [10]),
        .I2(\xBar_0[10]_i_13_n_3 ),
        .I3(xBar_0[10]),
        .O(\xBar_0[10]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[10]_i_9 
       (.I0(\xBar_0[10]_i_6_n_3 ),
        .I1(\xBar_0[10]_i_12_n_3 ),
        .I2(\barWidth_cast_cast_reg_3710_reg[10]_0 [9]),
        .O(\xBar_0[10]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h56)) 
    \xBar_0[3]_i_10 
       (.I0(xBar_0[0]),
        .I1(\xBar_0[10]_i_12_n_3 ),
        .I2(\barWidth_cast_cast_reg_3710_reg[10]_0 [0]),
        .O(\xBar_0[3]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_0[3]_i_2 
       (.I0(\xBar_0[10]_i_12_n_3 ),
        .O(\xBar_0[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \xBar_0[3]_i_3 
       (.I0(xBar_0[2]),
        .I1(xBar_0[0]),
        .I2(xBar_0[1]),
        .I3(xBar_0[3]),
        .O(\xBar_0[3]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \xBar_0[3]_i_4 
       (.I0(xBar_0[1]),
        .I1(xBar_0[0]),
        .I2(xBar_0[2]),
        .O(\xBar_0[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xBar_0[3]_i_5 
       (.I0(xBar_0[0]),
        .I1(xBar_0[1]),
        .O(trunc_ln1252_fu_1583_p1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \xBar_0[3]_i_6 
       (.I0(xBar_0[0]),
        .O(trunc_ln1252_fu_1583_p1[0]));
  LUT6 #(
    .INIT(64'h6AAA6AAA6AAA9555)) 
    \xBar_0[3]_i_7 
       (.I0(xBar_0[3]),
        .I1(xBar_0[1]),
        .I2(xBar_0[0]),
        .I3(xBar_0[2]),
        .I4(\xBar_0[10]_i_12_n_3 ),
        .I5(\barWidth_cast_cast_reg_3710_reg[10]_0 [3]),
        .O(\xBar_0[3]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h6A6A6A95)) 
    \xBar_0[3]_i_8 
       (.I0(xBar_0[2]),
        .I1(xBar_0[0]),
        .I2(xBar_0[1]),
        .I3(\xBar_0[10]_i_12_n_3 ),
        .I4(\barWidth_cast_cast_reg_3710_reg[10]_0 [2]),
        .O(\xBar_0[3]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \xBar_0[3]_i_9 
       (.I0(xBar_0[1]),
        .I1(xBar_0[0]),
        .I2(\xBar_0[10]_i_12_n_3 ),
        .I3(\barWidth_cast_cast_reg_3710_reg[10]_0 [1]),
        .O(\xBar_0[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \xBar_0[7]_i_2 
       (.I0(xBar_0[6]),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(xBar_0[7]),
        .O(\xBar_0[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xBar_0[7]_i_3 
       (.I0(\xBar_0[10]_i_11_n_3 ),
        .I1(xBar_0[6]),
        .O(\xBar_0[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xBar_0[7]_i_4 
       (.I0(xBar_0[4]),
        .I1(xBar_0[2]),
        .I2(xBar_0[0]),
        .I3(xBar_0[1]),
        .I4(xBar_0[3]),
        .I5(xBar_0[5]),
        .O(\xBar_0[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xBar_0[7]_i_5 
       (.I0(xBar_0[3]),
        .I1(xBar_0[1]),
        .I2(xBar_0[0]),
        .I3(xBar_0[2]),
        .I4(xBar_0[4]),
        .O(\xBar_0[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hD2D2D22D)) 
    \xBar_0[7]_i_6 
       (.I0(xBar_0[6]),
        .I1(\xBar_0[10]_i_11_n_3 ),
        .I2(xBar_0[7]),
        .I3(\xBar_0[10]_i_12_n_3 ),
        .I4(\barWidth_cast_cast_reg_3710_reg[10]_0 [7]),
        .O(\xBar_0[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \xBar_0[7]_i_7 
       (.I0(\xBar_0[10]_i_11_n_3 ),
        .I1(xBar_0[6]),
        .I2(\xBar_0[10]_i_12_n_3 ),
        .I3(\barWidth_cast_cast_reg_3710_reg[10]_0 [6]),
        .O(\xBar_0[7]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[7]_i_8 
       (.I0(\xBar_0[7]_i_4_n_3 ),
        .I1(\xBar_0[10]_i_12_n_3 ),
        .I2(\barWidth_cast_cast_reg_3710_reg[10]_0 [5]),
        .O(\xBar_0[7]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \xBar_0[7]_i_9 
       (.I0(\xBar_0[7]_i_5_n_3 ),
        .I1(\xBar_0[10]_i_12_n_3 ),
        .I2(\barWidth_cast_cast_reg_3710_reg[10]_0 [4]),
        .O(\xBar_0[7]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[0] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[0]),
        .Q(xBar_0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[10] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[10]),
        .Q(xBar_0[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_0_reg[10]_i_3 
       (.CI(\xBar_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xBar_0_reg[10]_i_3_CO_UNCONNECTED [3:2],\xBar_0_reg[10]_i_3_n_5 ,\xBar_0_reg[10]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\xBar_0[10]_i_6_n_3 ,\xBar_0[10]_i_7_n_3 }),
        .O({\NLW_xBar_0_reg[10]_i_3_O_UNCONNECTED [3],xBar_01_in[10:8]}),
        .S({1'b0,\xBar_0[10]_i_8_n_3 ,\xBar_0[10]_i_9_n_3 ,\xBar_0[10]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[1] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[1]),
        .Q(xBar_0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[2] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[2]),
        .Q(xBar_0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[3] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[3]),
        .Q(xBar_0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xBar_0_reg[3]_i_1_n_3 ,\xBar_0_reg[3]_i_1_n_4 ,\xBar_0_reg[3]_i_1_n_5 ,\xBar_0_reg[3]_i_1_n_6 }),
        .CYINIT(\xBar_0[3]_i_2_n_3 ),
        .DI({\xBar_0[3]_i_3_n_3 ,\xBar_0[3]_i_4_n_3 ,trunc_ln1252_fu_1583_p1}),
        .O(xBar_01_in[3:0]),
        .S({\xBar_0[3]_i_7_n_3 ,\xBar_0[3]_i_8_n_3 ,\xBar_0[3]_i_9_n_3 ,\xBar_0[3]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[4] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[4]),
        .Q(xBar_0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[5] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[5]),
        .Q(xBar_0[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[6] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[6]),
        .Q(xBar_0[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[7] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[7]),
        .Q(xBar_0[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \xBar_0_reg[7]_i_1 
       (.CI(\xBar_0_reg[3]_i_1_n_3 ),
        .CO({\xBar_0_reg[7]_i_1_n_3 ,\xBar_0_reg[7]_i_1_n_4 ,\xBar_0_reg[7]_i_1_n_5 ,\xBar_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\xBar_0[7]_i_2_n_3 ,\xBar_0[7]_i_3_n_3 ,\xBar_0[7]_i_4_n_3 ,\xBar_0[7]_i_5_n_3 }),
        .O(xBar_01_in[7:4]),
        .S({\xBar_0[7]_i_6_n_3 ,\xBar_0[7]_i_7_n_3 ,\xBar_0[7]_i_8_n_3 ,\xBar_0[7]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[8] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[8]),
        .Q(xBar_0[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_0_reg[9] 
       (.C(ap_clk),
        .CE(\xBar_0[10]_i_2_n_3 ),
        .D(xBar_01_in[9]),
        .Q(xBar_0[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \xCount_0[3]_i_2 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .O(\xCount_0[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[3]_i_3 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [3]),
        .I5(xCount_0[3]),
        .O(\xCount_0[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[3]_i_4 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [2]),
        .I5(xCount_0[2]),
        .O(\xCount_0[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[3]_i_5 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [1]),
        .I5(xCount_0[1]),
        .O(\xCount_0[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \xCount_0[3]_i_6 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [0]),
        .O(\xCount_0[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[7]_i_2 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [7]),
        .I5(xCount_0[7]),
        .O(\xCount_0[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[7]_i_3 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [6]),
        .I5(xCount_0[6]),
        .O(\xCount_0[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[7]_i_4 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [5]),
        .I5(xCount_0[5]),
        .O(\xCount_0[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[7]_i_5 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [4]),
        .I5(xCount_0[4]),
        .O(\xCount_0[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \xCount_0[9]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(icmp_ln1072_reg_3735),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\xCount_0[9]_i_4_n_3 ),
        .O(\xCount_0[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \xCount_0[9]_i_4 
       (.I0(\bckgndId_read_reg_689_reg[4] ),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .O(\xCount_0[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00000020FFDF)) 
    \xCount_0[9]_i_5 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(xCount_0[9]),
        .I5(\d_val_read_reg_22_reg[9] [9]),
        .O(\xCount_0[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_0[9]_i_6 
       (.I0(icmp_ln1405_fu_1536_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [8]),
        .I5(xCount_0[8]),
        .O(\xCount_0[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[0]),
        .Q(xCount_0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[1]),
        .Q(xCount_0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[2]),
        .Q(xCount_0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[3]),
        .Q(xCount_0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_0_reg[3]_i_1_n_3 ,\xCount_0_reg[3]_i_1_n_4 ,\xCount_0_reg[3]_i_1_n_5 ,\xCount_0_reg[3]_i_1_n_6 }),
        .CYINIT(xCount_0[0]),
        .DI({xCount_0[3:1],\xCount_0[3]_i_2_n_3 }),
        .O(xCount_01_in[3:0]),
        .S({\xCount_0[3]_i_3_n_3 ,\xCount_0[3]_i_4_n_3 ,\xCount_0[3]_i_5_n_3 ,\xCount_0[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[4]),
        .Q(xCount_0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[5]),
        .Q(xCount_0[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[6]),
        .Q(xCount_0[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[7]),
        .Q(xCount_0[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_0_reg[7]_i_1 
       (.CI(\xCount_0_reg[3]_i_1_n_3 ),
        .CO({\xCount_0_reg[7]_i_1_n_3 ,\xCount_0_reg[7]_i_1_n_4 ,\xCount_0_reg[7]_i_1_n_5 ,\xCount_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(xCount_0[7:4]),
        .O(xCount_01_in[7:4]),
        .S({\xCount_0[7]_i_2_n_3 ,\xCount_0[7]_i_3_n_3 ,\xCount_0[7]_i_4_n_3 ,\xCount_0[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[8]),
        .Q(xCount_0[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_0_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_0[9]_i_2_n_3 ),
        .D(xCount_01_in[9]),
        .Q(xCount_0[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_0_reg[9]_i_3 
       (.CI(\xCount_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_0_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_0_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xCount_0[8]}),
        .O({\NLW_xCount_0_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_01_in[9:8]}),
        .S({1'b0,1'b0,\xCount_0[9]_i_5_n_3 ,\xCount_0[9]_i_6_n_3 }));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \xCount_3_0[3]_i_2 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .O(\xCount_3_0[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[3]_i_3 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [3]),
        .I5(xCount_3_0[3]),
        .O(\xCount_3_0[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[3]_i_4 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [2]),
        .I5(xCount_3_0[2]),
        .O(\xCount_3_0[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[3]_i_5 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [1]),
        .I5(xCount_3_0[1]),
        .O(\xCount_3_0[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \xCount_3_0[3]_i_6 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [0]),
        .O(\xCount_3_0[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[7]_i_2 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [7]),
        .I5(xCount_3_0[7]),
        .O(\xCount_3_0[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[7]_i_3 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [6]),
        .I5(xCount_3_0[6]),
        .O(\xCount_3_0[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[7]_i_4 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [5]),
        .I5(xCount_3_0[5]),
        .O(\xCount_3_0[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[7]_i_5 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [4]),
        .I5(xCount_3_0[4]),
        .O(\xCount_3_0[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h00000B00)) 
    \xCount_3_0[9]_i_2 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(icmp_ln1072_reg_3735),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\xCount_3_0[9]_i_4_n_3 ),
        .O(\xCount_3_0[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \xCount_3_0[9]_i_4 
       (.I0(\bckgndId_read_reg_689_reg[7] ),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .O(\xCount_3_0[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00000020FFDF)) 
    \xCount_3_0[9]_i_5 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(xCount_3_0[9]),
        .I5(\d_val_read_reg_22_reg[9] [9]),
        .O(\xCount_3_0[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF00200000FFDF)) 
    \xCount_3_0[9]_i_6 
       (.I0(icmp_ln1586_fu_1386_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\xCount_3_0[9]_i_4_n_3 ),
        .I4(\d_val_read_reg_22_reg[9] [8]),
        .I5(xCount_3_0[8]),
        .O(\xCount_3_0[9]_i_6_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[0] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[0]),
        .Q(xCount_3_0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[1] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[1]),
        .Q(xCount_3_0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[2] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[2]),
        .Q(xCount_3_0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[3] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[3]),
        .Q(xCount_3_0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_3_0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\xCount_3_0_reg[3]_i_1_n_3 ,\xCount_3_0_reg[3]_i_1_n_4 ,\xCount_3_0_reg[3]_i_1_n_5 ,\xCount_3_0_reg[3]_i_1_n_6 }),
        .CYINIT(xCount_3_0[0]),
        .DI({xCount_3_0[3:1],\xCount_3_0[3]_i_2_n_3 }),
        .O(xCount_3_01_in[3:0]),
        .S({\xCount_3_0[3]_i_3_n_3 ,\xCount_3_0[3]_i_4_n_3 ,\xCount_3_0[3]_i_5_n_3 ,\xCount_3_0[3]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[4] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[4]),
        .Q(xCount_3_0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[5] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[5]),
        .Q(xCount_3_0[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[6] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[6]),
        .Q(xCount_3_0[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[7] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[7]),
        .Q(xCount_3_0[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_3_0_reg[7]_i_1 
       (.CI(\xCount_3_0_reg[3]_i_1_n_3 ),
        .CO({\xCount_3_0_reg[7]_i_1_n_3 ,\xCount_3_0_reg[7]_i_1_n_4 ,\xCount_3_0_reg[7]_i_1_n_5 ,\xCount_3_0_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(xCount_3_0[7:4]),
        .O(xCount_3_01_in[7:4]),
        .S({\xCount_3_0[7]_i_2_n_3 ,\xCount_3_0[7]_i_3_n_3 ,\xCount_3_0[7]_i_4_n_3 ,\xCount_3_0[7]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[8] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[8]),
        .Q(xCount_3_0[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_3_0_reg[9] 
       (.C(ap_clk),
        .CE(\xCount_3_0[9]_i_2_n_3 ),
        .D(xCount_3_01_in[9]),
        .Q(xCount_3_0[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \xCount_3_0_reg[9]_i_3 
       (.CI(\xCount_3_0_reg[7]_i_1_n_3 ),
        .CO({\NLW_xCount_3_0_reg[9]_i_3_CO_UNCONNECTED [3:1],\xCount_3_0_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,xCount_3_0[8]}),
        .O({\NLW_xCount_3_0_reg[9]_i_3_O_UNCONNECTED [3:2],xCount_3_01_in[9:8]}),
        .S({1'b0,1'b0,\xCount_3_0[9]_i_5_n_3 ,\xCount_3_0[9]_i_6_n_3 }));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \xCount_4_0[9]_i_11 
       (.I0(\xCount_4_0[9]_i_19_n_3 ),
        .I1(\bckgndId_read_reg_689_reg[7] ),
        .I2(\icmp_ln565_reg_3720_reg_n_3_[0] ),
        .I3(\icmp_ln1473_reg_3779_reg_n_3_[0] ),
        .I4(icmp_ln1072_reg_3735),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\xCount_4_0[9]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \xCount_4_0[9]_i_19 
       (.I0(ap_predicate_pred423_state21_reg_0[1]),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[3]),
        .O(\xCount_4_0[9]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \xCount_4_0[9]_i_5 
       (.I0(\bckgndId_read_reg_689_reg[7] ),
        .I1(ap_predicate_pred423_state21_reg_0[3]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .O(\xCount_4_0[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \xCount_4_0[9]_i_8 
       (.I0(ap_enable_reg_pp0_iter23_reg_1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1072_reg_3735),
        .I3(\icmp_ln1473_reg_3779_reg_n_3_[0] ),
        .I4(\icmp_ln565_reg_3720_reg_n_3_[0] ),
        .I5(\xCount_4_0[9]_i_5_n_3 ),
        .O(\xCount_4_0[9]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[0] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[0]),
        .Q(xCount_4_0[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[1] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[1]),
        .Q(xCount_4_0[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[2] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[2]),
        .Q(xCount_4_0[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[3] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[3]),
        .Q(xCount_4_0[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[4] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[4]),
        .Q(xCount_4_0[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[5] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[5]),
        .Q(xCount_4_0[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[6] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[6]),
        .Q(xCount_4_0[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[7] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[7]),
        .Q(xCount_4_0[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[8] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[8]),
        .Q(xCount_4_0[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_4_0_reg[9] 
       (.C(ap_clk),
        .CE(grp_reg_ap_uint_10_s_fu_1212_n_5),
        .D(xCount_4_01_in[9]),
        .Q(xCount_4_0[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_45));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_5_0[0]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[0] ),
        .O(\xCount_5_0[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_5_0[1]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[0] ),
        .I1(\xCount_5_0_reg_n_3_[1] ),
        .O(\xCount_5_0[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xCount_5_0[2]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[0] ),
        .I1(\xCount_5_0_reg_n_3_[1] ),
        .I2(\xCount_5_0_reg_n_3_[2] ),
        .O(\xCount_5_0[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \xCount_5_0[3]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[3] ),
        .I1(\xCount_5_0_reg_n_3_[0] ),
        .I2(\xCount_5_0_reg_n_3_[1] ),
        .I3(\xCount_5_0_reg_n_3_[2] ),
        .O(\xCount_5_0[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \xCount_5_0[4]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[4] ),
        .I1(\xCount_5_0_reg_n_3_[2] ),
        .I2(\xCount_5_0_reg_n_3_[1] ),
        .I3(\xCount_5_0_reg_n_3_[0] ),
        .I4(\xCount_5_0_reg_n_3_[3] ),
        .O(\xCount_5_0[4]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \xCount_5_0[5]_i_1 
       (.I0(ap_predicate_pred2215_state18),
        .I1(ap_enable_reg_pp0_iter17),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter23_reg_0),
        .O(\xCount_5_0[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \xCount_5_0[5]_i_2 
       (.I0(\xCount_5_0_reg_n_3_[5] ),
        .I1(\xCount_5_0_reg_n_3_[3] ),
        .I2(\xCount_5_0_reg_n_3_[4] ),
        .I3(\xCount_5_0_reg_n_3_[2] ),
        .I4(\xCount_5_0_reg_n_3_[1] ),
        .I5(\xCount_5_0_reg_n_3_[0] ),
        .O(\xCount_5_0[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h800000002AAAAAAA)) 
    \xCount_5_0[6]_i_1 
       (.I0(\xCount_5_0[6]_i_2_n_3 ),
        .I1(\xCount_5_0[6]_i_3_n_3 ),
        .I2(\xCount_5_0_reg_n_3_[3] ),
        .I3(\xCount_5_0_reg_n_3_[4] ),
        .I4(\xCount_5_0_reg_n_3_[5] ),
        .I5(\xCount_5_0_reg_n_3_[6] ),
        .O(\xCount_5_0[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \xCount_5_0[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .I4(\bckgndId_read_reg_689_reg[5] ),
        .I5(\xCount_5_0[9]_i_4_n_3 ),
        .O(\xCount_5_0[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \xCount_5_0[6]_i_3 
       (.I0(\xCount_5_0_reg_n_3_[2] ),
        .I1(\xCount_5_0_reg_n_3_[1] ),
        .I2(\xCount_5_0_reg_n_3_[0] ),
        .O(\xCount_5_0[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFF0000FE)) 
    \xCount_5_0[7]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[8] ),
        .I1(\xCount_5_0_reg_n_3_[9] ),
        .I2(\xCount_5_0[7]_i_2_n_3 ),
        .I3(\xCount_5_0[7]_i_3_n_3 ),
        .I4(\xCount_5_0_reg_n_3_[7] ),
        .O(\xCount_5_0[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \xCount_5_0[7]_i_2 
       (.I0(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .I1(ap_predicate_pred423_state21_reg_0[0]),
        .I2(ap_predicate_pred423_state21_reg_0[1]),
        .I3(\bckgndId_read_reg_689_reg[5] ),
        .O(\xCount_5_0[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \xCount_5_0[7]_i_3 
       (.I0(\xCount_5_0_reg_n_3_[6] ),
        .I1(\xCount_5_0_reg_n_3_[5] ),
        .I2(\xCount_5_0_reg_n_3_[4] ),
        .I3(\xCount_5_0_reg_n_3_[3] ),
        .I4(\xCount_5_0[6]_i_3_n_3 ),
        .O(\xCount_5_0[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hF00E)) 
    \xCount_5_0[8]_i_1 
       (.I0(\xCount_5_0_reg_n_3_[9] ),
        .I1(\xCount_5_0[9]_i_6_n_3 ),
        .I2(\xCount_5_0[9]_i_7_n_3 ),
        .I3(\xCount_5_0_reg_n_3_[8] ),
        .O(\xCount_5_0[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFD000D000D000)) 
    \xCount_5_0[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter23_reg_0),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter17),
        .I3(ap_predicate_pred2215_state18),
        .I4(\xCount_5_0[9]_i_4_n_3 ),
        .I5(xCount_5_0),
        .O(\xCount_5_0[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \xCount_5_0[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter23_reg_1),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(\bckgndId_read_reg_689_reg[5] ),
        .I3(ap_predicate_pred423_state21_reg_0[1]),
        .I4(ap_predicate_pred423_state21_reg_0[0]),
        .I5(icmp_ln1072_reg_3735_pp0_iter17_reg),
        .O(xCount_5_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hFC02)) 
    \xCount_5_0[9]_i_3 
       (.I0(\xCount_5_0[9]_i_6_n_3 ),
        .I1(\xCount_5_0[9]_i_7_n_3 ),
        .I2(\xCount_5_0_reg_n_3_[8] ),
        .I3(\xCount_5_0_reg_n_3_[9] ),
        .O(\xCount_5_0[9]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \xCount_5_0[9]_i_4 
       (.I0(\xCount_5_0_reg_n_3_[7] ),
        .I1(\xCount_5_0[9]_i_8_n_3 ),
        .I2(\xCount_5_0_reg_n_3_[6] ),
        .I3(\xCount_5_0_reg_n_3_[8] ),
        .I4(\xCount_5_0_reg_n_3_[9] ),
        .O(\xCount_5_0[9]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \xCount_5_0[9]_i_6 
       (.I0(\bckgndId_read_reg_689_reg[5] ),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .O(\xCount_5_0[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \xCount_5_0[9]_i_7 
       (.I0(\xCount_5_0_reg_n_3_[7] ),
        .I1(\xCount_5_0[6]_i_3_n_3 ),
        .I2(\xCount_5_0_reg_n_3_[3] ),
        .I3(\xCount_5_0_reg_n_3_[4] ),
        .I4(\xCount_5_0_reg_n_3_[5] ),
        .I5(\xCount_5_0_reg_n_3_[6] ),
        .O(\xCount_5_0[9]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_5_0[9]_i_8 
       (.I0(\xCount_5_0_reg_n_3_[0] ),
        .I1(\xCount_5_0_reg_n_3_[1] ),
        .I2(\xCount_5_0_reg_n_3_[2] ),
        .I3(\xCount_5_0_reg_n_3_[3] ),
        .I4(\xCount_5_0_reg_n_3_[4] ),
        .I5(\xCount_5_0_reg_n_3_[5] ),
        .O(\xCount_5_0[9]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[0] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[0]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[0] ),
        .R(\xCount_5_0[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[1] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[1]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[1] ),
        .R(\xCount_5_0[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[2] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[2]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[2] ),
        .R(\xCount_5_0[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[3] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[3]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[3] ),
        .R(\xCount_5_0[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[4] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[4]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[4] ),
        .R(\xCount_5_0[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[5] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[5]_i_2_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[5] ),
        .R(\xCount_5_0[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[6] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[6]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[6] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[7] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[7]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[7] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[8] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[8]_i_1_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[8] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_5_0_reg[9] 
       (.C(ap_clk),
        .CE(xCount_5_0),
        .D(\xCount_5_0[9]_i_3_n_3 ),
        .Q(\xCount_5_0_reg_n_3_[9] ),
        .R(\xCount_5_0[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[0]),
        .Q(\x_fu_430_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[10]),
        .Q(\x_fu_430_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[11]),
        .Q(\x_fu_430_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[12]),
        .Q(\x_fu_430_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[13]),
        .Q(\x_fu_430_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[14]),
        .Q(\x_fu_430_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[15]),
        .Q(\x_fu_430_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[1]),
        .Q(\x_fu_430_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[2]),
        .Q(\x_fu_430_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[3]),
        .Q(\x_fu_430_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[4]),
        .Q(\x_fu_430_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[5]),
        .Q(\x_fu_430_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[6]),
        .Q(\x_fu_430_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[7]),
        .Q(\x_fu_430_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[8]),
        .Q(\x_fu_430_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_430_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_430),
        .D(add_ln565_fu_1106_p2[9]),
        .Q(\x_fu_430_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_49));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount[0]_i_1 
       (.I0(yCount_reg[0]),
        .O(\yCount[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount[1]_i_1 
       (.I0(yCount_reg[1]),
        .I1(yCount_reg[0]),
        .O(add_ln1388_fu_1520_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount[2]_i_1 
       (.I0(yCount_reg[2]),
        .I1(yCount_reg[1]),
        .I2(yCount_reg[0]),
        .O(add_ln1388_fu_1520_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount[3]_i_1 
       (.I0(yCount_reg[3]),
        .I1(yCount_reg[0]),
        .I2(yCount_reg[1]),
        .I3(yCount_reg[2]),
        .O(add_ln1388_fu_1520_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount[4]_i_1 
       (.I0(yCount_reg[4]),
        .I1(yCount_reg[2]),
        .I2(yCount_reg[1]),
        .I3(yCount_reg[0]),
        .I4(yCount_reg[3]),
        .O(add_ln1388_fu_1520_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount[5]_i_1 
       (.I0(yCount_reg[5]),
        .I1(yCount_reg[3]),
        .I2(yCount_reg[0]),
        .I3(yCount_reg[1]),
        .I4(yCount_reg[2]),
        .I5(yCount_reg[4]),
        .O(add_ln1388_fu_1520_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount[6]_i_1 
       (.I0(yCount_reg[6]),
        .I1(\yCount[9]_i_7_n_3 ),
        .O(add_ln1388_fu_1520_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \yCount[7]_i_1 
       (.I0(yCount_reg[7]),
        .I1(\yCount[9]_i_7_n_3 ),
        .I2(yCount_reg[6]),
        .O(add_ln1388_fu_1520_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount[8]_i_1 
       (.I0(yCount_reg[6]),
        .I1(\yCount[9]_i_7_n_3 ),
        .I2(yCount_reg[7]),
        .I3(yCount_reg[8]),
        .O(add_ln1388_fu_1520_p2[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount[9]_i_10 
       (.I0(\yCount_reg[9]_i_4_0 [10]),
        .O(\yCount[9]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_11 
       (.I0(\yCount_reg[9]_i_4_0 [9]),
        .I1(yCount_reg[9]),
        .I2(\yCount_reg[9]_i_4_0 [8]),
        .I3(yCount_reg[8]),
        .O(\yCount[9]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_12 
       (.I0(yCount_reg[7]),
        .I1(\yCount_reg[9]_i_4_0 [7]),
        .I2(\yCount_reg[9]_i_4_0 [6]),
        .I3(yCount_reg[6]),
        .O(\yCount[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_13 
       (.I0(yCount_reg[5]),
        .I1(\yCount_reg[9]_i_4_0 [5]),
        .I2(\yCount_reg[9]_i_4_0 [4]),
        .I3(yCount_reg[4]),
        .O(\yCount[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_14 
       (.I0(yCount_reg[3]),
        .I1(\yCount_reg[9]_i_4_0 [3]),
        .I2(\yCount_reg[9]_i_4_0 [2]),
        .I3(yCount_reg[2]),
        .O(\yCount[9]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_15 
       (.I0(yCount_reg[1]),
        .I1(\yCount_reg[9]_i_4_0 [1]),
        .I2(\yCount_reg[9]_i_4_0 [0]),
        .I3(yCount_reg[0]),
        .O(\yCount[9]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_16 
       (.I0(\yCount_reg[9]_i_4_0 [7]),
        .I1(yCount_reg[7]),
        .I2(\yCount_reg[9]_i_4_0 [6]),
        .I3(yCount_reg[6]),
        .O(\yCount[9]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_17 
       (.I0(\yCount_reg[9]_i_4_0 [5]),
        .I1(yCount_reg[5]),
        .I2(\yCount_reg[9]_i_4_0 [4]),
        .I3(yCount_reg[4]),
        .O(\yCount[9]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_18 
       (.I0(\yCount_reg[9]_i_4_0 [3]),
        .I1(yCount_reg[3]),
        .I2(\yCount_reg[9]_i_4_0 [2]),
        .I3(yCount_reg[2]),
        .O(\yCount[9]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount[9]_i_19 
       (.I0(\yCount_reg[9]_i_4_0 [1]),
        .I1(yCount_reg[1]),
        .I2(\yCount_reg[9]_i_4_0 [0]),
        .I3(yCount_reg[0]),
        .O(\yCount[9]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \yCount[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter23_reg_1),
        .I1(icmp_ln1386_fu_1504_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1746_reg_3757),
        .I4(icmp_ln1072_reg_3735),
        .I5(\xCount_0[9]_i_4_n_3 ),
        .O(yCount));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \yCount[9]_i_3 
       (.I0(yCount_reg[9]),
        .I1(yCount_reg[6]),
        .I2(\yCount[9]_i_7_n_3 ),
        .I3(yCount_reg[7]),
        .I4(yCount_reg[8]),
        .O(add_ln1388_fu_1520_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \yCount[9]_i_5 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln1746_reg_3757),
        .I2(icmp_ln1072_reg_3735),
        .O(\yCount[9]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount[9]_i_7 
       (.I0(yCount_reg[4]),
        .I1(yCount_reg[2]),
        .I2(yCount_reg[1]),
        .I3(yCount_reg[0]),
        .I4(yCount_reg[3]),
        .I5(yCount_reg[5]),
        .O(\yCount[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \yCount[9]_i_9 
       (.I0(yCount_reg[9]),
        .I1(\yCount_reg[9]_i_4_0 [9]),
        .I2(\yCount_reg[9]_i_4_0 [8]),
        .I3(yCount_reg[8]),
        .O(\yCount[9]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_1[0]_i_1 
       (.I0(yCount_1_reg[0]),
        .O(add_ln1753_fu_1334_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_1[1]_i_1 
       (.I0(yCount_1_reg[0]),
        .I1(yCount_1_reg[1]),
        .O(add_ln1753_fu_1334_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_1[2]_i_1 
       (.I0(yCount_1_reg[2]),
        .I1(yCount_1_reg[1]),
        .I2(yCount_1_reg[0]),
        .O(add_ln1753_fu_1334_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_1[3]_i_1 
       (.I0(yCount_1_reg[3]),
        .I1(yCount_1_reg[0]),
        .I2(yCount_1_reg[1]),
        .I3(yCount_1_reg[2]),
        .O(add_ln1753_fu_1334_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_1[4]_i_1 
       (.I0(yCount_1_reg[4]),
        .I1(yCount_1_reg[2]),
        .I2(yCount_1_reg[1]),
        .I3(yCount_1_reg[0]),
        .I4(yCount_1_reg[3]),
        .O(add_ln1753_fu_1334_p2[4]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \yCount_1[5]_i_2 
       (.I0(\yCount_1[5]_i_4_n_3 ),
        .I1(ap_enable_reg_pp0_iter23_reg_1),
        .I2(icmp_ln1072_reg_3735),
        .I3(icmp_ln1746_reg_3757),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\xCount_5_0[9]_i_6_n_3 ),
        .O(yCount_1));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_1[5]_i_3 
       (.I0(yCount_1_reg[5]),
        .I1(yCount_1_reg[3]),
        .I2(yCount_1_reg[0]),
        .I3(yCount_1_reg[1]),
        .I4(yCount_1_reg[2]),
        .I5(yCount_1_reg[4]),
        .O(add_ln1753_fu_1334_p2[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_1[5]_i_4 
       (.I0(yCount_1_reg[5]),
        .I1(yCount_1_reg[3]),
        .I2(yCount_1_reg[0]),
        .I3(yCount_1_reg[1]),
        .I4(yCount_1_reg[2]),
        .I5(yCount_1_reg[4]),
        .O(\yCount_1[5]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_1[5]_i_5 
       (.I0(\yCount_1[5]_i_6_n_3 ),
        .I1(\yCount_1[5]_i_7_n_3 ),
        .I2(\yCount_1[5]_i_8_n_3 ),
        .I3(\yCount_1[5]_i_9_n_3 ),
        .O(\yCount_1[5]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_1[5]_i_6 
       (.I0(\yCount_1[5]_i_5_0 [6]),
        .I1(\yCount_1[5]_i_5_0 [0]),
        .I2(\yCount_1[5]_i_5_0 [13]),
        .I3(\yCount_1[5]_i_5_0 [8]),
        .O(\yCount_1[5]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_1[5]_i_7 
       (.I0(\yCount_1[5]_i_5_0 [11]),
        .I1(\yCount_1[5]_i_5_0 [5]),
        .I2(\yCount_1[5]_i_5_0 [9]),
        .I3(\yCount_1[5]_i_5_0 [3]),
        .O(\yCount_1[5]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_1[5]_i_8 
       (.I0(\yCount_1[5]_i_5_0 [14]),
        .I1(\yCount_1[5]_i_5_0 [4]),
        .I2(\yCount_1[5]_i_5_0 [7]),
        .I3(\yCount_1[5]_i_5_0 [1]),
        .O(\yCount_1[5]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_1[5]_i_9 
       (.I0(\yCount_1[5]_i_5_0 [10]),
        .I1(\yCount_1[5]_i_5_0 [2]),
        .I2(\yCount_1[5]_i_5_0 [15]),
        .I3(\yCount_1[5]_i_5_0 [12]),
        .O(\yCount_1[5]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_1),
        .D(add_ln1753_fu_1334_p2[0]),
        .Q(yCount_1_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_1),
        .D(add_ln1753_fu_1334_p2[1]),
        .Q(yCount_1_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_1),
        .D(add_ln1753_fu_1334_p2[2]),
        .Q(yCount_1_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_1),
        .D(add_ln1753_fu_1334_p2[3]),
        .Q(yCount_1_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_1),
        .D(add_ln1753_fu_1334_p2[4]),
        .Q(yCount_1_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_1),
        .D(add_ln1753_fu_1334_p2[5]),
        .Q(yCount_1_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_44));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_2[0]_i_1 
       (.I0(yCount_2_reg[0]),
        .O(\yCount_2[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_2[1]_i_1 
       (.I0(yCount_2_reg[1]),
        .I1(yCount_2_reg[0]),
        .O(add_ln1461_fu_1432_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_2[2]_i_1 
       (.I0(yCount_2_reg[2]),
        .I1(yCount_2_reg[1]),
        .I2(yCount_2_reg[0]),
        .O(add_ln1461_fu_1432_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_2[3]_i_1 
       (.I0(yCount_2_reg[3]),
        .I1(yCount_2_reg[0]),
        .I2(yCount_2_reg[1]),
        .I3(yCount_2_reg[2]),
        .O(add_ln1461_fu_1432_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_2[4]_i_1 
       (.I0(yCount_2_reg[4]),
        .I1(yCount_2_reg[2]),
        .I2(yCount_2_reg[1]),
        .I3(yCount_2_reg[0]),
        .I4(yCount_2_reg[3]),
        .O(add_ln1461_fu_1432_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_2[5]_i_1 
       (.I0(yCount_2_reg[5]),
        .I1(yCount_2_reg[3]),
        .I2(yCount_2_reg[0]),
        .I3(yCount_2_reg[1]),
        .I4(yCount_2_reg[2]),
        .I5(yCount_2_reg[4]),
        .O(add_ln1461_fu_1432_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_2[6]_i_1 
       (.I0(yCount_2_reg[6]),
        .I1(\yCount_2[9]_i_7_n_3 ),
        .O(add_ln1461_fu_1432_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \yCount_2[7]_i_1 
       (.I0(yCount_2_reg[7]),
        .I1(\yCount_2[9]_i_7_n_3 ),
        .I2(yCount_2_reg[6]),
        .O(add_ln1461_fu_1432_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_2[8]_i_1 
       (.I0(yCount_2_reg[6]),
        .I1(\yCount_2[9]_i_7_n_3 ),
        .I2(yCount_2_reg[7]),
        .I3(yCount_2_reg[8]),
        .O(add_ln1461_fu_1432_p2[8]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_2[9]_i_10 
       (.I0(\yCount_reg[9]_i_4_0 [5]),
        .I1(yCount_2_reg[5]),
        .I2(\yCount_reg[9]_i_4_0 [3]),
        .I3(yCount_2_reg[3]),
        .I4(yCount_2_reg[4]),
        .I5(\yCount_reg[9]_i_4_0 [4]),
        .O(\yCount_2[9]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_2[9]_i_11 
       (.I0(yCount_2_reg[0]),
        .I1(\yCount_reg[9]_i_4_0 [0]),
        .I2(\yCount_reg[9]_i_4_0 [2]),
        .I3(yCount_2_reg[2]),
        .I4(\yCount_reg[9]_i_4_0 [1]),
        .I5(yCount_2_reg[1]),
        .O(\yCount_2[9]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \yCount_2[9]_i_2 
       (.I0(icmp_ln1454_fu_1422_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(and_ln1449_reg_3775),
        .I3(ap_enable_reg_pp0_iter23_reg_1),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\yCount_2[9]_i_6_n_3 ),
        .O(yCount_20));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \yCount_2[9]_i_3 
       (.I0(yCount_2_reg[9]),
        .I1(yCount_2_reg[6]),
        .I2(\yCount_2[9]_i_7_n_3 ),
        .I3(yCount_2_reg[7]),
        .I4(yCount_2_reg[8]),
        .O(add_ln1461_fu_1432_p2[9]));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \yCount_2[9]_i_4 
       (.I0(icmp_ln1454_fu_1422_p2),
        .I1(icmp_ln1072_reg_3735),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(bckgndYUV_full_n),
        .I4(ap_enable_reg_pp0_iter23_reg_0),
        .I5(and_ln1449_reg_3775),
        .O(\yCount_2[9]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \yCount_2[9]_i_6 
       (.I0(\yCount_2_reg[9]_0 ),
        .I1(ap_predicate_pred423_state21_reg_0[1]),
        .I2(ap_predicate_pred423_state21_reg_0[0]),
        .I3(ap_predicate_pred423_state21_reg_0[3]),
        .I4(\bckgndId_read_reg_689_reg[7] ),
        .O(\yCount_2[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_2[9]_i_7 
       (.I0(yCount_2_reg[4]),
        .I1(yCount_2_reg[2]),
        .I2(yCount_2_reg[1]),
        .I3(yCount_2_reg[0]),
        .I4(yCount_2_reg[3]),
        .I5(yCount_2_reg[5]),
        .O(\yCount_2[9]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h41)) 
    \yCount_2[9]_i_8 
       (.I0(\yCount_reg[9]_i_4_0 [10]),
        .I1(yCount_2_reg[9]),
        .I2(\yCount_reg[9]_i_4_0 [9]),
        .O(\yCount_2[9]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \yCount_2[9]_i_9 
       (.I0(\yCount_reg[9]_i_4_0 [7]),
        .I1(yCount_2_reg[7]),
        .I2(\yCount_reg[9]_i_4_0 [6]),
        .I3(yCount_2_reg[6]),
        .I4(yCount_2_reg[8]),
        .I5(\yCount_reg[9]_i_4_0 [8]),
        .O(\yCount_2[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[0] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(\yCount_2[0]_i_1_n_3 ),
        .Q(yCount_2_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[1] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[1]),
        .Q(yCount_2_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[2] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[2]),
        .Q(yCount_2_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[3] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[3]),
        .Q(yCount_2_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[4] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[4]),
        .Q(yCount_2_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[5] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[5]),
        .Q(yCount_2_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[6] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[6]),
        .Q(yCount_2_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[7] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[7]),
        .Q(yCount_2_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[8] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[8]),
        .Q(yCount_2_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_2_reg[9] 
       (.C(ap_clk),
        .CE(yCount_20),
        .D(add_ln1461_fu_1432_p2[9]),
        .Q(yCount_2_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_48));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_2_reg[9]_i_5 
       (.CI(1'b0),
        .CO({icmp_ln1454_fu_1422_p2,\yCount_2_reg[9]_i_5_n_4 ,\yCount_2_reg[9]_i_5_n_5 ,\yCount_2_reg[9]_i_5_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_yCount_2_reg[9]_i_5_O_UNCONNECTED [3:0]),
        .S({\yCount_2[9]_i_8_n_3 ,\yCount_2[9]_i_9_n_3 ,\yCount_2[9]_i_10_n_3 ,\yCount_2[9]_i_11_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_3[0]_i_1 
       (.I0(yCount_3_reg[0]),
        .O(\yCount_3[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_3[1]_i_1 
       (.I0(yCount_3_reg[1]),
        .I1(yCount_3_reg[0]),
        .O(add_ln1570_fu_1370_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_3[2]_i_1 
       (.I0(yCount_3_reg[2]),
        .I1(yCount_3_reg[1]),
        .I2(yCount_3_reg[0]),
        .O(add_ln1570_fu_1370_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_3[3]_i_1 
       (.I0(yCount_3_reg[3]),
        .I1(yCount_3_reg[0]),
        .I2(yCount_3_reg[1]),
        .I3(yCount_3_reg[2]),
        .O(add_ln1570_fu_1370_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_3[4]_i_1 
       (.I0(yCount_3_reg[4]),
        .I1(yCount_3_reg[2]),
        .I2(yCount_3_reg[1]),
        .I3(yCount_3_reg[0]),
        .I4(yCount_3_reg[3]),
        .O(add_ln1570_fu_1370_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_3[5]_i_1 
       (.I0(yCount_3_reg[5]),
        .I1(yCount_3_reg[3]),
        .I2(yCount_3_reg[0]),
        .I3(yCount_3_reg[1]),
        .I4(yCount_3_reg[2]),
        .I5(yCount_3_reg[4]),
        .O(add_ln1570_fu_1370_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_3[6]_i_1 
       (.I0(yCount_3_reg[6]),
        .I1(\yCount_3[9]_i_5_n_3 ),
        .O(add_ln1570_fu_1370_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \yCount_3[7]_i_1 
       (.I0(yCount_3_reg[7]),
        .I1(\yCount_3[9]_i_5_n_3 ),
        .I2(yCount_3_reg[6]),
        .O(add_ln1570_fu_1370_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_3[8]_i_1 
       (.I0(yCount_3_reg[6]),
        .I1(\yCount_3[9]_i_5_n_3 ),
        .I2(yCount_3_reg[7]),
        .I3(yCount_3_reg[8]),
        .O(add_ln1570_fu_1370_p2[8]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_10 
       (.I0(\yCount_reg[9]_i_4_0 [7]),
        .I1(yCount_3_reg[7]),
        .I2(\yCount_reg[9]_i_4_0 [6]),
        .I3(yCount_3_reg[6]),
        .O(\yCount_3[9]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_11 
       (.I0(\yCount_reg[9]_i_4_0 [5]),
        .I1(yCount_3_reg[5]),
        .I2(\yCount_reg[9]_i_4_0 [4]),
        .I3(yCount_3_reg[4]),
        .O(\yCount_3[9]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_12 
       (.I0(\yCount_reg[9]_i_4_0 [3]),
        .I1(yCount_3_reg[3]),
        .I2(\yCount_reg[9]_i_4_0 [2]),
        .I3(yCount_3_reg[2]),
        .O(\yCount_3[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_13 
       (.I0(\yCount_reg[9]_i_4_0 [1]),
        .I1(yCount_3_reg[1]),
        .I2(\yCount_reg[9]_i_4_0 [0]),
        .I3(yCount_3_reg[0]),
        .O(\yCount_3[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_14 
       (.I0(yCount_3_reg[7]),
        .I1(\yCount_reg[9]_i_4_0 [7]),
        .I2(yCount_3_reg[6]),
        .I3(\yCount_reg[9]_i_4_0 [6]),
        .O(\yCount_3[9]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_15 
       (.I0(yCount_3_reg[5]),
        .I1(\yCount_reg[9]_i_4_0 [5]),
        .I2(yCount_3_reg[4]),
        .I3(\yCount_reg[9]_i_4_0 [4]),
        .O(\yCount_3[9]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_16 
       (.I0(yCount_3_reg[3]),
        .I1(\yCount_reg[9]_i_4_0 [3]),
        .I2(yCount_3_reg[2]),
        .I3(\yCount_reg[9]_i_4_0 [2]),
        .O(\yCount_3[9]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_17 
       (.I0(yCount_3_reg[1]),
        .I1(\yCount_reg[9]_i_4_0 [1]),
        .I2(yCount_3_reg[0]),
        .I3(\yCount_reg[9]_i_4_0 [0]),
        .O(\yCount_3[9]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \yCount_3[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter23_reg_1),
        .I1(icmp_ln1568_fu_1354_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1746_reg_3757),
        .I4(icmp_ln1072_reg_3735),
        .I5(\xCount_3_0[9]_i_4_n_3 ),
        .O(yCount_3));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \yCount_3[9]_i_3 
       (.I0(yCount_3_reg[9]),
        .I1(yCount_3_reg[6]),
        .I2(\yCount_3[9]_i_5_n_3 ),
        .I3(yCount_3_reg[7]),
        .I4(yCount_3_reg[8]),
        .O(add_ln1570_fu_1370_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_3[9]_i_5 
       (.I0(yCount_3_reg[4]),
        .I1(yCount_3_reg[2]),
        .I2(yCount_3_reg[1]),
        .I3(yCount_3_reg[0]),
        .I4(yCount_3_reg[3]),
        .I5(yCount_3_reg[5]),
        .O(\yCount_3[9]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \yCount_3[9]_i_7 
       (.I0(\yCount_reg[9]_i_4_0 [9]),
        .I1(yCount_3_reg[9]),
        .I2(\yCount_reg[9]_i_4_0 [8]),
        .I3(yCount_3_reg[8]),
        .O(\yCount_3[9]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_3[9]_i_8 
       (.I0(\yCount_reg[9]_i_4_0 [10]),
        .O(\yCount_3[9]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \yCount_3[9]_i_9 
       (.I0(yCount_3_reg[9]),
        .I1(\yCount_reg[9]_i_4_0 [9]),
        .I2(yCount_3_reg[8]),
        .I3(\yCount_reg[9]_i_4_0 [8]),
        .O(\yCount_3[9]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[0] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(\yCount_3[0]_i_1_n_3 ),
        .Q(yCount_3_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[1] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[1]),
        .Q(yCount_3_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[2] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[2]),
        .Q(yCount_3_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[3] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[3]),
        .Q(yCount_3_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[4] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[4]),
        .Q(yCount_3_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[5] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[5]),
        .Q(yCount_3_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[6] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[6]),
        .Q(yCount_3_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[7] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[7]),
        .Q(yCount_3_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[8] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[8]),
        .Q(yCount_3_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_3_reg[9] 
       (.C(ap_clk),
        .CE(yCount_3),
        .D(add_ln1570_fu_1370_p2[9]),
        .Q(yCount_3_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_3_reg[9]_i_4 
       (.CI(\yCount_3_reg[9]_i_6_n_3 ),
        .CO({\NLW_yCount_3_reg[9]_i_4_CO_UNCONNECTED [3:2],icmp_ln1568_fu_1354_p2,\yCount_3_reg[9]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\yCount_3[9]_i_7_n_3 }),
        .O(\NLW_yCount_3_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\yCount_3[9]_i_8_n_3 ,\yCount_3[9]_i_9_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \yCount_3_reg[9]_i_6 
       (.CI(1'b0),
        .CO({\yCount_3_reg[9]_i_6_n_3 ,\yCount_3_reg[9]_i_6_n_4 ,\yCount_3_reg[9]_i_6_n_5 ,\yCount_3_reg[9]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\yCount_3[9]_i_10_n_3 ,\yCount_3[9]_i_11_n_3 ,\yCount_3[9]_i_12_n_3 ,\yCount_3[9]_i_13_n_3 }),
        .O(\NLW_yCount_3_reg[9]_i_6_O_UNCONNECTED [3:0]),
        .S({\yCount_3[9]_i_14_n_3 ,\yCount_3[9]_i_15_n_3 ,\yCount_3[9]_i_16_n_3 ,\yCount_3[9]_i_17_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[0] 
       (.C(ap_clk),
        .CE(yCount),
        .D(\yCount[0]_i_1_n_3 ),
        .Q(yCount_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[1] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[1]),
        .Q(yCount_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[2] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[2]),
        .Q(yCount_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[3] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[3]),
        .Q(yCount_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[4] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[4]),
        .Q(yCount_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[5] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[5]),
        .Q(yCount_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[6] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[6]),
        .Q(yCount_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[7] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[7]),
        .Q(yCount_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[8] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[8]),
        .Q(yCount_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_reg[9] 
       (.C(ap_clk),
        .CE(yCount),
        .D(add_ln1388_fu_1520_p2[9]),
        .Q(yCount_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_9));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \yCount_reg[9]_i_4 
       (.CI(\yCount_reg[9]_i_8_n_3 ),
        .CO({\NLW_yCount_reg[9]_i_4_CO_UNCONNECTED [3:2],icmp_ln1386_fu_1504_p2,\yCount_reg[9]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\yCount[9]_i_9_n_3 }),
        .O(\NLW_yCount_reg[9]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\yCount[9]_i_10_n_3 ,\yCount[9]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \yCount_reg[9]_i_8 
       (.CI(1'b0),
        .CO({\yCount_reg[9]_i_8_n_3 ,\yCount_reg[9]_i_8_n_4 ,\yCount_reg[9]_i_8_n_5 ,\yCount_reg[9]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({\yCount[9]_i_12_n_3 ,\yCount[9]_i_13_n_3 ,\yCount[9]_i_14_n_3 ,\yCount[9]_i_15_n_3 }),
        .O(\NLW_yCount_reg[9]_i_8_O_UNCONNECTED [3:0]),
        .S({\yCount[9]_i_16_n_3 ,\yCount[9]_i_17_n_3 ,\yCount[9]_i_18_n_3 ,\yCount[9]_i_19_n_3 }));
  FDRE \zext_ln565_cast_reg_3703_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln565_cast_reg_3703_reg[1]_0 [0]),
        .Q(zext_ln565_cast_reg_3703[0]),
        .R(1'b0));
  FDRE \zext_ln565_cast_reg_3703_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln565_cast_reg_3703_reg[1]_0 [1]),
        .Q(zext_ln565_cast_reg_3703[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(rampStart_load_reg_1071[2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(rampStart_load_reg_1071[3]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_3 
       (.I0(zonePlateVDelta_reg[11]),
        .I1(p_reg_reg[11]),
        .O(\zonePlateVAddr[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_4 
       (.I0(zonePlateVDelta_reg[10]),
        .I1(p_reg_reg[10]),
        .O(\zonePlateVAddr[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_5 
       (.I0(zonePlateVDelta_reg[9]),
        .I1(p_reg_reg[9]),
        .O(\zonePlateVAddr[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[11]_i_6 
       (.I0(zonePlateVDelta_reg[8]),
        .I1(p_reg_reg[8]),
        .O(\zonePlateVAddr[11]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(rampStart_load_reg_1071[4]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[12]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(rampStart_load_reg_1071[5]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[13]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(rampStart_load_reg_1071[6]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[14]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[6]));
  LUT6 #(
    .INIT(64'h00000000AA808080)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .I1(ap_predicate_pred1674_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_predicate_pred2022_state5),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter23_reg_1),
        .O(zonePlateVAddr0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(rampStart_load_reg_1071[7]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[15]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_4 
       (.I0(zonePlateVDelta_reg[15]),
        .I1(p_reg_reg[15]),
        .O(\zonePlateVAddr[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_5 
       (.I0(zonePlateVDelta_reg[14]),
        .I1(p_reg_reg[14]),
        .O(\zonePlateVAddr[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_6 
       (.I0(zonePlateVDelta_reg[13]),
        .I1(p_reg_reg[13]),
        .O(\zonePlateVAddr[15]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_7 
       (.I0(zonePlateVDelta_reg[12]),
        .I1(p_reg_reg[12]),
        .O(\zonePlateVAddr[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_2 
       (.I0(zonePlateVDelta_reg[3]),
        .I1(p_reg_reg[3]),
        .O(\zonePlateVAddr[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_3 
       (.I0(zonePlateVDelta_reg[2]),
        .I1(p_reg_reg[2]),
        .O(\zonePlateVAddr[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_4 
       (.I0(zonePlateVDelta_reg[1]),
        .I1(p_reg_reg[1]),
        .O(\zonePlateVAddr[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[3]_i_5 
       (.I0(zonePlateVDelta_reg[0]),
        .I1(p_reg_reg[0]),
        .O(\zonePlateVAddr[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter23_reg_1),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter4_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(zonePlateVDelta_reg[7]),
        .I1(p_reg_reg[7]),
        .O(\zonePlateVAddr[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(zonePlateVDelta_reg[6]),
        .I1(p_reg_reg[6]),
        .O(\zonePlateVAddr[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(zonePlateVDelta_reg[5]),
        .I1(p_reg_reg[5]),
        .O(\zonePlateVAddr[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(zonePlateVDelta_reg[4]),
        .I1(p_reg_reg[4]),
        .O(\zonePlateVAddr[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(rampStart_load_reg_1071[0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(rampStart_load_reg_1071[1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(add_ln1341_fu_1637_p2[9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[0]_i_1 
       (.I0(zonePlateVAddr[0]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[0]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [0]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[10]_i_1 
       (.I0(zonePlateVAddr[10]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[10]),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[10]_i_2 
       (.I0(p_reg_reg[10]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[2]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[10]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[11]_i_1 
       (.I0(zonePlateVAddr[11]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[11]),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[11]_i_2 
       (.I0(p_reg_reg[11]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[3]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[11]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[12]_i_1 
       (.I0(zonePlateVAddr[12]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[12]),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[12]_i_2 
       (.I0(p_reg_reg[12]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[4]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[12]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[12]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[13]_i_1 
       (.I0(zonePlateVAddr[13]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[13]),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[13]_i_2 
       (.I0(p_reg_reg[13]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[5]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[13]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[13]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[14]_i_1 
       (.I0(zonePlateVAddr[14]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[14]),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[14]_i_2 
       (.I0(p_reg_reg[14]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[6]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[14]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[14]));
  LUT6 #(
    .INIT(64'hBABABAAAAAAAAAAA)) 
    \zonePlateVAddr_loc_0_fu_258[15]_i_1 
       (.I0(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I1(ap_enable_reg_pp0_iter23_reg_1),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_predicate_pred1680_state6),
        .I4(ap_predicate_pred1674_state6),
        .I5(\rampVal_2_flag_0_reg_392_reg[0] [1]),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[15]_i_2 
       (.I0(zonePlateVAddr[15]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[15]),
        .O(\zonePlateVAddr_reg[15] [15]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[15]_i_3 
       (.I0(p_reg_reg[15]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[7]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[15]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[15]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[1]_i_1 
       (.I0(zonePlateVAddr[1]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[1]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [1]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[2]_i_1 
       (.I0(zonePlateVAddr[2]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[2]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [2]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[3]_i_1 
       (.I0(zonePlateVAddr[3]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[3]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [3]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[4]_i_1 
       (.I0(zonePlateVAddr[4]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[4]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [4]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[5]_i_1 
       (.I0(zonePlateVAddr[5]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[5]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [5]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[6]_i_1 
       (.I0(zonePlateVAddr[6]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[6]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [6]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \zonePlateVAddr_loc_0_fu_258[7]_i_1 
       (.I0(zonePlateVAddr[7]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(p_reg_reg[7]),
        .I3(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ),
        .I4(\zonePlateVDelta_reg[7]_0 [7]),
        .I5(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ),
        .O(\zonePlateVAddr_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zonePlateVAddr_loc_0_fu_258[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_predicate_pred1674_state6),
        .O(\zonePlateVAddr_loc_0_fu_258[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \zonePlateVAddr_loc_0_fu_258[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_predicate_pred1680_state6),
        .O(\zonePlateVAddr_loc_0_fu_258[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[8]_i_1 
       (.I0(zonePlateVAddr[8]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[8]),
        .O(\zonePlateVAddr_reg[15] [8]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[8]_i_2 
       (.I0(p_reg_reg[8]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[0]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[8]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVAddr_loc_0_fu_258[9]_i_1 
       (.I0(zonePlateVAddr[9]),
        .I1(\rampVal_3_flag_0_reg_368_reg[0] ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[9]),
        .O(\zonePlateVAddr_reg[15] [9]));
  LUT6 #(
    .INIT(64'hFA3AEA2ACA0AEA2A)) 
    \zonePlateVAddr_loc_0_fu_258[9]_i_2 
       (.I0(p_reg_reg[9]),
        .I1(ap_predicate_pred1680_state6),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(rampStart_load_reg_1071[1]),
        .I4(ap_predicate_pred1674_state6),
        .I5(add_ln1341_fu_1637_p2[9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404_zonePlateVAddr_loc_1_out_o[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[11]_i_2 
       (.CI(\zonePlateVAddr_reg[7]_i_2_n_3 ),
        .CO({\zonePlateVAddr_reg[11]_i_2_n_3 ,\zonePlateVAddr_reg[11]_i_2_n_4 ,\zonePlateVAddr_reg[11]_i_2_n_5 ,\zonePlateVAddr_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVDelta_reg[11:8]),
        .O(add_ln1341_fu_1637_p2[11:8]),
        .S({\zonePlateVAddr[11]_i_3_n_3 ,\zonePlateVAddr[11]_i_4_n_3 ,\zonePlateVAddr[11]_i_5_n_3 ,\zonePlateVAddr[11]_i_6_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[15]_i_3 
       (.CI(\zonePlateVAddr_reg[11]_i_2_n_3 ),
        .CO({\NLW_zonePlateVAddr_reg[15]_i_3_CO_UNCONNECTED [3],\zonePlateVAddr_reg[15]_i_3_n_4 ,\zonePlateVAddr_reg[15]_i_3_n_5 ,\zonePlateVAddr_reg[15]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,zonePlateVDelta_reg[14:12]}),
        .O(add_ln1341_fu_1637_p2[15:12]),
        .S({\zonePlateVAddr[15]_i_4_n_3 ,\zonePlateVAddr[15]_i_5_n_3 ,\zonePlateVAddr[15]_i_6_n_3 ,\zonePlateVAddr[15]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zonePlateVAddr_reg[3]_i_1_n_3 ,\zonePlateVAddr_reg[3]_i_1_n_4 ,\zonePlateVAddr_reg[3]_i_1_n_5 ,\zonePlateVAddr_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVDelta_reg[3:0]),
        .O(\zonePlateVDelta_reg[7]_0 [3:0]),
        .S({\zonePlateVAddr[3]_i_2_n_3 ,\zonePlateVAddr[3]_i_3_n_3 ,\zonePlateVAddr[3]_i_4_n_3 ,\zonePlateVAddr[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \zonePlateVAddr_reg[7]_i_2 
       (.CI(\zonePlateVAddr_reg[3]_i_1_n_3 ),
        .CO({\zonePlateVAddr_reg[7]_i_2_n_3 ,\zonePlateVAddr_reg[7]_i_2_n_4 ,\zonePlateVAddr_reg[7]_i_2_n_5 ,\zonePlateVAddr_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(zonePlateVDelta_reg[7:4]),
        .O(\zonePlateVDelta_reg[7]_0 [7:4]),
        .S({\zonePlateVAddr[7]_i_3_n_3 ,\zonePlateVAddr[7]_i_4_n_3 ,\zonePlateVAddr[7]_i_5_n_3 ,\zonePlateVAddr[7]_i_6_n_3 }));
  LUT6 #(
    .INIT(64'hBBBBB000B000B000)) 
    \zonePlateVDelta[0]_i_1 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter23_reg_0),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_predicate_pred2022_state5),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(ap_predicate_pred1674_state6),
        .O(\zonePlateVDelta[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_10 
       (.I0(\zonePlateVDelta_reg[15]_1 [0]),
        .I1(zonePlateVDelta_reg[0]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [0]),
        .O(\zonePlateVDelta[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [3]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [2]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [1]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[0]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [0]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [3]),
        .I1(zonePlateVDelta_reg[3]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [3]),
        .O(\zonePlateVDelta[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [2]),
        .I1(zonePlateVDelta_reg[2]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [2]),
        .O(\zonePlateVDelta[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[0]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [1]),
        .I1(zonePlateVDelta_reg[1]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [1]),
        .O(\zonePlateVDelta[0]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[12]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_1 [14]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[12]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [13]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[12]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [12]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[12]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h80BFBF80)) 
    \zonePlateVDelta[12]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_0 [15]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_predicate_pred2022_state5),
        .I3(zonePlateVDelta_reg[15]),
        .I4(\zonePlateVDelta_reg[15]_1 [15]),
        .O(\zonePlateVDelta[12]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[12]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [14]),
        .I1(zonePlateVDelta_reg[14]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [14]),
        .O(\zonePlateVDelta[12]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[12]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [13]),
        .I1(zonePlateVDelta_reg[13]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [13]),
        .O(\zonePlateVDelta[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[12]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [12]),
        .I1(zonePlateVDelta_reg[12]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [12]),
        .O(\zonePlateVDelta[12]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_1 [7]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [6]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [5]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[4]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [4]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [7]),
        .I1(zonePlateVDelta_reg[7]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [7]),
        .O(\zonePlateVDelta[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [6]),
        .I1(zonePlateVDelta_reg[6]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [6]),
        .O(\zonePlateVDelta[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [5]),
        .I1(zonePlateVDelta_reg[5]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [5]),
        .O(\zonePlateVDelta[4]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[4]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [4]),
        .I1(zonePlateVDelta_reg[4]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [4]),
        .O(\zonePlateVDelta[4]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_2 
       (.I0(\zonePlateVDelta_reg[15]_1 [11]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_3 
       (.I0(\zonePlateVDelta_reg[15]_1 [10]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_4 
       (.I0(\zonePlateVDelta_reg[15]_1 [9]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \zonePlateVDelta[8]_i_5 
       (.I0(\zonePlateVDelta_reg[15]_1 [8]),
        .I1(ap_predicate_pred2022_state5),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\zonePlateVDelta[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_6 
       (.I0(\zonePlateVDelta_reg[15]_1 [11]),
        .I1(zonePlateVDelta_reg[11]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [11]),
        .O(\zonePlateVDelta[8]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_7 
       (.I0(\zonePlateVDelta_reg[15]_1 [10]),
        .I1(zonePlateVDelta_reg[10]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [10]),
        .O(\zonePlateVDelta[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_8 
       (.I0(\zonePlateVDelta_reg[15]_1 [9]),
        .I1(zonePlateVDelta_reg[9]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [9]),
        .O(\zonePlateVDelta[8]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hF6660666)) 
    \zonePlateVDelta[8]_i_9 
       (.I0(\zonePlateVDelta_reg[15]_1 [8]),
        .I1(zonePlateVDelta_reg[8]),
        .I2(ap_predicate_pred2022_state5),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\zonePlateVDelta_reg[15]_0 [8]),
        .O(\zonePlateVDelta[8]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_10 ),
        .Q(zonePlateVDelta_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\zonePlateVDelta_reg[0]_i_2_n_3 ,\zonePlateVDelta_reg[0]_i_2_n_4 ,\zonePlateVDelta_reg[0]_i_2_n_5 ,\zonePlateVDelta_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[0]_i_3_n_3 ,\zonePlateVDelta[0]_i_4_n_3 ,\zonePlateVDelta[0]_i_5_n_3 ,\zonePlateVDelta[0]_i_6_n_3 }),
        .O({\zonePlateVDelta_reg[0]_i_2_n_7 ,\zonePlateVDelta_reg[0]_i_2_n_8 ,\zonePlateVDelta_reg[0]_i_2_n_9 ,\zonePlateVDelta_reg[0]_i_2_n_10 }),
        .S({\zonePlateVDelta[0]_i_7_n_3 ,\zonePlateVDelta[0]_i_8_n_3 ,\zonePlateVDelta[0]_i_9_n_3 ,\zonePlateVDelta[0]_i_10_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_8 ),
        .Q(zonePlateVDelta_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_7 ),
        .Q(zonePlateVDelta_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_10 ),
        .Q(zonePlateVDelta_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[12]_i_1 
       (.CI(\zonePlateVDelta_reg[8]_i_1_n_3 ),
        .CO({\NLW_zonePlateVDelta_reg[12]_i_1_CO_UNCONNECTED [3],\zonePlateVDelta_reg[12]_i_1_n_4 ,\zonePlateVDelta_reg[12]_i_1_n_5 ,\zonePlateVDelta_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zonePlateVDelta[12]_i_2_n_3 ,\zonePlateVDelta[12]_i_3_n_3 ,\zonePlateVDelta[12]_i_4_n_3 }),
        .O({\zonePlateVDelta_reg[12]_i_1_n_7 ,\zonePlateVDelta_reg[12]_i_1_n_8 ,\zonePlateVDelta_reg[12]_i_1_n_9 ,\zonePlateVDelta_reg[12]_i_1_n_10 }),
        .S({\zonePlateVDelta[12]_i_5_n_3 ,\zonePlateVDelta[12]_i_6_n_3 ,\zonePlateVDelta[12]_i_7_n_3 ,\zonePlateVDelta[12]_i_8_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_9 ),
        .Q(zonePlateVDelta_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_8 ),
        .Q(zonePlateVDelta_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[12]_i_1_n_7 ),
        .Q(zonePlateVDelta_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_9 ),
        .Q(zonePlateVDelta_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_8 ),
        .Q(zonePlateVDelta_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[0]_i_2_n_7 ),
        .Q(zonePlateVDelta_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_10 ),
        .Q(zonePlateVDelta_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[4]_i_1 
       (.CI(\zonePlateVDelta_reg[0]_i_2_n_3 ),
        .CO({\zonePlateVDelta_reg[4]_i_1_n_3 ,\zonePlateVDelta_reg[4]_i_1_n_4 ,\zonePlateVDelta_reg[4]_i_1_n_5 ,\zonePlateVDelta_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[4]_i_2_n_3 ,\zonePlateVDelta[4]_i_3_n_3 ,\zonePlateVDelta[4]_i_4_n_3 ,\zonePlateVDelta[4]_i_5_n_3 }),
        .O({\zonePlateVDelta_reg[4]_i_1_n_7 ,\zonePlateVDelta_reg[4]_i_1_n_8 ,\zonePlateVDelta_reg[4]_i_1_n_9 ,\zonePlateVDelta_reg[4]_i_1_n_10 }),
        .S({\zonePlateVDelta[4]_i_6_n_3 ,\zonePlateVDelta[4]_i_7_n_3 ,\zonePlateVDelta[4]_i_8_n_3 ,\zonePlateVDelta[4]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_9 ),
        .Q(zonePlateVDelta_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_8 ),
        .Q(zonePlateVDelta_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[4]_i_1_n_7 ),
        .Q(zonePlateVDelta_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_10 ),
        .Q(zonePlateVDelta_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \zonePlateVDelta_reg[8]_i_1 
       (.CI(\zonePlateVDelta_reg[4]_i_1_n_3 ),
        .CO({\zonePlateVDelta_reg[8]_i_1_n_3 ,\zonePlateVDelta_reg[8]_i_1_n_4 ,\zonePlateVDelta_reg[8]_i_1_n_5 ,\zonePlateVDelta_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\zonePlateVDelta[8]_i_2_n_3 ,\zonePlateVDelta[8]_i_3_n_3 ,\zonePlateVDelta[8]_i_4_n_3 ,\zonePlateVDelta[8]_i_5_n_3 }),
        .O({\zonePlateVDelta_reg[8]_i_1_n_7 ,\zonePlateVDelta_reg[8]_i_1_n_8 ,\zonePlateVDelta_reg[8]_i_1_n_9 ,\zonePlateVDelta_reg[8]_i_1_n_10 }),
        .S({\zonePlateVDelta[8]_i_6_n_3 ,\zonePlateVDelta[8]_i_7_n_3 ,\zonePlateVDelta[8]_i_8_n_3 ,\zonePlateVDelta[8]_i_9_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(\zonePlateVDelta[0]_i_1_n_3 ),
        .D(\zonePlateVDelta_reg[8]_i_1_n_9 ),
        .Q(zonePlateVDelta_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
   (D,
    Q,
    ap_enable_reg_pp0_iter23_reg,
    \q0_reg[1]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[3] ,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter20,
    hBarSel_5_0_loc_0_fu_218,
    DPtpgBarArray_address0,
    E,
    ap_clk);
  output [3:0]D;
  output [1:0]Q;
  output ap_enable_reg_pp0_iter23_reg;
  output \q0_reg[1]_0 ;
  output \q0_reg[2]_0 ;
  output [3:0]\q0_reg[0]_0 ;
  output [1:0]\q0_reg[2]_1 ;
  input \q0_reg[3] ;
  input bckgndYUV_full_n;
  input ap_enable_reg_pp0_iter20;
  input [2:0]hBarSel_5_0_loc_0_fu_218;
  input [0:0]DPtpgBarArray_address0;
  input [0:0]E;
  input ap_clk;

  wire [3:0]D;
  wire [0:0]DPtpgBarArray_address0;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter23_reg;
  wire bckgndYUV_full_n;
  wire [2:0]hBarSel_5_0_loc_0_fu_218;
  wire \q0[1]_i_1__1__0_n_3 ;
  wire \q0[2]_i_2_n_3 ;
  wire [3:0]\q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire [1:0]\q0_reg[2]_1 ;
  wire \q0_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \q0[0]_i_1__0__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(D[2]),
        .O(\q0_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[0]_i_1__1 
       (.I0(Q[0]),
        .I1(D[2]),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[1]_i_1__0__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(D[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \q0[1]_i_1__1__0 
       (.I0(hBarSel_5_0_loc_0_fu_218[1]),
        .I1(DPtpgBarArray_address0),
        .I2(hBarSel_5_0_loc_0_fu_218[0]),
        .O(\q0[1]_i_1__1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h87F0)) 
    \q0[2]_i_2 
       (.I0(hBarSel_5_0_loc_0_fu_218[1]),
        .I1(hBarSel_5_0_loc_0_fu_218[0]),
        .I2(hBarSel_5_0_loc_0_fu_218[2]),
        .I3(DPtpgBarArray_address0),
        .O(\q0[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__0__0 
       (.I0(D[2]),
        .I1(Q[1]),
        .O(\q0_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \q0[3]_i_1__1 
       (.I0(\q0_reg[3] ),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(Q[1]),
        .O(ap_enable_reg_pp0_iter23_reg));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q0[4]_i_1__1__0 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[4]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(D[2]),
        .O(\q0_reg[2]_1 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[5]_i_1__0__0 
       (.I0(D[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q0[5]_i_1__1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(D[2]),
        .O(\q0_reg[0]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[6]_i_1__0__0 
       (.I0(Q[0]),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q0[6]_i_1__1__0 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__0__0 
       (.I0(Q[1]),
        .O(\q0_reg[2]_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(hBarSel_5_0_loc_0_fu_218[0]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__1__0_n_3 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_2_n_3 ),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
   (\q0_reg[3]_0 ,
    D,
    \q0_reg[3]_1 ,
    DPtpgBarSelYuv_601_u_ce0,
    \q0_reg[3]_2 ,
    ap_clk,
    \q0_reg[5]_0 ,
    \q0_reg[7]_0 ,
    ap_enable_reg_pp0_iter20,
    \q0_reg[7]_1 );
  output \q0_reg[3]_0 ;
  output [2:0]D;
  input \q0_reg[3]_1 ;
  input DPtpgBarSelYuv_601_u_ce0;
  input \q0_reg[3]_2 ;
  input ap_clk;
  input [1:0]\q0_reg[5]_0 ;
  input [2:0]\q0_reg[7]_0 ;
  input ap_enable_reg_pp0_iter20;
  input \q0_reg[7]_1 ;

  wire [2:0]D;
  wire DPtpgBarSelYuv_601_u_ce0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire \q0[7]_i_1_n_3 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire [1:0]\q0_reg[5]_0 ;
  wire [2:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;

  LUT6 #(
    .INIT(64'hAAAAAAAAC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(D[2]),
        .I1(\q0_reg[7]_0 [2]),
        .I2(\q0_reg[7]_0 [1]),
        .I3(\q0_reg[7]_0 [0]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(\q0_reg[7]_1 ),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(\q0_reg[3]_2 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(\q0_reg[5]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(\q0_reg[5]_0 [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(D[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[6]_0 ,
    DPtpgBarSelYuv_601_u_ce0,
    \q0_reg[4]_1 ,
    ap_clk,
    \q0_reg[5]_1 ,
    \q0_reg[3]_1 ,
    D,
    \q0_reg[6]_1 );
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[6]_0 ;
  input DPtpgBarSelYuv_601_u_ce0;
  input \q0_reg[4]_1 ;
  input ap_clk;
  input \q0_reg[5]_1 ;
  input \q0_reg[3]_1 ;
  input [0:0]D;
  input \q0_reg[6]_1 ;

  wire [0:0]D;
  wire DPtpgBarSelYuv_601_u_ce0;
  wire ap_clk;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;

  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(D),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(\q0_reg[5]_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(DPtpgBarSelYuv_601_u_ce0),
        .D(\q0_reg[6]_1 ),
        .Q(\q0_reg[6]_0 ),
        .R(\q0_reg[3]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
   (\q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    Q,
    E,
    \q0_reg[6]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    D);
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output [3:0]Q;
  input [0:0]E;
  input \q0_reg[6]_1 ;
  input ap_clk;
  input \q0_reg[7]_1 ;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
   (\q0_reg[3]_0 ,
    ap_enable_reg_pp0_iter23_reg,
    D,
    E,
    \q0_reg[3]_1 ,
    ap_clk,
    \q0_reg[7]_0 ,
    bckgndYUV_full_n,
    \q0_reg[4]_0 ,
    \q0_reg[7]_1 ,
    ap_enable_reg_pp0_iter20);
  output \q0_reg[3]_0 ;
  output ap_enable_reg_pp0_iter23_reg;
  output [1:0]D;
  input [0:0]E;
  input \q0_reg[3]_1 ;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input bckgndYUV_full_n;
  input [0:0]\q0_reg[4]_0 ;
  input [2:0]\q0_reg[7]_1 ;
  input ap_enable_reg_pp0_iter20;

  wire [1:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter23_reg;
  wire bckgndYUV_full_n;
  wire \q0[7]_i_1_n_3 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire [0:0]\q0_reg[4]_0 ;
  wire \q0_reg[7]_0 ;
  wire [2:0]\q0_reg[7]_1 ;

  LUT6 #(
    .INIT(64'hAAAAAAAAC0FFAAAA)) 
    \q0[7]_i_1 
       (.I0(D[1]),
        .I1(\q0_reg[7]_1 [2]),
        .I2(\q0_reg[7]_1 [1]),
        .I3(\q0_reg[7]_1 [0]),
        .I4(ap_enable_reg_pp0_iter20),
        .I5(ap_enable_reg_pp0_iter23_reg),
        .O(\q0[7]_i_1_n_3 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[7]_i_1_n_3 ),
        .Q(D[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \xCount_5_0[9]_i_5 
       (.I0(\q0_reg[7]_0 ),
        .I1(bckgndYUV_full_n),
        .O(ap_enable_reg_pp0_iter23_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    \q0_reg[7]_0 ,
    Q,
    E,
    \q0_reg[1]_1 ,
    ap_clk,
    \q0_reg[7]_1 ,
    D);
  output \q0_reg[1]_0 ;
  output \q0_reg[7]_0 ;
  output [1:0]Q;
  input [0:0]E;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \q0_reg[7]_1 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
   (\q0_reg[2]_0 ,
    E,
    Q,
    \q0_reg[2]_1 ,
    ap_clk,
    ap_enable_reg_pp0_iter20,
    bckgndYUV_full_n,
    \q0_reg[6]_0 ,
    D);
  output \q0_reg[2]_0 ;
  output [0:0]E;
  output [4:0]Q;
  input \q0_reg[2]_1 ;
  input ap_clk;
  input ap_enable_reg_pp0_iter20;
  input bckgndYUV_full_n;
  input \q0_reg[6]_0 ;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire bckgndYUV_full_n;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[6]_0 ;

  LUT3 #(
    .INIT(8'h8A)) 
    \q0[4]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(bckgndYUV_full_n),
        .I2(\q0_reg[6]_0 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[2]_1 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
   (Q,
    E,
    D,
    ap_clk);
  output [1:0]Q;
  input [0:0]E;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;

  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    \q0_reg[6]_0 ,
    Q,
    E,
    \q0_reg[0]_1 ,
    ap_clk,
    \q0_reg[6]_1 ,
    D);
  output \q0_reg[0]_0 ;
  output \q0_reg[6]_0 ;
  output [1:0]Q;
  input [0:0]E;
  input \q0_reg[0]_1 ;
  input ap_clk;
  input \q0_reg[6]_1 ;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_1 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
   (E,
    Q,
    \q0_reg[7]_0 ,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter20,
    ap_predicate_pred434_state23,
    ap_predicate_pred428_state23,
    ap_predicate_pred423_state23,
    D,
    ap_clk);
  output [0:0]E;
  output [7:0]Q;
  input \q0_reg[7]_0 ;
  input bckgndYUV_full_n;
  input ap_enable_reg_pp0_iter20;
  input ap_predicate_pred434_state23;
  input ap_predicate_pred428_state23;
  input ap_predicate_pred423_state23;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire ap_predicate_pred423_state23;
  wire ap_predicate_pred428_state23;
  wire ap_predicate_pred434_state23;
  wire bckgndYUV_full_n;
  wire \q0_reg[7]_0 ;

  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0D000)) 
    \q0[7]_i_1__1 
       (.I0(\q0_reg[7]_0 ),
        .I1(bckgndYUV_full_n),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(ap_predicate_pred434_state23),
        .I4(ap_predicate_pred428_state23),
        .I5(ap_predicate_pred423_state23),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
   (\q0_reg[0]_0 ,
    D,
    E,
    ap_clk,
    hBarSel_3_0_loc_0_fu_234,
    tpgCheckerBoardArray_address0,
    ap_predicate_pred428_state23,
    Q,
    ap_predicate_pred434_state23,
    hBarSel_4_0_loc_0_fu_262);
  output \q0_reg[0]_0 ;
  output [1:0]D;
  input [0:0]E;
  input ap_clk;
  input [0:0]hBarSel_3_0_loc_0_fu_234;
  input [0:0]tpgCheckerBoardArray_address0;
  input ap_predicate_pred428_state23;
  input [1:0]Q;
  input ap_predicate_pred434_state23;
  input [1:0]hBarSel_4_0_loc_0_fu_262;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_predicate_pred428_state23;
  wire ap_predicate_pred434_state23;
  wire g0_b0_n_3;
  wire [0:0]hBarSel_3_0_loc_0_fu_234;
  wire [1:0]hBarSel_4_0_loc_0_fu_262;
  wire \q0_reg[0]_0 ;
  wire [0:0]tpgCheckerBoardArray_address0;

  LUT2 #(
    .INIT(4'h6)) 
    g0_b0
       (.I0(hBarSel_3_0_loc_0_fu_234),
        .I1(tpgCheckerBoardArray_address0),
        .O(g0_b0_n_3));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \q0[6]_i_1__1 
       (.I0(\q0_reg[0]_0 ),
        .I1(ap_predicate_pred428_state23),
        .I2(Q[0]),
        .I3(ap_predicate_pred434_state23),
        .I4(hBarSel_4_0_loc_0_fu_262[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \q0[7]_i_1__0 
       (.I0(\q0_reg[0]_0 ),
        .I1(ap_predicate_pred428_state23),
        .I2(Q[1]),
        .I3(ap_predicate_pred434_state23),
        .I4(hBarSel_4_0_loc_0_fu_262[1]),
        .O(D[1]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b0_n_3),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
   (D,
    \hBarSel_4_0_loc_0_fu_262_reg[1] ,
    \hBarSel_4_0_loc_0_fu_262_reg[0] ,
    \hBarSel_4_0_loc_0_fu_262_reg[2] ,
    \hBarSel_4_0_loc_0_fu_262_reg[2]_0 ,
    E,
    Q,
    \hBarSel_4_0_loc_0_fu_262_reg[1]_0 ,
    ap_enable_reg_pp0_iter19,
    bckgndYUV_full_n,
    \q0_reg[2]_0 ,
    hBarSel_4_0_loc_0_fu_262,
    ap_predicate_pred434_state23,
    ap_predicate_pred428_state23,
    \q0_reg[1]_0 ,
    ap_clk,
    sel);
  output [5:0]D;
  output \hBarSel_4_0_loc_0_fu_262_reg[1] ;
  output \hBarSel_4_0_loc_0_fu_262_reg[0] ;
  output \hBarSel_4_0_loc_0_fu_262_reg[2] ;
  output [0:0]\hBarSel_4_0_loc_0_fu_262_reg[2]_0 ;
  output [0:0]E;
  output [1:0]Q;
  output [1:0]\hBarSel_4_0_loc_0_fu_262_reg[1]_0 ;
  input ap_enable_reg_pp0_iter19;
  input bckgndYUV_full_n;
  input \q0_reg[2]_0 ;
  input [2:0]hBarSel_4_0_loc_0_fu_262;
  input ap_predicate_pred434_state23;
  input ap_predicate_pred428_state23;
  input \q0_reg[1]_0 ;
  input ap_clk;
  input [5:0]sel;

  wire [5:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter19;
  wire ap_predicate_pred428_state23;
  wire ap_predicate_pred434_state23;
  wire bckgndYUV_full_n;
  wire [2:0]hBarSel_4_0_loc_0_fu_262;
  wire \hBarSel_4_0_loc_0_fu_262_reg[0] ;
  wire \hBarSel_4_0_loc_0_fu_262_reg[1] ;
  wire [1:0]\hBarSel_4_0_loc_0_fu_262_reg[1]_0 ;
  wire \hBarSel_4_0_loc_0_fu_262_reg[2] ;
  wire [0:0]\hBarSel_4_0_loc_0_fu_262_reg[2]_0 ;
  wire [2:0]p_0_out;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg_n_3_[0] ;
  wire [5:0]sel;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__0
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[0]));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(sel[0]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__0 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    \q0[1]_i_1__1 
       (.I0(\q0_reg[1]_0 ),
        .I1(ap_predicate_pred428_state23),
        .I2(Q[1]),
        .I3(ap_predicate_pred434_state23),
        .I4(hBarSel_4_0_loc_0_fu_262[2]),
        .I5(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__0 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h8A)) 
    \q0[2]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter19),
        .I1(bckgndYUV_full_n),
        .I2(\q0_reg[2]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1__2 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__0__0 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .O(\hBarSel_4_0_loc_0_fu_262_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1__1 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_1__1 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1__2 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .O(\hBarSel_4_0_loc_0_fu_262_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_2 
       (.I0(\hBarSel_4_0_loc_0_fu_262_reg[1] ),
        .I1(\hBarSel_4_0_loc_0_fu_262_reg[0] ),
        .I2(\hBarSel_4_0_loc_0_fu_262_reg[2] ),
        .O(\hBarSel_4_0_loc_0_fu_262_reg[1]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[7]_i_3 
       (.I0(hBarSel_4_0_loc_0_fu_262[1]),
        .I1(ap_predicate_pred434_state23),
        .I2(Q[0]),
        .I3(ap_predicate_pred428_state23),
        .I4(\q0_reg[1]_0 ),
        .O(\hBarSel_4_0_loc_0_fu_262_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[7]_i_4 
       (.I0(hBarSel_4_0_loc_0_fu_262[0]),
        .I1(ap_predicate_pred434_state23),
        .I2(\q0_reg_n_3_[0] ),
        .I3(ap_predicate_pred428_state23),
        .I4(\q0_reg[1]_0 ),
        .O(\hBarSel_4_0_loc_0_fu_262_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[7]_i_5 
       (.I0(hBarSel_4_0_loc_0_fu_262[2]),
        .I1(ap_predicate_pred434_state23),
        .I2(Q[1]),
        .I3(ap_predicate_pred428_state23),
        .I4(\q0_reg[1]_0 ),
        .O(\hBarSel_4_0_loc_0_fu_262_reg[2] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(\q0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground
   (\ap_CS_fsm_reg[0]_0 ,
    Q,
    \x_fu_132_reg[11] ,
    loopHeight_reg_476,
    loopWidth_reg_470,
    \boxSize_val_read_reg_436_reg[12]_0 ,
    CO,
    mOutPtr16_out,
    E,
    mOutPtr16_out_0,
    push,
    \ap_CS_fsm_reg[4]_0 ,
    in,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[0]_2 ,
    empty_n_reg,
    \icmp_ln774_reg_910_reg[0] ,
    ap_clk,
    out,
    S,
    \SRL_SIG_reg[0]_43 ,
    \hMax_reg_512_reg[3]_0 ,
    \hMax_reg_512_reg[7]_0 ,
    \hMax_reg_512_reg[11]_0 ,
    \hMax_reg_512_reg[15]_0 ,
    width_val12_c24_dout,
    height_val7_c21_dout,
    SS,
    \pixIn_6_reg_970_reg[7] ,
    push_1,
    ovrlayYUV_full_n,
    inpix_0_2_0_0_0_load589_lcssa615_i_fu_840,
    bckgndYUV_empty_n,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_3 ,
    \tobool_reg_482_reg[0]_0 ,
    push_2,
    motionSpeed_val19_c_empty_n,
    height_val7_c20_full_n,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    boxColorB_val31_c_empty_n,
    tpgForeground_U0_ap_start,
    empty_n_reg_0,
    D,
    \motionSpeed_val_read_reg_459_reg[7]_0 ,
    \boxSize_val_read_reg_436_reg[15]_0 ,
    \boxColorR_val_read_reg_431_reg[7]_0 ,
    \boxColorG_val_read_reg_426_reg[7]_0 ,
    \boxColorB_val_read_reg_421_reg[7]_0 ,
    \colorFormat_val_read_reg_453_reg[7]_0 ,
    \patternId_val_read_reg_465_reg[7]_0 ,
    \crossHairY_val_read_reg_443_reg[15]_0 );
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output [5:0]\x_fu_132_reg[11] ;
  output [15:0]loopHeight_reg_476;
  output [2:0]loopWidth_reg_470;
  output [12:0]\boxSize_val_read_reg_436_reg[12]_0 ;
  output [0:0]CO;
  output mOutPtr16_out;
  output [0:0]E;
  output mOutPtr16_out_0;
  output push;
  output \ap_CS_fsm_reg[4]_0 ;
  output [23:0]in;
  output [0:0]\ap_CS_fsm_reg[0]_1 ;
  output \ap_CS_fsm_reg[0]_2 ;
  output empty_n_reg;
  output \icmp_ln774_reg_910_reg[0] ;
  input ap_clk;
  input [2:0]out;
  input [1:0]S;
  input [12:0]\SRL_SIG_reg[0]_43 ;
  input [3:0]\hMax_reg_512_reg[3]_0 ;
  input [3:0]\hMax_reg_512_reg[7]_0 ;
  input [3:0]\hMax_reg_512_reg[11]_0 ;
  input [0:0]\hMax_reg_512_reg[15]_0 ;
  input [2:0]width_val12_c24_dout;
  input [15:0]height_val7_c21_dout;
  input [0:0]SS;
  input [23:0]\pixIn_6_reg_970_reg[7] ;
  input push_1;
  input ovrlayYUV_full_n;
  input inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  input bckgndYUV_empty_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_3 ;
  input \tobool_reg_482_reg[0]_0 ;
  input push_2;
  input motionSpeed_val19_c_empty_n;
  input height_val7_c20_full_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[1]_0 ;
  input boxColorB_val31_c_empty_n;
  input tpgForeground_U0_ap_start;
  input empty_n_reg_0;
  input [15:0]D;
  input [7:0]\motionSpeed_val_read_reg_459_reg[7]_0 ;
  input [15:0]\boxSize_val_read_reg_436_reg[15]_0 ;
  input [7:0]\boxColorR_val_read_reg_431_reg[7]_0 ;
  input [7:0]\boxColorG_val_read_reg_426_reg[7]_0 ;
  input [7:0]\boxColorB_val_read_reg_421_reg[7]_0 ;
  input [7:0]\colorFormat_val_read_reg_453_reg[7]_0 ;
  input [7:0]\patternId_val_read_reg_465_reg[7]_0 ;
  input [15:0]\crossHairY_val_read_reg_443_reg[15]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [12:0]\SRL_SIG_reg[0]_43 ;
  wire [0:0]SS;
  wire and10_i_fu_353_p2;
  wire and10_i_reg_527;
  wire and26_i_fu_358_p2;
  wire and26_i_reg_532;
  wire and4_i_fu_348_p2;
  wire and4_i_reg_522;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[0]_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[3] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire boxColorB_val31_c_empty_n;
  wire [7:0]boxColorB_val_read_reg_421;
  wire [7:0]\boxColorB_val_read_reg_421_reg[7]_0 ;
  wire [7:0]boxColorG_val_read_reg_426;
  wire [7:0]\boxColorG_val_read_reg_426_reg[7]_0 ;
  wire [7:0]boxColorR_val_read_reg_431;
  wire [7:0]\boxColorR_val_read_reg_431_reg[7]_0 ;
  wire [15:0]boxHCoord;
  wire \boxHCoord0_inferred__0/i__carry__0_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__0_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__1_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry__2_n_9 ;
  wire \boxHCoord0_inferred__0/i__carry_n_10 ;
  wire \boxHCoord0_inferred__0/i__carry_n_3 ;
  wire \boxHCoord0_inferred__0/i__carry_n_4 ;
  wire \boxHCoord0_inferred__0/i__carry_n_5 ;
  wire \boxHCoord0_inferred__0/i__carry_n_6 ;
  wire \boxHCoord0_inferred__0/i__carry_n_7 ;
  wire \boxHCoord0_inferred__0/i__carry_n_8 ;
  wire \boxHCoord0_inferred__0/i__carry_n_9 ;
  wire [15:0]boxHCoord_loc_0_fu_120;
  wire [15:0]boxHCoord_loc_0_load_reg_555;
  wire [7:0]boxHCoord_loc_1_fu_140_reg;
  wire [15:13]boxSize_val_read_reg_436;
  wire [12:0]\boxSize_val_read_reg_436_reg[12]_0 ;
  wire [15:0]\boxSize_val_read_reg_436_reg[15]_0 ;
  wire [15:0]boxVCoord;
  wire \boxVCoord0_inferred__0/i__carry__0_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__0_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__1_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry__2_n_9 ;
  wire \boxVCoord0_inferred__0/i__carry_n_10 ;
  wire \boxVCoord0_inferred__0/i__carry_n_3 ;
  wire \boxVCoord0_inferred__0/i__carry_n_4 ;
  wire \boxVCoord0_inferred__0/i__carry_n_5 ;
  wire \boxVCoord0_inferred__0/i__carry_n_6 ;
  wire \boxVCoord0_inferred__0/i__carry_n_7 ;
  wire \boxVCoord0_inferred__0/i__carry_n_8 ;
  wire \boxVCoord0_inferred__0/i__carry_n_9 ;
  wire [15:0]boxVCoord_loc_0_fu_116;
  wire [15:0]boxVCoord_loc_0_load_reg_550;
  wire [7:0]boxVCoord_loc_1_fu_136_reg;
  wire cmp2_i_fu_390_p2;
  wire cmp2_i_fu_390_p2_carry__0_i_1_n_3;
  wire cmp2_i_fu_390_p2_carry__0_i_2_n_3;
  wire cmp2_i_fu_390_p2_carry__0_n_6;
  wire cmp2_i_fu_390_p2_carry_i_1_n_3;
  wire cmp2_i_fu_390_p2_carry_i_2_n_3;
  wire cmp2_i_fu_390_p2_carry_i_3_n_3;
  wire cmp2_i_fu_390_p2_carry_i_4_n_3;
  wire cmp2_i_fu_390_p2_carry_n_3;
  wire cmp2_i_fu_390_p2_carry_n_4;
  wire cmp2_i_fu_390_p2_carry_n_5;
  wire cmp2_i_fu_390_p2_carry_n_6;
  wire cmp2_i_reg_560;
  wire [7:0]colorFormat_val_read_reg_453;
  wire [7:0]\colorFormat_val_read_reg_453_reg[7]_0 ;
  wire [15:0]crossHairX_val_read_reg_448;
  wire [15:0]crossHairY_val_read_reg_443;
  wire [15:0]\crossHairY_val_read_reg_443_reg[15]_0 ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_reg_487;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_109;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_110;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_111;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_112;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_113;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_114;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_115;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_116;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_117;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_118;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_119;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_120;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_121;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_122;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_123;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_124;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_126;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_25;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_27;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_28;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_29;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_30;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_31;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_32;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_33;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_34;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_43;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_44;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_45;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_46;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_48;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_49;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_50;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_51;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_77;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_78;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_79;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_80;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_81;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_82;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_83;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_84;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_85;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_86;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_87;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_88;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_89;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_90;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_91;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_92;
  wire [15:0]hMax_fu_340_p2;
  wire hMax_fu_340_p2_carry__0_n_3;
  wire hMax_fu_340_p2_carry__0_n_4;
  wire hMax_fu_340_p2_carry__0_n_5;
  wire hMax_fu_340_p2_carry__0_n_6;
  wire hMax_fu_340_p2_carry__1_n_3;
  wire hMax_fu_340_p2_carry__1_n_4;
  wire hMax_fu_340_p2_carry__1_n_5;
  wire hMax_fu_340_p2_carry__1_n_6;
  wire hMax_fu_340_p2_carry__2_i_1_n_3;
  wire hMax_fu_340_p2_carry__2_i_2_n_3;
  wire hMax_fu_340_p2_carry__2_i_3_n_3;
  wire hMax_fu_340_p2_carry__2_n_4;
  wire hMax_fu_340_p2_carry__2_n_5;
  wire hMax_fu_340_p2_carry__2_n_6;
  wire hMax_fu_340_p2_carry_n_3;
  wire hMax_fu_340_p2_carry_n_4;
  wire hMax_fu_340_p2_carry_n_5;
  wire hMax_fu_340_p2_carry_n_6;
  wire [15:0]hMax_reg_512;
  wire [3:0]\hMax_reg_512_reg[11]_0 ;
  wire [0:0]\hMax_reg_512_reg[15]_0 ;
  wire [3:0]\hMax_reg_512_reg[3]_0 ;
  wire [3:0]\hMax_reg_512_reg[7]_0 ;
  wire height_val7_c20_full_n;
  wire [15:0]height_val7_c21_dout;
  wire icmp_fu_298_p2;
  wire icmp_ln772_fu_373_p2_carry__0_i_1_n_3;
  wire icmp_ln772_fu_373_p2_carry__0_i_2_n_3;
  wire icmp_ln772_fu_373_p2_carry__0_n_6;
  wire icmp_ln772_fu_373_p2_carry_i_1_n_3;
  wire icmp_ln772_fu_373_p2_carry_i_2_n_3;
  wire icmp_ln772_fu_373_p2_carry_i_3_n_3;
  wire icmp_ln772_fu_373_p2_carry_i_4_n_3;
  wire icmp_ln772_fu_373_p2_carry_n_3;
  wire icmp_ln772_fu_373_p2_carry_n_4;
  wire icmp_ln772_fu_373_p2_carry_n_5;
  wire icmp_ln772_fu_373_p2_carry_n_6;
  wire \icmp_ln774_reg_910_reg[0] ;
  wire icmp_reg_502;
  wire \icmp_reg_502[0]_i_2_n_3 ;
  wire [23:0]in;
  wire inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  wire [15:0]loopHeight_reg_476;
  wire [2:0]loopWidth_reg_470;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire motionSpeed_val19_c_empty_n;
  wire [7:0]motionSpeed_val_read_reg_459;
  wire [7:0]\motionSpeed_val_read_reg_459_reg[7]_0 ;
  wire [2:0]out;
  wire ovrlayYUV_full_n;
  wire [15:0]p_1_in;
  wire [7:0]patternId_val_read_reg_465;
  wire [7:0]\patternId_val_read_reg_465_reg[7]_0 ;
  wire [23:0]\pixIn_6_reg_970_reg[7] ;
  wire [6:6]pixOut;
  wire \pixOut_reg_507[6]_i_1_n_3 ;
  wire push;
  wire push_1;
  wire push_2;
  wire tmp_4_reg_497;
  wire tmp_reg_492;
  wire \tobool_reg_482[0]_i_1_n_3 ;
  wire \tobool_reg_482_reg[0]_0 ;
  wire \tobool_reg_482_reg_n_3_[0] ;
  wire tpgForeground_U0_ap_start;
  wire [15:0]vMax_fu_344_p20_out;
  wire vMax_fu_344_p2_carry__0_i_1_n_3;
  wire vMax_fu_344_p2_carry__0_i_2_n_3;
  wire vMax_fu_344_p2_carry__0_i_3_n_3;
  wire vMax_fu_344_p2_carry__0_i_4_n_3;
  wire vMax_fu_344_p2_carry__0_n_3;
  wire vMax_fu_344_p2_carry__0_n_4;
  wire vMax_fu_344_p2_carry__0_n_5;
  wire vMax_fu_344_p2_carry__0_n_6;
  wire vMax_fu_344_p2_carry__1_i_1_n_3;
  wire vMax_fu_344_p2_carry__1_i_2_n_3;
  wire vMax_fu_344_p2_carry__1_i_3_n_3;
  wire vMax_fu_344_p2_carry__1_i_4_n_3;
  wire vMax_fu_344_p2_carry__1_n_3;
  wire vMax_fu_344_p2_carry__1_n_4;
  wire vMax_fu_344_p2_carry__1_n_5;
  wire vMax_fu_344_p2_carry__1_n_6;
  wire vMax_fu_344_p2_carry__2_i_1_n_3;
  wire vMax_fu_344_p2_carry__2_i_2_n_3;
  wire vMax_fu_344_p2_carry__2_i_3_n_3;
  wire vMax_fu_344_p2_carry__2_i_4_n_3;
  wire vMax_fu_344_p2_carry__2_n_4;
  wire vMax_fu_344_p2_carry__2_n_5;
  wire vMax_fu_344_p2_carry__2_n_6;
  wire vMax_fu_344_p2_carry_i_1_n_3;
  wire vMax_fu_344_p2_carry_i_2_n_3;
  wire vMax_fu_344_p2_carry_i_3_n_3;
  wire vMax_fu_344_p2_carry_i_4_n_3;
  wire vMax_fu_344_p2_carry_n_3;
  wire vMax_fu_344_p2_carry_n_4;
  wire vMax_fu_344_p2_carry_n_5;
  wire vMax_fu_344_p2_carry_n_6;
  wire [15:0]vMax_reg_517;
  wire [2:0]width_val12_c24_dout;
  wire [5:0]\x_fu_132_reg[11] ;
  wire [15:0]y_2_reg_542;
  wire \y_fu_112[0]_i_2_n_3 ;
  wire [15:0]y_fu_112_reg;
  wire \y_fu_112_reg[0]_i_1_n_10 ;
  wire \y_fu_112_reg[0]_i_1_n_3 ;
  wire \y_fu_112_reg[0]_i_1_n_4 ;
  wire \y_fu_112_reg[0]_i_1_n_5 ;
  wire \y_fu_112_reg[0]_i_1_n_6 ;
  wire \y_fu_112_reg[0]_i_1_n_7 ;
  wire \y_fu_112_reg[0]_i_1_n_8 ;
  wire \y_fu_112_reg[0]_i_1_n_9 ;
  wire \y_fu_112_reg[12]_i_1_n_10 ;
  wire \y_fu_112_reg[12]_i_1_n_4 ;
  wire \y_fu_112_reg[12]_i_1_n_5 ;
  wire \y_fu_112_reg[12]_i_1_n_6 ;
  wire \y_fu_112_reg[12]_i_1_n_7 ;
  wire \y_fu_112_reg[12]_i_1_n_8 ;
  wire \y_fu_112_reg[12]_i_1_n_9 ;
  wire \y_fu_112_reg[4]_i_1_n_10 ;
  wire \y_fu_112_reg[4]_i_1_n_3 ;
  wire \y_fu_112_reg[4]_i_1_n_4 ;
  wire \y_fu_112_reg[4]_i_1_n_5 ;
  wire \y_fu_112_reg[4]_i_1_n_6 ;
  wire \y_fu_112_reg[4]_i_1_n_7 ;
  wire \y_fu_112_reg[4]_i_1_n_8 ;
  wire \y_fu_112_reg[4]_i_1_n_9 ;
  wire \y_fu_112_reg[8]_i_1_n_10 ;
  wire \y_fu_112_reg[8]_i_1_n_3 ;
  wire \y_fu_112_reg[8]_i_1_n_4 ;
  wire \y_fu_112_reg[8]_i_1_n_5 ;
  wire \y_fu_112_reg[8]_i_1_n_6 ;
  wire \y_fu_112_reg[8]_i_1_n_7 ;
  wire \y_fu_112_reg[8]_i_1_n_8 ;
  wire \y_fu_112_reg[8]_i_1_n_9 ;
  wire [8:1]zext_ln1914_1;
  wire [3:3]\NLW_boxHCoord0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_boxVCoord0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]NLW_cmp2_i_fu_390_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp2_i_fu_390_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp2_i_fu_390_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_hMax_fu_340_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln772_fu_373_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln772_fu_373_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln772_fu_373_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_vMax_fu_344_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]\NLW_y_fu_112_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and10_i_reg_527[0]_i_1 
       (.I0(tmp_reg_492),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_25),
        .O(and10_i_fu_353_p2));
  FDRE \and10_i_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(and10_i_fu_353_p2),
        .Q(and10_i_reg_527),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and26_i_reg_532[0]_i_1 
       (.I0(tmp_4_reg_497),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_25),
        .O(and26_i_fu_358_p2));
  FDRE \and26_i_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(and26_i_fu_358_p2),
        .Q(and26_i_reg_532),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \and4_i_reg_522[0]_i_1 
       (.I0(empty_reg_487),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_25),
        .O(and4_i_fu_348_p2));
  FDRE \and4_i_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(and4_i_fu_348_p2),
        .Q(and4_i_reg_522),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_3 ),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(Q),
        .I3(CO),
        .O(ap_NS_fsm__0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q),
        .I1(CO),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .Q(\ap_CS_fsm_reg_n_3_[3] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  FDRE \boxColorB_val_read_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [0]),
        .Q(boxColorB_val_read_reg_421[0]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [1]),
        .Q(boxColorB_val_read_reg_421[1]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [2]),
        .Q(boxColorB_val_read_reg_421[2]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [3]),
        .Q(boxColorB_val_read_reg_421[3]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [4]),
        .Q(boxColorB_val_read_reg_421[4]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [5]),
        .Q(boxColorB_val_read_reg_421[5]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [6]),
        .Q(boxColorB_val_read_reg_421[6]),
        .R(1'b0));
  FDRE \boxColorB_val_read_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorB_val_read_reg_421_reg[7]_0 [7]),
        .Q(boxColorB_val_read_reg_421[7]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [0]),
        .Q(boxColorG_val_read_reg_426[0]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [1]),
        .Q(boxColorG_val_read_reg_426[1]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [2]),
        .Q(boxColorG_val_read_reg_426[2]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [3]),
        .Q(boxColorG_val_read_reg_426[3]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [4]),
        .Q(boxColorG_val_read_reg_426[4]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [5]),
        .Q(boxColorG_val_read_reg_426[5]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [6]),
        .Q(boxColorG_val_read_reg_426[6]),
        .R(1'b0));
  FDRE \boxColorG_val_read_reg_426_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorG_val_read_reg_426_reg[7]_0 [7]),
        .Q(boxColorG_val_read_reg_426[7]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [0]),
        .Q(boxColorR_val_read_reg_431[0]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [1]),
        .Q(boxColorR_val_read_reg_431[1]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [2]),
        .Q(boxColorR_val_read_reg_431[2]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [3]),
        .Q(boxColorR_val_read_reg_431[3]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [4]),
        .Q(boxColorR_val_read_reg_431[4]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [5]),
        .Q(boxColorR_val_read_reg_431[5]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [6]),
        .Q(boxColorR_val_read_reg_431[6]),
        .R(1'b0));
  FDRE \boxColorR_val_read_reg_431_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxColorR_val_read_reg_431_reg[7]_0 [7]),
        .Q(boxColorR_val_read_reg_431[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\boxHCoord0_inferred__0/i__carry_n_3 ,\boxHCoord0_inferred__0/i__carry_n_4 ,\boxHCoord0_inferred__0/i__carry_n_5 ,\boxHCoord0_inferred__0/i__carry_n_6 }),
        .CYINIT(boxHCoord_loc_1_fu_140_reg[0]),
        .DI({boxHCoord_loc_1_fu_140_reg[3:1],grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47}),
        .O({\boxHCoord0_inferred__0/i__carry_n_7 ,\boxHCoord0_inferred__0/i__carry_n_8 ,\boxHCoord0_inferred__0/i__carry_n_9 ,\boxHCoord0_inferred__0/i__carry_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_27,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_28,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_29,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_30}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__0 
       (.CI(\boxHCoord0_inferred__0/i__carry_n_3 ),
        .CO({\boxHCoord0_inferred__0/i__carry__0_n_3 ,\boxHCoord0_inferred__0/i__carry__0_n_4 ,\boxHCoord0_inferred__0/i__carry__0_n_5 ,\boxHCoord0_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(boxHCoord_loc_1_fu_140_reg[7:4]),
        .O({\boxHCoord0_inferred__0/i__carry__0_n_7 ,\boxHCoord0_inferred__0/i__carry__0_n_8 ,\boxHCoord0_inferred__0/i__carry__0_n_9 ,\boxHCoord0_inferred__0/i__carry__0_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_117,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_118,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_119,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_120}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__1 
       (.CI(\boxHCoord0_inferred__0/i__carry__0_n_3 ),
        .CO({\boxHCoord0_inferred__0/i__carry__1_n_3 ,\boxHCoord0_inferred__0/i__carry__1_n_4 ,\boxHCoord0_inferred__0/i__carry__1_n_5 ,\boxHCoord0_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47}),
        .O({\boxHCoord0_inferred__0/i__carry__1_n_7 ,\boxHCoord0_inferred__0/i__carry__1_n_8 ,\boxHCoord0_inferred__0/i__carry__1_n_9 ,\boxHCoord0_inferred__0/i__carry__1_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_121,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_122,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_123,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_124}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxHCoord0_inferred__0/i__carry__2 
       (.CI(\boxHCoord0_inferred__0/i__carry__1_n_3 ),
        .CO({\NLW_boxHCoord0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\boxHCoord0_inferred__0/i__carry__2_n_4 ,\boxHCoord0_inferred__0/i__carry__2_n_5 ,\boxHCoord0_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47}),
        .O({\boxHCoord0_inferred__0/i__carry__2_n_7 ,\boxHCoord0_inferred__0/i__carry__2_n_8 ,\boxHCoord0_inferred__0/i__carry__2_n_9 ,\boxHCoord0_inferred__0/i__carry__2_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_43,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_44,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_45,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_46}));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[0]),
        .Q(boxHCoord_loc_0_fu_120[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[10]),
        .Q(boxHCoord_loc_0_fu_120[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[11]),
        .Q(boxHCoord_loc_0_fu_120[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[12]),
        .Q(boxHCoord_loc_0_fu_120[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[13]),
        .Q(boxHCoord_loc_0_fu_120[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[14]),
        .Q(boxHCoord_loc_0_fu_120[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[15]),
        .Q(boxHCoord_loc_0_fu_120[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[1]),
        .Q(boxHCoord_loc_0_fu_120[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[2]),
        .Q(boxHCoord_loc_0_fu_120[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[3]),
        .Q(boxHCoord_loc_0_fu_120[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[4]),
        .Q(boxHCoord_loc_0_fu_120[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[5]),
        .Q(boxHCoord_loc_0_fu_120[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[6]),
        .Q(boxHCoord_loc_0_fu_120[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[7]),
        .Q(boxHCoord_loc_0_fu_120[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[8]),
        .Q(boxHCoord_loc_0_fu_120[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_0_fu_120_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(p_1_in[9]),
        .Q(boxHCoord_loc_0_fu_120[9]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[0]),
        .Q(boxHCoord_loc_0_load_reg_555[0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[10]),
        .Q(boxHCoord_loc_0_load_reg_555[10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[11]),
        .Q(boxHCoord_loc_0_load_reg_555[11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[12]),
        .Q(boxHCoord_loc_0_load_reg_555[12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[13]),
        .Q(boxHCoord_loc_0_load_reg_555[13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[14]),
        .Q(boxHCoord_loc_0_load_reg_555[14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[15]),
        .Q(boxHCoord_loc_0_load_reg_555[15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[1]),
        .Q(boxHCoord_loc_0_load_reg_555[1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[2]),
        .Q(boxHCoord_loc_0_load_reg_555[2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[3]),
        .Q(boxHCoord_loc_0_load_reg_555[3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[4]),
        .Q(boxHCoord_loc_0_load_reg_555[4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[5]),
        .Q(boxHCoord_loc_0_load_reg_555[5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[6]),
        .Q(boxHCoord_loc_0_load_reg_555[6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[7]),
        .Q(boxHCoord_loc_0_load_reg_555[7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[8]),
        .Q(boxHCoord_loc_0_load_reg_555[8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_0_load_reg_555_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxHCoord_loc_0_fu_120[9]),
        .Q(boxHCoord_loc_0_load_reg_555[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry_n_10 ),
        .Q(boxHCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_8 ),
        .Q(boxHCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_7 ),
        .Q(boxHCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_10 ),
        .Q(boxHCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_9 ),
        .Q(boxHCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_8 ),
        .Q(boxHCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__2_n_7 ),
        .Q(boxHCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry_n_9 ),
        .Q(boxHCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry_n_8 ),
        .Q(boxHCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry_n_7 ),
        .Q(boxHCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_10 ),
        .Q(boxHCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_9 ),
        .Q(boxHCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_8 ),
        .Q(boxHCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__0_n_7 ),
        .Q(boxHCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_10 ),
        .Q(boxHCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxHCoord0_inferred__0/i__carry__1_n_9 ),
        .Q(boxHCoord[9]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [0]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [10]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [11]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [12]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [13]),
        .Q(boxSize_val_read_reg_436[13]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [14]),
        .Q(boxSize_val_read_reg_436[14]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [15]),
        .Q(boxSize_val_read_reg_436[15]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [1]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [2]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [3]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [4]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [5]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [6]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [7]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [8]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \boxSize_val_read_reg_436_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\boxSize_val_read_reg_436_reg[15]_0 [9]),
        .Q(\boxSize_val_read_reg_436_reg[12]_0 [9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\boxVCoord0_inferred__0/i__carry_n_3 ,\boxVCoord0_inferred__0/i__carry_n_4 ,\boxVCoord0_inferred__0/i__carry_n_5 ,\boxVCoord0_inferred__0/i__carry_n_6 }),
        .CYINIT(boxVCoord_loc_1_fu_136_reg[0]),
        .DI({boxVCoord_loc_1_fu_136_reg[3:1],grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52}),
        .O({\boxVCoord0_inferred__0/i__carry_n_7 ,\boxVCoord0_inferred__0/i__carry_n_8 ,\boxVCoord0_inferred__0/i__carry_n_9 ,\boxVCoord0_inferred__0/i__carry_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_31,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_32,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_33,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_34}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__0 
       (.CI(\boxVCoord0_inferred__0/i__carry_n_3 ),
        .CO({\boxVCoord0_inferred__0/i__carry__0_n_3 ,\boxVCoord0_inferred__0/i__carry__0_n_4 ,\boxVCoord0_inferred__0/i__carry__0_n_5 ,\boxVCoord0_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(boxVCoord_loc_1_fu_136_reg[7:4]),
        .O({\boxVCoord0_inferred__0/i__carry__0_n_7 ,\boxVCoord0_inferred__0/i__carry__0_n_8 ,\boxVCoord0_inferred__0/i__carry__0_n_9 ,\boxVCoord0_inferred__0/i__carry__0_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_109,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_110,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_111,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_112}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__1 
       (.CI(\boxVCoord0_inferred__0/i__carry__0_n_3 ),
        .CO({\boxVCoord0_inferred__0/i__carry__1_n_3 ,\boxVCoord0_inferred__0/i__carry__1_n_4 ,\boxVCoord0_inferred__0/i__carry__1_n_5 ,\boxVCoord0_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52}),
        .O({\boxVCoord0_inferred__0/i__carry__1_n_7 ,\boxVCoord0_inferred__0/i__carry__1_n_8 ,\boxVCoord0_inferred__0/i__carry__1_n_9 ,\boxVCoord0_inferred__0/i__carry__1_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_113,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_114,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_115,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_116}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \boxVCoord0_inferred__0/i__carry__2 
       (.CI(\boxVCoord0_inferred__0/i__carry__1_n_3 ),
        .CO({\NLW_boxVCoord0_inferred__0/i__carry__2_CO_UNCONNECTED [3],\boxVCoord0_inferred__0/i__carry__2_n_4 ,\boxVCoord0_inferred__0/i__carry__2_n_5 ,\boxVCoord0_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52}),
        .O({\boxVCoord0_inferred__0/i__carry__2_n_7 ,\boxVCoord0_inferred__0/i__carry__2_n_8 ,\boxVCoord0_inferred__0/i__carry__2_n_9 ,\boxVCoord0_inferred__0/i__carry__2_n_10 }),
        .S({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_48,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_49,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_50,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_51}));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_92),
        .Q(boxVCoord_loc_0_fu_116[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_82),
        .Q(boxVCoord_loc_0_fu_116[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_81),
        .Q(boxVCoord_loc_0_fu_116[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_80),
        .Q(boxVCoord_loc_0_fu_116[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_79),
        .Q(boxVCoord_loc_0_fu_116[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_78),
        .Q(boxVCoord_loc_0_fu_116[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_77),
        .Q(boxVCoord_loc_0_fu_116[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_91),
        .Q(boxVCoord_loc_0_fu_116[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_90),
        .Q(boxVCoord_loc_0_fu_116[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_89),
        .Q(boxVCoord_loc_0_fu_116[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_88),
        .Q(boxVCoord_loc_0_fu_116[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_87),
        .Q(boxVCoord_loc_0_fu_116[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_86),
        .Q(boxVCoord_loc_0_fu_116[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_85),
        .Q(boxVCoord_loc_0_fu_116[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_84),
        .Q(boxVCoord_loc_0_fu_116[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_0_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_83),
        .Q(boxVCoord_loc_0_fu_116[9]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[0]),
        .Q(boxVCoord_loc_0_load_reg_550[0]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[10]),
        .Q(boxVCoord_loc_0_load_reg_550[10]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[11]),
        .Q(boxVCoord_loc_0_load_reg_550[11]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[12]),
        .Q(boxVCoord_loc_0_load_reg_550[12]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[13]),
        .Q(boxVCoord_loc_0_load_reg_550[13]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[14]),
        .Q(boxVCoord_loc_0_load_reg_550[14]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[15]),
        .Q(boxVCoord_loc_0_load_reg_550[15]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[1]),
        .Q(boxVCoord_loc_0_load_reg_550[1]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[2]),
        .Q(boxVCoord_loc_0_load_reg_550[2]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[3]),
        .Q(boxVCoord_loc_0_load_reg_550[3]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[4]),
        .Q(boxVCoord_loc_0_load_reg_550[4]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[5]),
        .Q(boxVCoord_loc_0_load_reg_550[5]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[6]),
        .Q(boxVCoord_loc_0_load_reg_550[6]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[7]),
        .Q(boxVCoord_loc_0_load_reg_550[7]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[8]),
        .Q(boxVCoord_loc_0_load_reg_550[8]),
        .R(1'b0));
  FDRE \boxVCoord_loc_0_load_reg_550_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(boxVCoord_loc_0_fu_116[9]),
        .Q(boxVCoord_loc_0_load_reg_550[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry_n_10 ),
        .Q(boxVCoord[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_8 ),
        .Q(boxVCoord[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_7 ),
        .Q(boxVCoord[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_10 ),
        .Q(boxVCoord[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_9 ),
        .Q(boxVCoord[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_8 ),
        .Q(boxVCoord[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__2_n_7 ),
        .Q(boxVCoord[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry_n_9 ),
        .Q(boxVCoord[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry_n_8 ),
        .Q(boxVCoord[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry_n_7 ),
        .Q(boxVCoord[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_10 ),
        .Q(boxVCoord[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_9 ),
        .Q(boxVCoord[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_8 ),
        .Q(boxVCoord[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__0_n_7 ),
        .Q(boxVCoord[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_10 ),
        .Q(boxVCoord[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .D(\boxVCoord0_inferred__0/i__carry__1_n_9 ),
        .Q(boxVCoord[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp2_i_fu_390_p2_carry
       (.CI(1'b0),
        .CO({cmp2_i_fu_390_p2_carry_n_3,cmp2_i_fu_390_p2_carry_n_4,cmp2_i_fu_390_p2_carry_n_5,cmp2_i_fu_390_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp2_i_fu_390_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp2_i_fu_390_p2_carry_i_1_n_3,cmp2_i_fu_390_p2_carry_i_2_n_3,cmp2_i_fu_390_p2_carry_i_3_n_3,cmp2_i_fu_390_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp2_i_fu_390_p2_carry__0
       (.CI(cmp2_i_fu_390_p2_carry_n_3),
        .CO({NLW_cmp2_i_fu_390_p2_carry__0_CO_UNCONNECTED[3:2],cmp2_i_fu_390_p2,cmp2_i_fu_390_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp2_i_fu_390_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp2_i_fu_390_p2_carry__0_i_1_n_3,cmp2_i_fu_390_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    cmp2_i_fu_390_p2_carry__0_i_1
       (.I0(crossHairY_val_read_reg_443[15]),
        .I1(y_fu_112_reg[15]),
        .O(cmp2_i_fu_390_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_390_p2_carry__0_i_2
       (.I0(y_fu_112_reg[12]),
        .I1(crossHairY_val_read_reg_443[12]),
        .I2(y_fu_112_reg[13]),
        .I3(crossHairY_val_read_reg_443[13]),
        .I4(crossHairY_val_read_reg_443[14]),
        .I5(y_fu_112_reg[14]),
        .O(cmp2_i_fu_390_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_390_p2_carry_i_1
       (.I0(crossHairY_val_read_reg_443[11]),
        .I1(y_fu_112_reg[11]),
        .I2(y_fu_112_reg[9]),
        .I3(crossHairY_val_read_reg_443[9]),
        .I4(y_fu_112_reg[10]),
        .I5(crossHairY_val_read_reg_443[10]),
        .O(cmp2_i_fu_390_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_390_p2_carry_i_2
       (.I0(crossHairY_val_read_reg_443[8]),
        .I1(y_fu_112_reg[8]),
        .I2(y_fu_112_reg[7]),
        .I3(crossHairY_val_read_reg_443[7]),
        .I4(y_fu_112_reg[6]),
        .I5(crossHairY_val_read_reg_443[6]),
        .O(cmp2_i_fu_390_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_390_p2_carry_i_3
       (.I0(crossHairY_val_read_reg_443[5]),
        .I1(y_fu_112_reg[5]),
        .I2(y_fu_112_reg[3]),
        .I3(crossHairY_val_read_reg_443[3]),
        .I4(y_fu_112_reg[4]),
        .I5(crossHairY_val_read_reg_443[4]),
        .O(cmp2_i_fu_390_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cmp2_i_fu_390_p2_carry_i_4
       (.I0(crossHairY_val_read_reg_443[2]),
        .I1(y_fu_112_reg[2]),
        .I2(y_fu_112_reg[0]),
        .I3(crossHairY_val_read_reg_443[0]),
        .I4(y_fu_112_reg[1]),
        .I5(crossHairY_val_read_reg_443[1]),
        .O(cmp2_i_fu_390_p2_carry_i_4_n_3));
  FDRE \cmp2_i_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(cmp2_i_fu_390_p2),
        .Q(cmp2_i_reg_560),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [0]),
        .Q(colorFormat_val_read_reg_453[0]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [1]),
        .Q(colorFormat_val_read_reg_453[1]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [2]),
        .Q(colorFormat_val_read_reg_453[2]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [3]),
        .Q(colorFormat_val_read_reg_453[3]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [4]),
        .Q(colorFormat_val_read_reg_453[4]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [5]),
        .Q(colorFormat_val_read_reg_453[5]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [6]),
        .Q(colorFormat_val_read_reg_453[6]),
        .R(1'b0));
  FDRE \colorFormat_val_read_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\colorFormat_val_read_reg_453_reg[7]_0 [7]),
        .Q(colorFormat_val_read_reg_453[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \crossHairX_val_read_reg_448[15]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(motionSpeed_val19_c_empty_n),
        .I2(height_val7_c20_full_n),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .I5(\ap_CS_fsm_reg[1]_2 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \crossHairX_val_read_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(crossHairX_val_read_reg_448[0]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[10]),
        .Q(crossHairX_val_read_reg_448[10]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[11]),
        .Q(crossHairX_val_read_reg_448[11]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[12]),
        .Q(crossHairX_val_read_reg_448[12]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[13]),
        .Q(crossHairX_val_read_reg_448[13]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[14]),
        .Q(crossHairX_val_read_reg_448[14]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[15]),
        .Q(crossHairX_val_read_reg_448[15]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(crossHairX_val_read_reg_448[1]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(crossHairX_val_read_reg_448[2]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(crossHairX_val_read_reg_448[3]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(crossHairX_val_read_reg_448[4]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(crossHairX_val_read_reg_448[5]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(crossHairX_val_read_reg_448[6]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(crossHairX_val_read_reg_448[7]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[8]),
        .Q(crossHairX_val_read_reg_448[8]),
        .R(1'b0));
  FDRE \crossHairX_val_read_reg_448_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[9]),
        .Q(crossHairX_val_read_reg_448[9]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [0]),
        .Q(crossHairY_val_read_reg_443[0]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [10]),
        .Q(crossHairY_val_read_reg_443[10]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [11]),
        .Q(crossHairY_val_read_reg_443[11]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [12]),
        .Q(crossHairY_val_read_reg_443[12]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [13]),
        .Q(crossHairY_val_read_reg_443[13]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [14]),
        .Q(crossHairY_val_read_reg_443[14]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [15]),
        .Q(crossHairY_val_read_reg_443[15]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [1]),
        .Q(crossHairY_val_read_reg_443[1]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [2]),
        .Q(crossHairY_val_read_reg_443[2]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [3]),
        .Q(crossHairY_val_read_reg_443[3]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [4]),
        .Q(crossHairY_val_read_reg_443[4]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [5]),
        .Q(crossHairY_val_read_reg_443[5]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [6]),
        .Q(crossHairY_val_read_reg_443[6]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [7]),
        .Q(crossHairY_val_read_reg_443[7]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [8]),
        .Q(crossHairY_val_read_reg_443[8]),
        .R(1'b0));
  FDRE \crossHairY_val_read_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\crossHairY_val_read_reg_443_reg[15]_0 [9]),
        .Q(crossHairY_val_read_reg_443[9]),
        .R(1'b0));
  FDRE \empty_reg_487_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[0]),
        .Q(empty_reg_487),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2
       (.I0(tpgForeground_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .O(empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220
       (.CO(CO),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .DI(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_47),
        .E(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_26),
        .Q({boxSize_val_read_reg_436,\boxSize_val_read_reg_436_reg[12]_0 }),
        .S(S),
        .\SRL_SIG_reg[0]_43 ({\SRL_SIG_reg[0]_43 [12],\SRL_SIG_reg[0]_43 [8:3]}),
        .\SRL_SIG_reg[15][0]_srl16_i_7_0 (patternId_val_read_reg_465),
        .\SRL_SIG_reg[15][23]_srl16 (\tobool_reg_482_reg_n_3_[0] ),
        .SS(SS),
        .and10_i_reg_527(and10_i_reg_527),
        .and26_i_reg_532(and26_i_reg_532),
        .and4_i_reg_522(and4_i_reg_522),
        .\and_ln1942_reg_977_reg[0]_0 (y_2_reg_542),
        .\ap_CS_fsm_reg[2] (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_126),
        .\ap_CS_fsm_reg[2]_0 ({ap_CS_fsm_state5,\ap_CS_fsm_reg_n_3_[3] ,Q,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[3] ({ap_NS_fsm__0[4],ap_NS_fsm__0[2]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 (boxColorG_val_read_reg_426),
        .\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 (boxColorB_val_read_reg_421),
        .\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 (colorFormat_val_read_reg_453),
        .\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 (boxColorR_val_read_reg_431),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_fu_120_reg[15] (boxHCoord),
        .\boxHCoord_loc_1_fu_140_reg[11]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_121,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_122,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_123,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_124}),
        .\boxHCoord_loc_1_fu_140_reg[15]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_43,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_44,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_45,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_46}),
        .\boxHCoord_loc_1_fu_140_reg[15]_1 (boxHCoord_loc_0_load_reg_555),
        .\boxHCoord_loc_1_fu_140_reg[7]_0 (boxHCoord_loc_1_fu_140_reg),
        .\boxHCoord_reg[15] (p_1_in),
        .\boxVCoord_loc_0_fu_116_reg[15] (boxVCoord),
        .\boxVCoord_loc_1_fu_136_reg[11]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_113,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_114,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_115,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_116}),
        .\boxVCoord_loc_1_fu_136_reg[15]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_48,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_49,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_50,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_51}),
        .\boxVCoord_loc_1_fu_136_reg[15]_1 (boxVCoord_loc_0_load_reg_550),
        .\boxVCoord_loc_1_fu_136_reg[7]_0 (boxVCoord_loc_1_fu_136_reg),
        .\boxVCoord_reg[15] ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_77,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_78,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_79,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_80,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_81,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_82,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_83,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_84,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_85,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_86,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_87,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_88,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_89,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_90,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_91,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_92}),
        .cmp2_i_reg_560(cmp2_i_reg_560),
        .\colorFormat_val_read_reg_453_reg[3] (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_25),
        .empty_n_reg(empty_n_reg_0),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .icmp_ln1889_fu_464_p2_carry__0_0(hMax_reg_512),
        .icmp_ln1901_fu_490_p2_carry__0_0(vMax_reg_517),
        .icmp_ln1963_fu_570_p2_carry__0_0(crossHairX_val_read_reg_448),
        .\icmp_ln774_reg_910_reg[0]_0 (E),
        .\icmp_ln774_reg_910_reg[0]_1 (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_37),
        .\icmp_ln774_reg_910_reg[0]_2 (\icmp_ln774_reg_910_reg[0] ),
        .icmp_reg_502(icmp_reg_502),
        .in(in),
        .inpix_0_2_0_0_0_load589_lcssa615_i_fu_840(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .loopWidth_reg_470(loopWidth_reg_470),
        .mOutPtr16_out(mOutPtr16_out),
        .mOutPtr16_out_0(mOutPtr16_out_0),
        .out(\x_fu_132_reg[11] ),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\patternId_val_read_reg_465_reg[1] (grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_52),
        .\pixIn_6_reg_970_reg[7]_0 (\pixIn_6_reg_970_reg[7] ),
        .pixOut(pixOut),
        .push(push),
        .push_1(push_1),
        .\zext_ln1914_1_cast_reg_880_reg[8]_0 (zext_ln1914_1),
        .\zext_ln1914_cast_reg_886_reg[3]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_27,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_28,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_29,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_30}),
        .\zext_ln1914_cast_reg_886_reg[3]_1 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_31,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_32,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_33,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_34}),
        .\zext_ln1914_cast_reg_886_reg[7]_0 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_109,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_110,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_111,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_112}),
        .\zext_ln1914_cast_reg_886_reg[7]_1 ({grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_117,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_118,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_119,grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_120}),
        .\zext_ln1914_cast_reg_886_reg[7]_2 (motionSpeed_val_read_reg_459));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_126),
        .Q(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_340_p2_carry
       (.CI(1'b0),
        .CO({hMax_fu_340_p2_carry_n_3,hMax_fu_340_p2_carry_n_4,hMax_fu_340_p2_carry_n_5,hMax_fu_340_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(\SRL_SIG_reg[0]_43 [3:0]),
        .O(hMax_fu_340_p2[3:0]),
        .S(\hMax_reg_512_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_340_p2_carry__0
       (.CI(hMax_fu_340_p2_carry_n_3),
        .CO({hMax_fu_340_p2_carry__0_n_3,hMax_fu_340_p2_carry__0_n_4,hMax_fu_340_p2_carry__0_n_5,hMax_fu_340_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\SRL_SIG_reg[0]_43 [7:4]),
        .O(hMax_fu_340_p2[7:4]),
        .S(\hMax_reg_512_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_340_p2_carry__1
       (.CI(hMax_fu_340_p2_carry__0_n_3),
        .CO({hMax_fu_340_p2_carry__1_n_3,hMax_fu_340_p2_carry__1_n_4,hMax_fu_340_p2_carry__1_n_5,hMax_fu_340_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(\SRL_SIG_reg[0]_43 [11:8]),
        .O(hMax_fu_340_p2[11:8]),
        .S(\hMax_reg_512_reg[11]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 hMax_fu_340_p2_carry__2
       (.CI(hMax_fu_340_p2_carry__1_n_3),
        .CO({NLW_hMax_fu_340_p2_carry__2_CO_UNCONNECTED[3],hMax_fu_340_p2_carry__2_n_4,hMax_fu_340_p2_carry__2_n_5,hMax_fu_340_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,loopWidth_reg_470[1:0],\SRL_SIG_reg[0]_43 [12]}),
        .O(hMax_fu_340_p2[15:12]),
        .S({hMax_fu_340_p2_carry__2_i_1_n_3,hMax_fu_340_p2_carry__2_i_2_n_3,hMax_fu_340_p2_carry__2_i_3_n_3,\hMax_reg_512_reg[15]_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__2_i_1
       (.I0(loopWidth_reg_470[2]),
        .I1(boxSize_val_read_reg_436[15]),
        .O(hMax_fu_340_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__2_i_2
       (.I0(loopWidth_reg_470[1]),
        .I1(boxSize_val_read_reg_436[14]),
        .O(hMax_fu_340_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_340_p2_carry__2_i_3
       (.I0(loopWidth_reg_470[0]),
        .I1(boxSize_val_read_reg_436[13]),
        .O(hMax_fu_340_p2_carry__2_i_3_n_3));
  FDRE \hMax_reg_512_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[0]),
        .Q(hMax_reg_512[0]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[10]),
        .Q(hMax_reg_512[10]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[11]),
        .Q(hMax_reg_512[11]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[12]),
        .Q(hMax_reg_512[12]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[13]),
        .Q(hMax_reg_512[13]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[14]),
        .Q(hMax_reg_512[14]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[15]),
        .Q(hMax_reg_512[15]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[1]),
        .Q(hMax_reg_512[1]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[2]),
        .Q(hMax_reg_512[2]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[3]),
        .Q(hMax_reg_512[3]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[4]),
        .Q(hMax_reg_512[4]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[5]),
        .Q(hMax_reg_512[5]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[6]),
        .Q(hMax_reg_512[6]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[7]),
        .Q(hMax_reg_512[7]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[8]),
        .Q(hMax_reg_512[8]),
        .R(1'b0));
  FDRE \hMax_reg_512_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(hMax_fu_340_p2[9]),
        .Q(hMax_reg_512[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln772_fu_373_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln772_fu_373_p2_carry_n_3,icmp_ln772_fu_373_p2_carry_n_4,icmp_ln772_fu_373_p2_carry_n_5,icmp_ln772_fu_373_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln772_fu_373_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln772_fu_373_p2_carry_i_1_n_3,icmp_ln772_fu_373_p2_carry_i_2_n_3,icmp_ln772_fu_373_p2_carry_i_3_n_3,icmp_ln772_fu_373_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln772_fu_373_p2_carry__0
       (.CI(icmp_ln772_fu_373_p2_carry_n_3),
        .CO({NLW_icmp_ln772_fu_373_p2_carry__0_CO_UNCONNECTED[3:2],CO,icmp_ln772_fu_373_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln772_fu_373_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln772_fu_373_p2_carry__0_i_1_n_3,icmp_ln772_fu_373_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln772_fu_373_p2_carry__0_i_1
       (.I0(loopHeight_reg_476[15]),
        .I1(y_fu_112_reg[15]),
        .O(icmp_ln772_fu_373_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_373_p2_carry__0_i_2
       (.I0(y_fu_112_reg[14]),
        .I1(loopHeight_reg_476[14]),
        .I2(y_fu_112_reg[12]),
        .I3(loopHeight_reg_476[12]),
        .I4(loopHeight_reg_476[13]),
        .I5(y_fu_112_reg[13]),
        .O(icmp_ln772_fu_373_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_373_p2_carry_i_1
       (.I0(loopHeight_reg_476[11]),
        .I1(y_fu_112_reg[11]),
        .I2(y_fu_112_reg[10]),
        .I3(loopHeight_reg_476[10]),
        .I4(y_fu_112_reg[9]),
        .I5(loopHeight_reg_476[9]),
        .O(icmp_ln772_fu_373_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_373_p2_carry_i_2
       (.I0(loopHeight_reg_476[8]),
        .I1(y_fu_112_reg[8]),
        .I2(y_fu_112_reg[6]),
        .I3(loopHeight_reg_476[6]),
        .I4(y_fu_112_reg[7]),
        .I5(loopHeight_reg_476[7]),
        .O(icmp_ln772_fu_373_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_373_p2_carry_i_3
       (.I0(loopHeight_reg_476[5]),
        .I1(y_fu_112_reg[5]),
        .I2(y_fu_112_reg[3]),
        .I3(loopHeight_reg_476[3]),
        .I4(y_fu_112_reg[4]),
        .I5(loopHeight_reg_476[4]),
        .O(icmp_ln772_fu_373_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln772_fu_373_p2_carry_i_4
       (.I0(loopHeight_reg_476[2]),
        .I1(y_fu_112_reg[2]),
        .I2(y_fu_112_reg[0]),
        .I3(loopHeight_reg_476[0]),
        .I4(y_fu_112_reg[1]),
        .I5(loopHeight_reg_476[1]),
        .O(icmp_ln772_fu_373_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_reg_502[0]_i_1 
       (.I0(\icmp_reg_502[0]_i_2_n_3 ),
        .I1(\colorFormat_val_read_reg_453_reg[7]_0 [6]),
        .I2(\colorFormat_val_read_reg_453_reg[7]_0 [5]),
        .I3(\colorFormat_val_read_reg_453_reg[7]_0 [7]),
        .O(icmp_fu_298_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_reg_502[0]_i_2 
       (.I0(\colorFormat_val_read_reg_453_reg[7]_0 [4]),
        .I1(\colorFormat_val_read_reg_453_reg[7]_0 [3]),
        .I2(\colorFormat_val_read_reg_453_reg[7]_0 [2]),
        .I3(\colorFormat_val_read_reg_453_reg[7]_0 [1]),
        .O(\icmp_reg_502[0]_i_2_n_3 ));
  FDRE \icmp_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(icmp_fu_298_p2),
        .Q(icmp_reg_502),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[0]),
        .Q(loopHeight_reg_476[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[10]),
        .Q(loopHeight_reg_476[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[11]),
        .Q(loopHeight_reg_476[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[12]),
        .Q(loopHeight_reg_476[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[13]),
        .Q(loopHeight_reg_476[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[14]),
        .Q(loopHeight_reg_476[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[15]),
        .Q(loopHeight_reg_476[15]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[1]),
        .Q(loopHeight_reg_476[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[2]),
        .Q(loopHeight_reg_476[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[3]),
        .Q(loopHeight_reg_476[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[4]),
        .Q(loopHeight_reg_476[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[5]),
        .Q(loopHeight_reg_476[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[6]),
        .Q(loopHeight_reg_476[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[7]),
        .Q(loopHeight_reg_476[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[8]),
        .Q(loopHeight_reg_476[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_476_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(height_val7_c21_dout[9]),
        .Q(loopHeight_reg_476[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_470_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_val12_c24_dout[0]),
        .Q(loopWidth_reg_470[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_470_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_val12_c24_dout[1]),
        .Q(loopWidth_reg_470[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_470_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(width_val12_c24_dout[2]),
        .Q(loopWidth_reg_470[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0200)) 
    \mOutPtr[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(boxColorB_val31_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__18 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(push_2),
        .O(\ap_CS_fsm_reg[0]_1 ));
  FDRE \motionSpeed_val_read_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [0]),
        .Q(motionSpeed_val_read_reg_459[0]),
        .R(1'b0));
  FDRE \motionSpeed_val_read_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [1]),
        .Q(motionSpeed_val_read_reg_459[1]),
        .R(1'b0));
  FDRE \motionSpeed_val_read_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [2]),
        .Q(motionSpeed_val_read_reg_459[2]),
        .R(1'b0));
  FDRE \motionSpeed_val_read_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [3]),
        .Q(motionSpeed_val_read_reg_459[3]),
        .R(1'b0));
  FDRE \motionSpeed_val_read_reg_459_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [4]),
        .Q(motionSpeed_val_read_reg_459[4]),
        .R(1'b0));
  FDRE \motionSpeed_val_read_reg_459_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [5]),
        .Q(motionSpeed_val_read_reg_459[5]),
        .R(1'b0));
  FDRE \motionSpeed_val_read_reg_459_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [6]),
        .Q(motionSpeed_val_read_reg_459[6]),
        .R(1'b0));
  FDRE \motionSpeed_val_read_reg_459_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\motionSpeed_val_read_reg_459_reg[7]_0 [7]),
        .Q(motionSpeed_val_read_reg_459[7]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [0]),
        .Q(patternId_val_read_reg_465[0]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [1]),
        .Q(patternId_val_read_reg_465[1]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [2]),
        .Q(patternId_val_read_reg_465[2]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [3]),
        .Q(patternId_val_read_reg_465[3]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [4]),
        .Q(patternId_val_read_reg_465[4]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [5]),
        .Q(patternId_val_read_reg_465[5]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [6]),
        .Q(patternId_val_read_reg_465[6]),
        .R(1'b0));
  FDRE \patternId_val_read_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\patternId_val_read_reg_465_reg[7]_0 [7]),
        .Q(patternId_val_read_reg_465[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h3A)) 
    \pixOut_reg_507[6]_i_1 
       (.I0(pixOut),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_n_25),
        .I2(ap_CS_fsm_state2),
        .O(\pixOut_reg_507[6]_i_1_n_3 ));
  FDRE \pixOut_reg_507_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pixOut_reg_507[6]_i_1_n_3 ),
        .Q(pixOut),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[0]),
        .Q(zext_ln1914_1[1]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[1]),
        .Q(zext_ln1914_1[2]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[2]),
        .Q(zext_ln1914_1[3]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[3]),
        .Q(zext_ln1914_1[4]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[4]),
        .Q(zext_ln1914_1[5]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[5]),
        .Q(zext_ln1914_1[6]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[6]),
        .Q(zext_ln1914_1[7]),
        .R(1'b0));
  FDRE \shl_i_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(motionSpeed_val_read_reg_459[7]),
        .Q(zext_ln1914_1[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_497_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[2]),
        .Q(tmp_4_reg_497),
        .R(1'b0));
  FDRE \tmp_reg_492_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(out[1]),
        .Q(tmp_reg_492),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \tobool_reg_482[0]_i_1 
       (.I0(\tobool_reg_482_reg_n_3_[0] ),
        .I1(\tobool_reg_482_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(\tobool_reg_482[0]_i_1_n_3 ));
  FDRE \tobool_reg_482_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tobool_reg_482[0]_i_1_n_3 ),
        .Q(\tobool_reg_482_reg_n_3_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_344_p2_carry
       (.CI(1'b0),
        .CO({vMax_fu_344_p2_carry_n_3,vMax_fu_344_p2_carry_n_4,vMax_fu_344_p2_carry_n_5,vMax_fu_344_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(loopHeight_reg_476[3:0]),
        .O(vMax_fu_344_p20_out[3:0]),
        .S({vMax_fu_344_p2_carry_i_1_n_3,vMax_fu_344_p2_carry_i_2_n_3,vMax_fu_344_p2_carry_i_3_n_3,vMax_fu_344_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_344_p2_carry__0
       (.CI(vMax_fu_344_p2_carry_n_3),
        .CO({vMax_fu_344_p2_carry__0_n_3,vMax_fu_344_p2_carry__0_n_4,vMax_fu_344_p2_carry__0_n_5,vMax_fu_344_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(loopHeight_reg_476[7:4]),
        .O(vMax_fu_344_p20_out[7:4]),
        .S({vMax_fu_344_p2_carry__0_i_1_n_3,vMax_fu_344_p2_carry__0_i_2_n_3,vMax_fu_344_p2_carry__0_i_3_n_3,vMax_fu_344_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__0_i_1
       (.I0(loopHeight_reg_476[7]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [7]),
        .O(vMax_fu_344_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__0_i_2
       (.I0(loopHeight_reg_476[6]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [6]),
        .O(vMax_fu_344_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__0_i_3
       (.I0(loopHeight_reg_476[5]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [5]),
        .O(vMax_fu_344_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__0_i_4
       (.I0(loopHeight_reg_476[4]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [4]),
        .O(vMax_fu_344_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_344_p2_carry__1
       (.CI(vMax_fu_344_p2_carry__0_n_3),
        .CO({vMax_fu_344_p2_carry__1_n_3,vMax_fu_344_p2_carry__1_n_4,vMax_fu_344_p2_carry__1_n_5,vMax_fu_344_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(loopHeight_reg_476[11:8]),
        .O(vMax_fu_344_p20_out[11:8]),
        .S({vMax_fu_344_p2_carry__1_i_1_n_3,vMax_fu_344_p2_carry__1_i_2_n_3,vMax_fu_344_p2_carry__1_i_3_n_3,vMax_fu_344_p2_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__1_i_1
       (.I0(loopHeight_reg_476[11]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [11]),
        .O(vMax_fu_344_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__1_i_2
       (.I0(loopHeight_reg_476[10]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [10]),
        .O(vMax_fu_344_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__1_i_3
       (.I0(loopHeight_reg_476[9]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [9]),
        .O(vMax_fu_344_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__1_i_4
       (.I0(loopHeight_reg_476[8]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [8]),
        .O(vMax_fu_344_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 vMax_fu_344_p2_carry__2
       (.CI(vMax_fu_344_p2_carry__1_n_3),
        .CO({NLW_vMax_fu_344_p2_carry__2_CO_UNCONNECTED[3],vMax_fu_344_p2_carry__2_n_4,vMax_fu_344_p2_carry__2_n_5,vMax_fu_344_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,loopHeight_reg_476[14:12]}),
        .O(vMax_fu_344_p20_out[15:12]),
        .S({vMax_fu_344_p2_carry__2_i_1_n_3,vMax_fu_344_p2_carry__2_i_2_n_3,vMax_fu_344_p2_carry__2_i_3_n_3,vMax_fu_344_p2_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__2_i_1
       (.I0(loopHeight_reg_476[15]),
        .I1(boxSize_val_read_reg_436[15]),
        .O(vMax_fu_344_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__2_i_2
       (.I0(loopHeight_reg_476[14]),
        .I1(boxSize_val_read_reg_436[14]),
        .O(vMax_fu_344_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__2_i_3
       (.I0(loopHeight_reg_476[13]),
        .I1(boxSize_val_read_reg_436[13]),
        .O(vMax_fu_344_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry__2_i_4
       (.I0(loopHeight_reg_476[12]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [12]),
        .O(vMax_fu_344_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry_i_1
       (.I0(loopHeight_reg_476[3]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [3]),
        .O(vMax_fu_344_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry_i_2
       (.I0(loopHeight_reg_476[2]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [2]),
        .O(vMax_fu_344_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry_i_3
       (.I0(loopHeight_reg_476[1]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [1]),
        .O(vMax_fu_344_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_344_p2_carry_i_4
       (.I0(loopHeight_reg_476[0]),
        .I1(\boxSize_val_read_reg_436_reg[12]_0 [0]),
        .O(vMax_fu_344_p2_carry_i_4_n_3));
  FDRE \vMax_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[0]),
        .Q(vMax_reg_517[0]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[10]),
        .Q(vMax_reg_517[10]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[11]),
        .Q(vMax_reg_517[11]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[12]),
        .Q(vMax_reg_517[12]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[13]),
        .Q(vMax_reg_517[13]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[14]),
        .Q(vMax_reg_517[14]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[15]),
        .Q(vMax_reg_517[15]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[1]),
        .Q(vMax_reg_517[1]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[2]),
        .Q(vMax_reg_517[2]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[3]),
        .Q(vMax_reg_517[3]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[4]),
        .Q(vMax_reg_517[4]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[5]),
        .Q(vMax_reg_517[5]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[6]),
        .Q(vMax_reg_517[6]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[7]),
        .Q(vMax_reg_517[7]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[8]),
        .Q(vMax_reg_517[8]),
        .R(1'b0));
  FDRE \vMax_reg_517_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vMax_fu_344_p20_out[9]),
        .Q(vMax_reg_517[9]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[0]),
        .Q(y_2_reg_542[0]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[10]),
        .Q(y_2_reg_542[10]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[11]),
        .Q(y_2_reg_542[11]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[12]),
        .Q(y_2_reg_542[12]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[13]),
        .Q(y_2_reg_542[13]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[14]),
        .Q(y_2_reg_542[14]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[15]),
        .Q(y_2_reg_542[15]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[1]),
        .Q(y_2_reg_542[1]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[2]),
        .Q(y_2_reg_542[2]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[3]),
        .Q(y_2_reg_542[3]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[4]),
        .Q(y_2_reg_542[4]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[5]),
        .Q(y_2_reg_542[5]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[6]),
        .Q(y_2_reg_542[6]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[7]),
        .Q(y_2_reg_542[7]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[8]),
        .Q(y_2_reg_542[8]),
        .R(1'b0));
  FDRE \y_2_reg_542_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_112_reg[9]),
        .Q(y_2_reg_542[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_112[0]_i_2 
       (.I0(y_fu_112_reg[0]),
        .O(\y_fu_112[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[0]_i_1_n_10 ),
        .Q(y_fu_112_reg[0]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_112_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_fu_112_reg[0]_i_1_n_3 ,\y_fu_112_reg[0]_i_1_n_4 ,\y_fu_112_reg[0]_i_1_n_5 ,\y_fu_112_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_112_reg[0]_i_1_n_7 ,\y_fu_112_reg[0]_i_1_n_8 ,\y_fu_112_reg[0]_i_1_n_9 ,\y_fu_112_reg[0]_i_1_n_10 }),
        .S({y_fu_112_reg[3:1],\y_fu_112[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[8]_i_1_n_8 ),
        .Q(y_fu_112_reg[10]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[8]_i_1_n_7 ),
        .Q(y_fu_112_reg[11]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[12]_i_1_n_10 ),
        .Q(y_fu_112_reg[12]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_112_reg[12]_i_1 
       (.CI(\y_fu_112_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_112_reg[12]_i_1_CO_UNCONNECTED [3],\y_fu_112_reg[12]_i_1_n_4 ,\y_fu_112_reg[12]_i_1_n_5 ,\y_fu_112_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_112_reg[12]_i_1_n_7 ,\y_fu_112_reg[12]_i_1_n_8 ,\y_fu_112_reg[12]_i_1_n_9 ,\y_fu_112_reg[12]_i_1_n_10 }),
        .S(y_fu_112_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[12]_i_1_n_9 ),
        .Q(y_fu_112_reg[13]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[12]_i_1_n_8 ),
        .Q(y_fu_112_reg[14]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[12]_i_1_n_7 ),
        .Q(y_fu_112_reg[15]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[0]_i_1_n_9 ),
        .Q(y_fu_112_reg[1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[0]_i_1_n_8 ),
        .Q(y_fu_112_reg[2]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[0]_i_1_n_7 ),
        .Q(y_fu_112_reg[3]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[4]_i_1_n_10 ),
        .Q(y_fu_112_reg[4]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_112_reg[4]_i_1 
       (.CI(\y_fu_112_reg[0]_i_1_n_3 ),
        .CO({\y_fu_112_reg[4]_i_1_n_3 ,\y_fu_112_reg[4]_i_1_n_4 ,\y_fu_112_reg[4]_i_1_n_5 ,\y_fu_112_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_112_reg[4]_i_1_n_7 ,\y_fu_112_reg[4]_i_1_n_8 ,\y_fu_112_reg[4]_i_1_n_9 ,\y_fu_112_reg[4]_i_1_n_10 }),
        .S(y_fu_112_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[4]_i_1_n_9 ),
        .Q(y_fu_112_reg[5]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[4]_i_1_n_8 ),
        .Q(y_fu_112_reg[6]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[4]_i_1_n_7 ),
        .Q(y_fu_112_reg[7]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[8]_i_1_n_10 ),
        .Q(y_fu_112_reg[8]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_112_reg[8]_i_1 
       (.CI(\y_fu_112_reg[4]_i_1_n_3 ),
        .CO({\y_fu_112_reg[8]_i_1_n_3 ,\y_fu_112_reg[8]_i_1_n_4 ,\y_fu_112_reg[8]_i_1_n_5 ,\y_fu_112_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_112_reg[8]_i_1_n_7 ,\y_fu_112_reg[8]_i_1_n_8 ,\y_fu_112_reg[8]_i_1_n_9 ,\y_fu_112_reg[8]_i_1_n_10 }),
        .S(y_fu_112_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg0),
        .D(\y_fu_112_reg[8]_i_1_n_9 ),
        .Q(y_fu_112_reg[9]),
        .R(\ap_CS_fsm_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2
   (out,
    \boxVCoord_loc_1_fu_136_reg[7]_0 ,
    \boxHCoord_loc_1_fu_140_reg[7]_0 ,
    \colorFormat_val_read_reg_453_reg[3] ,
    E,
    \zext_ln1914_cast_reg_886_reg[3]_0 ,
    \zext_ln1914_cast_reg_886_reg[3]_1 ,
    mOutPtr16_out,
    \icmp_ln774_reg_910_reg[0]_0 ,
    \icmp_ln774_reg_910_reg[0]_1 ,
    mOutPtr16_out_0,
    push,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[3] ,
    \boxHCoord_loc_1_fu_140_reg[15]_0 ,
    DI,
    \boxVCoord_loc_1_fu_136_reg[15]_0 ,
    \patternId_val_read_reg_465_reg[1] ,
    in,
    \boxVCoord_reg[15] ,
    \boxHCoord_reg[15] ,
    \zext_ln1914_cast_reg_886_reg[7]_0 ,
    \boxVCoord_loc_1_fu_136_reg[11]_0 ,
    \zext_ln1914_cast_reg_886_reg[7]_1 ,
    \boxHCoord_loc_1_fu_140_reg[11]_0 ,
    \icmp_ln774_reg_910_reg[0]_2 ,
    \ap_CS_fsm_reg[2] ,
    ap_clk,
    S,
    Q,
    \and_ln1942_reg_977_reg[0]_0 ,
    SS,
    \ap_CS_fsm_reg[2]_0 ,
    \pixIn_6_reg_970_reg[7]_0 ,
    loopWidth_reg_470,
    icmp_ln1963_fu_570_p2_carry__0_0,
    push_1,
    D,
    ovrlayYUV_full_n,
    inpix_0_2_0_0_0_load589_lcssa615_i_fu_840,
    bckgndYUV_empty_n,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg,
    \boxHCoord_loc_1_fu_140_reg[15]_1 ,
    \boxVCoord_loc_1_fu_136_reg[15]_1 ,
    pixOut,
    cmp2_i_reg_560,
    and4_i_reg_522,
    \SRL_SIG_reg[15][23]_srl16 ,
    and10_i_reg_527,
    and26_i_reg_532,
    \SRL_SIG_reg[15][0]_srl16_i_7_0 ,
    \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 ,
    \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 ,
    \ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 ,
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 ,
    \boxVCoord_loc_0_fu_116_reg[15] ,
    \boxHCoord_loc_0_fu_120_reg[15] ,
    \SRL_SIG_reg[0]_43 ,
    icmp_ln1901_fu_490_p2_carry__0_0,
    icmp_ln1889_fu_464_p2_carry__0_0,
    icmp_reg_502,
    empty_n_reg,
    CO,
    \zext_ln1914_cast_reg_886_reg[7]_2 ,
    \zext_ln1914_1_cast_reg_880_reg[8]_0 );
  output [5:0]out;
  output [7:0]\boxVCoord_loc_1_fu_136_reg[7]_0 ;
  output [7:0]\boxHCoord_loc_1_fu_140_reg[7]_0 ;
  output \colorFormat_val_read_reg_453_reg[3] ;
  output [0:0]E;
  output [3:0]\zext_ln1914_cast_reg_886_reg[3]_0 ;
  output [3:0]\zext_ln1914_cast_reg_886_reg[3]_1 ;
  output mOutPtr16_out;
  output [0:0]\icmp_ln774_reg_910_reg[0]_0 ;
  output [0:0]\icmp_ln774_reg_910_reg[0]_1 ;
  output mOutPtr16_out_0;
  output push;
  output \ap_CS_fsm_reg[4] ;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output [3:0]\boxHCoord_loc_1_fu_140_reg[15]_0 ;
  output [0:0]DI;
  output [3:0]\boxVCoord_loc_1_fu_136_reg[15]_0 ;
  output [0:0]\patternId_val_read_reg_465_reg[1] ;
  output [23:0]in;
  output [15:0]\boxVCoord_reg[15] ;
  output [15:0]\boxHCoord_reg[15] ;
  output [3:0]\zext_ln1914_cast_reg_886_reg[7]_0 ;
  output [3:0]\boxVCoord_loc_1_fu_136_reg[11]_0 ;
  output [3:0]\zext_ln1914_cast_reg_886_reg[7]_1 ;
  output [3:0]\boxHCoord_loc_1_fu_140_reg[11]_0 ;
  output \icmp_ln774_reg_910_reg[0]_2 ;
  output \ap_CS_fsm_reg[2] ;
  input ap_clk;
  input [1:0]S;
  input [15:0]Q;
  input [15:0]\and_ln1942_reg_977_reg[0]_0 ;
  input [0:0]SS;
  input [3:0]\ap_CS_fsm_reg[2]_0 ;
  input [23:0]\pixIn_6_reg_970_reg[7]_0 ;
  input [2:0]loopWidth_reg_470;
  input [15:0]icmp_ln1963_fu_570_p2_carry__0_0;
  input push_1;
  input [0:0]D;
  input ovrlayYUV_full_n;
  input inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  input bckgndYUV_empty_n;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg;
  input [15:0]\boxHCoord_loc_1_fu_140_reg[15]_1 ;
  input [15:0]\boxVCoord_loc_1_fu_136_reg[15]_1 ;
  input [0:0]pixOut;
  input cmp2_i_reg_560;
  input and4_i_reg_522;
  input \SRL_SIG_reg[15][23]_srl16 ;
  input and10_i_reg_527;
  input and26_i_reg_532;
  input [7:0]\SRL_SIG_reg[15][0]_srl16_i_7_0 ;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 ;
  input [15:0]\boxVCoord_loc_0_fu_116_reg[15] ;
  input [15:0]\boxHCoord_loc_0_fu_120_reg[15] ;
  input [6:0]\SRL_SIG_reg[0]_43 ;
  input [15:0]icmp_ln1901_fu_490_p2_carry__0_0;
  input [15:0]icmp_ln1889_fu_464_p2_carry__0_0;
  input icmp_reg_502;
  input empty_n_reg;
  input [0:0]CO;
  input [7:0]\zext_ln1914_cast_reg_886_reg[7]_2 ;
  input [7:0]\zext_ln1914_1_cast_reg_880_reg[8]_0 ;

  wire [7:0]B;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [15:0]Q;
  wire [1:0]S;
  wire [6:0]\SRL_SIG_reg[0]_43 ;
  wire [7:0]\SRL_SIG_reg[15][0]_srl16_i_7_0 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_7_n_3 ;
  wire \SRL_SIG_reg[15][23]_srl16 ;
  wire [0:0]SS;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__1/i__carry__0_n_3 ;
  wire \_inferred__1/i__carry__0_n_4 ;
  wire \_inferred__1/i__carry__0_n_5 ;
  wire \_inferred__1/i__carry__0_n_6 ;
  wire \_inferred__1/i__carry__1_n_3 ;
  wire \_inferred__1/i__carry__1_n_4 ;
  wire \_inferred__1/i__carry__1_n_5 ;
  wire \_inferred__1/i__carry__1_n_6 ;
  wire \_inferred__1/i__carry__2_n_3 ;
  wire \_inferred__1/i__carry__2_n_4 ;
  wire \_inferred__1/i__carry__2_n_5 ;
  wire \_inferred__1/i__carry__2_n_6 ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire and10_i_reg_527;
  wire and26_i_reg_532;
  wire and4_i_reg_522;
  wire and_ln1942_reg_977;
  wire [15:0]\and_ln1942_reg_977_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [3:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_226;
  wire ap_condition_377;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3;
  wire \ap_phi_reg_pp0_iter2_pix_3_reg_363[7]_i_1_n_3 ;
  wire [7:6]ap_phi_reg_pp0_iter2_pix_4_reg_346;
  wire \ap_phi_reg_pp0_iter2_pix_4_reg_346[6]_i_1_n_3 ;
  wire [7:7]ap_phi_reg_pp0_iter2_pix_reg_382;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_3_reg_363;
  wire ap_phi_reg_pp0_iter3_pix_3_reg_3630;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_3_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_4_reg_346;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_3_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_reg_382;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[0]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[1]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[2]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[4]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[5]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[6]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_3_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_4_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ;
  wire \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_8_n_3 ;
  wire [7:0]\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 ;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire boxBottom_fu_634_p2_carry__0_i_1_n_3;
  wire boxBottom_fu_634_p2_carry__0_i_2_n_3;
  wire boxBottom_fu_634_p2_carry__0_i_3_n_3;
  wire boxBottom_fu_634_p2_carry__0_i_4_n_3;
  wire boxBottom_fu_634_p2_carry__0_n_10;
  wire boxBottom_fu_634_p2_carry__0_n_3;
  wire boxBottom_fu_634_p2_carry__0_n_4;
  wire boxBottom_fu_634_p2_carry__0_n_5;
  wire boxBottom_fu_634_p2_carry__0_n_6;
  wire boxBottom_fu_634_p2_carry__0_n_7;
  wire boxBottom_fu_634_p2_carry__0_n_8;
  wire boxBottom_fu_634_p2_carry__0_n_9;
  wire boxBottom_fu_634_p2_carry__1_i_1_n_3;
  wire boxBottom_fu_634_p2_carry__1_i_2_n_3;
  wire boxBottom_fu_634_p2_carry__1_i_3_n_3;
  wire boxBottom_fu_634_p2_carry__1_i_4_n_3;
  wire boxBottom_fu_634_p2_carry__1_n_10;
  wire boxBottom_fu_634_p2_carry__1_n_3;
  wire boxBottom_fu_634_p2_carry__1_n_4;
  wire boxBottom_fu_634_p2_carry__1_n_5;
  wire boxBottom_fu_634_p2_carry__1_n_6;
  wire boxBottom_fu_634_p2_carry__1_n_7;
  wire boxBottom_fu_634_p2_carry__1_n_8;
  wire boxBottom_fu_634_p2_carry__1_n_9;
  wire boxBottom_fu_634_p2_carry__2_i_1_n_3;
  wire boxBottom_fu_634_p2_carry__2_i_2_n_3;
  wire boxBottom_fu_634_p2_carry__2_i_3_n_3;
  wire boxBottom_fu_634_p2_carry__2_i_4_n_3;
  wire boxBottom_fu_634_p2_carry__2_n_10;
  wire boxBottom_fu_634_p2_carry__2_n_4;
  wire boxBottom_fu_634_p2_carry__2_n_5;
  wire boxBottom_fu_634_p2_carry__2_n_6;
  wire boxBottom_fu_634_p2_carry__2_n_7;
  wire boxBottom_fu_634_p2_carry__2_n_8;
  wire boxBottom_fu_634_p2_carry__2_n_9;
  wire boxBottom_fu_634_p2_carry_i_1_n_3;
  wire boxBottom_fu_634_p2_carry_i_2_n_3;
  wire boxBottom_fu_634_p2_carry_i_3_n_3;
  wire boxBottom_fu_634_p2_carry_i_4_n_3;
  wire boxBottom_fu_634_p2_carry_n_10;
  wire boxBottom_fu_634_p2_carry_n_3;
  wire boxBottom_fu_634_p2_carry_n_4;
  wire boxBottom_fu_634_p2_carry_n_5;
  wire boxBottom_fu_634_p2_carry_n_6;
  wire boxBottom_fu_634_p2_carry_n_7;
  wire boxBottom_fu_634_p2_carry_n_8;
  wire boxBottom_fu_634_p2_carry_n_9;
  wire [15:0]\boxHCoord_loc_0_fu_120_reg[15] ;
  wire boxHCoord_loc_1_fu_140;
  wire \boxHCoord_loc_1_fu_140[0]_i_2_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_4_n_3 ;
  wire \boxHCoord_loc_1_fu_140[0]_i_5_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_2_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_3_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_4_n_3 ;
  wire \boxHCoord_loc_1_fu_140[4]_i_5_n_3 ;
  wire [15:8]boxHCoord_loc_1_fu_140_reg;
  wire [3:0]\boxHCoord_loc_1_fu_140_reg[11]_0 ;
  wire [3:0]\boxHCoord_loc_1_fu_140_reg[15]_0 ;
  wire [15:0]\boxHCoord_loc_1_fu_140_reg[15]_1 ;
  wire [7:0]\boxHCoord_loc_1_fu_140_reg[7]_0 ;
  wire [15:0]boxHCoord_loc_1_load_reg_905;
  wire [15:0]\boxHCoord_reg[15] ;
  wire boxRight_fu_629_p2_carry__0_i_1_n_3;
  wire boxRight_fu_629_p2_carry__0_i_2_n_3;
  wire boxRight_fu_629_p2_carry__0_i_3_n_3;
  wire boxRight_fu_629_p2_carry__0_i_4_n_3;
  wire boxRight_fu_629_p2_carry__0_n_10;
  wire boxRight_fu_629_p2_carry__0_n_3;
  wire boxRight_fu_629_p2_carry__0_n_4;
  wire boxRight_fu_629_p2_carry__0_n_5;
  wire boxRight_fu_629_p2_carry__0_n_6;
  wire boxRight_fu_629_p2_carry__0_n_7;
  wire boxRight_fu_629_p2_carry__0_n_8;
  wire boxRight_fu_629_p2_carry__0_n_9;
  wire boxRight_fu_629_p2_carry__1_i_1_n_3;
  wire boxRight_fu_629_p2_carry__1_i_2_n_3;
  wire boxRight_fu_629_p2_carry__1_i_3_n_3;
  wire boxRight_fu_629_p2_carry__1_i_4_n_3;
  wire boxRight_fu_629_p2_carry__1_n_10;
  wire boxRight_fu_629_p2_carry__1_n_3;
  wire boxRight_fu_629_p2_carry__1_n_4;
  wire boxRight_fu_629_p2_carry__1_n_5;
  wire boxRight_fu_629_p2_carry__1_n_6;
  wire boxRight_fu_629_p2_carry__1_n_7;
  wire boxRight_fu_629_p2_carry__1_n_8;
  wire boxRight_fu_629_p2_carry__1_n_9;
  wire boxRight_fu_629_p2_carry__2_i_1_n_3;
  wire boxRight_fu_629_p2_carry__2_i_2_n_3;
  wire boxRight_fu_629_p2_carry__2_i_3_n_3;
  wire boxRight_fu_629_p2_carry__2_i_4_n_3;
  wire boxRight_fu_629_p2_carry__2_n_10;
  wire boxRight_fu_629_p2_carry__2_n_4;
  wire boxRight_fu_629_p2_carry__2_n_5;
  wire boxRight_fu_629_p2_carry__2_n_6;
  wire boxRight_fu_629_p2_carry__2_n_7;
  wire boxRight_fu_629_p2_carry__2_n_8;
  wire boxRight_fu_629_p2_carry__2_n_9;
  wire boxRight_fu_629_p2_carry_i_1_n_3;
  wire boxRight_fu_629_p2_carry_i_2_n_3;
  wire boxRight_fu_629_p2_carry_i_3_n_3;
  wire boxRight_fu_629_p2_carry_i_4_n_3;
  wire boxRight_fu_629_p2_carry_n_10;
  wire boxRight_fu_629_p2_carry_n_3;
  wire boxRight_fu_629_p2_carry_n_4;
  wire boxRight_fu_629_p2_carry_n_5;
  wire boxRight_fu_629_p2_carry_n_6;
  wire boxRight_fu_629_p2_carry_n_7;
  wire boxRight_fu_629_p2_carry_n_8;
  wire boxRight_fu_629_p2_carry_n_9;
  wire \boxVCoord[15]_i_10_n_3 ;
  wire \boxVCoord[15]_i_2_n_3 ;
  wire \boxVCoord[15]_i_3_n_3 ;
  wire \boxVCoord[15]_i_4_n_3 ;
  wire \boxVCoord[15]_i_5_n_3 ;
  wire \boxVCoord[15]_i_6_n_3 ;
  wire \boxVCoord[15]_i_7_n_3 ;
  wire \boxVCoord[15]_i_8_n_3 ;
  wire \boxVCoord[15]_i_9_n_3 ;
  wire [15:0]\boxVCoord_loc_0_fu_116_reg[15] ;
  wire \boxVCoord_loc_1_fu_136[0]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_4_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_5_n_3 ;
  wire \boxVCoord_loc_1_fu_136[0]_i_6_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_2_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_3_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_4_n_3 ;
  wire \boxVCoord_loc_1_fu_136[4]_i_5_n_3 ;
  wire [15:8]boxVCoord_loc_1_fu_136_reg;
  wire [3:0]\boxVCoord_loc_1_fu_136_reg[11]_0 ;
  wire [3:0]\boxVCoord_loc_1_fu_136_reg[15]_0 ;
  wire [15:0]\boxVCoord_loc_1_fu_136_reg[15]_1 ;
  wire [7:0]\boxVCoord_loc_1_fu_136_reg[7]_0 ;
  wire [15:0]boxVCoord_loc_1_load_reg_900;
  wire [15:0]\boxVCoord_reg[15] ;
  wire cmp2_i_reg_560;
  wire \colorFormat_val_read_reg_453_reg[3] ;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg;
  wire hDir;
  wire \hDir[0]_i_1_n_3 ;
  wire i__carry__0_i_1__1_n_3;
  wire i__carry__0_i_1__3_n_3;
  wire i__carry__0_i_1__4_n_3;
  wire i__carry__0_i_2__2_n_3;
  wire i__carry__0_i_2__3_n_3;
  wire i__carry__0_i_2_n_3;
  wire i__carry__0_i_3__1_n_3;
  wire i__carry__0_i_3__2_n_3;
  wire i__carry__0_i_4__1_n_3;
  wire i__carry__0_i_4__2_n_3;
  wire i__carry__1_i_1__1_n_3;
  wire i__carry__1_i_1__2_n_3;
  wire i__carry__1_i_2__1_n_3;
  wire i__carry__1_i_2__2_n_3;
  wire i__carry__1_i_3__1_n_3;
  wire i__carry__1_i_3__2_n_3;
  wire i__carry__1_i_4__1_n_3;
  wire i__carry__1_i_4__2_n_3;
  wire i__carry__2_i_1__1_n_3;
  wire i__carry__2_i_1__2_n_3;
  wire i__carry__2_i_2__1_n_3;
  wire i__carry__2_i_2__2_n_3;
  wire i__carry__2_i_3__1_n_3;
  wire i__carry__2_i_3__2_n_3;
  wire i__carry__2_i_4__1_n_3;
  wire i__carry__2_i_4__2_n_3;
  wire i__carry_i_1__3_n_3;
  wire i__carry_i_1__4_n_3;
  wire i__carry_i_2__3_n_3;
  wire i__carry_i_2__4_n_3;
  wire i__carry_i_2_n_3;
  wire i__carry_i_3__3_n_3;
  wire i__carry_i_3__4_n_3;
  wire i__carry_i_3_n_3;
  wire i__carry_i_4__3_n_3;
  wire i__carry_i_4__4_n_3;
  wire i__carry_i_6__0_n_3;
  wire i__carry_i_6_n_3;
  wire i__carry_i_7_n_3;
  wire i__carry_i_8_n_3;
  wire icmp_ln1889_fu_464_p2;
  wire [15:0]icmp_ln1889_fu_464_p2_carry__0_0;
  wire icmp_ln1889_fu_464_p2_carry__0_i_1_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_i_2_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_i_3_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_i_4_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_i_5_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_i_6_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_i_7_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_i_8_n_3;
  wire icmp_ln1889_fu_464_p2_carry__0_n_4;
  wire icmp_ln1889_fu_464_p2_carry__0_n_5;
  wire icmp_ln1889_fu_464_p2_carry__0_n_6;
  wire icmp_ln1889_fu_464_p2_carry_i_1_n_3;
  wire icmp_ln1889_fu_464_p2_carry_i_2_n_3;
  wire icmp_ln1889_fu_464_p2_carry_i_3_n_3;
  wire icmp_ln1889_fu_464_p2_carry_i_4_n_3;
  wire icmp_ln1889_fu_464_p2_carry_i_5_n_3;
  wire icmp_ln1889_fu_464_p2_carry_i_6_n_3;
  wire icmp_ln1889_fu_464_p2_carry_i_7_n_3;
  wire icmp_ln1889_fu_464_p2_carry_i_8_n_3;
  wire icmp_ln1889_fu_464_p2_carry_n_3;
  wire icmp_ln1889_fu_464_p2_carry_n_4;
  wire icmp_ln1889_fu_464_p2_carry_n_5;
  wire icmp_ln1889_fu_464_p2_carry_n_6;
  wire icmp_ln1894_fu_475_p2;
  wire icmp_ln1894_fu_475_p2_carry__0_i_1_n_3;
  wire icmp_ln1894_fu_475_p2_carry__0_i_2_n_3;
  wire icmp_ln1894_fu_475_p2_carry__0_i_3_n_3;
  wire icmp_ln1894_fu_475_p2_carry__0_i_4_n_3;
  wire icmp_ln1894_fu_475_p2_carry__0_i_5_n_3;
  wire icmp_ln1894_fu_475_p2_carry__0_n_4;
  wire icmp_ln1894_fu_475_p2_carry__0_n_5;
  wire icmp_ln1894_fu_475_p2_carry__0_n_6;
  wire icmp_ln1894_fu_475_p2_carry_i_1_n_3;
  wire icmp_ln1894_fu_475_p2_carry_i_2_n_3;
  wire icmp_ln1894_fu_475_p2_carry_i_3_n_3;
  wire icmp_ln1894_fu_475_p2_carry_i_4_n_3;
  wire icmp_ln1894_fu_475_p2_carry_i_5_n_3;
  wire icmp_ln1894_fu_475_p2_carry_i_6_n_3;
  wire icmp_ln1894_fu_475_p2_carry_i_7_n_3;
  wire icmp_ln1894_fu_475_p2_carry_i_8_n_3;
  wire icmp_ln1894_fu_475_p2_carry_n_3;
  wire icmp_ln1894_fu_475_p2_carry_n_4;
  wire icmp_ln1894_fu_475_p2_carry_n_5;
  wire icmp_ln1894_fu_475_p2_carry_n_6;
  wire icmp_ln1901_fu_490_p2;
  wire [15:0]icmp_ln1901_fu_490_p2_carry__0_0;
  wire icmp_ln1901_fu_490_p2_carry__0_i_1_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_i_2_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_i_3_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_i_4_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_i_5_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_i_6_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_i_7_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_i_8_n_3;
  wire icmp_ln1901_fu_490_p2_carry__0_n_4;
  wire icmp_ln1901_fu_490_p2_carry__0_n_5;
  wire icmp_ln1901_fu_490_p2_carry__0_n_6;
  wire icmp_ln1901_fu_490_p2_carry_i_1_n_3;
  wire icmp_ln1901_fu_490_p2_carry_i_2_n_3;
  wire icmp_ln1901_fu_490_p2_carry_i_3_n_3;
  wire icmp_ln1901_fu_490_p2_carry_i_4_n_3;
  wire icmp_ln1901_fu_490_p2_carry_i_5_n_3;
  wire icmp_ln1901_fu_490_p2_carry_i_6_n_3;
  wire icmp_ln1901_fu_490_p2_carry_i_7_n_3;
  wire icmp_ln1901_fu_490_p2_carry_i_8_n_3;
  wire icmp_ln1901_fu_490_p2_carry_n_3;
  wire icmp_ln1901_fu_490_p2_carry_n_4;
  wire icmp_ln1901_fu_490_p2_carry_n_5;
  wire icmp_ln1901_fu_490_p2_carry_n_6;
  wire icmp_ln1906_fu_501_p2;
  wire icmp_ln1906_fu_501_p2_carry__0_i_1_n_3;
  wire icmp_ln1906_fu_501_p2_carry__0_i_2_n_3;
  wire icmp_ln1906_fu_501_p2_carry__0_i_3_n_3;
  wire icmp_ln1906_fu_501_p2_carry__0_i_4_n_3;
  wire icmp_ln1906_fu_501_p2_carry__0_i_5_n_3;
  wire icmp_ln1906_fu_501_p2_carry__0_n_4;
  wire icmp_ln1906_fu_501_p2_carry__0_n_5;
  wire icmp_ln1906_fu_501_p2_carry__0_n_6;
  wire icmp_ln1906_fu_501_p2_carry_i_1_n_3;
  wire icmp_ln1906_fu_501_p2_carry_i_2_n_3;
  wire icmp_ln1906_fu_501_p2_carry_i_3_n_3;
  wire icmp_ln1906_fu_501_p2_carry_i_4_n_3;
  wire icmp_ln1906_fu_501_p2_carry_i_5_n_3;
  wire icmp_ln1906_fu_501_p2_carry_i_6_n_3;
  wire icmp_ln1906_fu_501_p2_carry_i_7_n_3;
  wire icmp_ln1906_fu_501_p2_carry_i_8_n_3;
  wire icmp_ln1906_fu_501_p2_carry_n_3;
  wire icmp_ln1906_fu_501_p2_carry_n_4;
  wire icmp_ln1906_fu_501_p2_carry_n_5;
  wire icmp_ln1906_fu_501_p2_carry_n_6;
  wire icmp_ln1932_fu_639_p2;
  wire icmp_ln1932_fu_639_p2_carry__0_i_1_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_2_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_3_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_4_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_5_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_6_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_7_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_i_8_n_3;
  wire icmp_ln1932_fu_639_p2_carry__0_n_4;
  wire icmp_ln1932_fu_639_p2_carry__0_n_5;
  wire icmp_ln1932_fu_639_p2_carry__0_n_6;
  wire icmp_ln1932_fu_639_p2_carry_i_1_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_2_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_3_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_4_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_5_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_6_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_7_n_3;
  wire icmp_ln1932_fu_639_p2_carry_i_8_n_3;
  wire icmp_ln1932_fu_639_p2_carry_n_3;
  wire icmp_ln1932_fu_639_p2_carry_n_4;
  wire icmp_ln1932_fu_639_p2_carry_n_5;
  wire icmp_ln1932_fu_639_p2_carry_n_6;
  wire icmp_ln1937_fu_655_p2;
  wire icmp_ln1937_fu_655_p2_carry__0_i_1_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_2_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_3_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_4_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_5_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_6_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_7_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_i_8_n_3;
  wire icmp_ln1937_fu_655_p2_carry__0_n_4;
  wire icmp_ln1937_fu_655_p2_carry__0_n_5;
  wire icmp_ln1937_fu_655_p2_carry__0_n_6;
  wire icmp_ln1937_fu_655_p2_carry_i_1_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_2_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_3_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_4_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_5_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_6_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_7_n_3;
  wire icmp_ln1937_fu_655_p2_carry_i_8_n_3;
  wire icmp_ln1937_fu_655_p2_carry_n_3;
  wire icmp_ln1937_fu_655_p2_carry_n_4;
  wire icmp_ln1937_fu_655_p2_carry_n_5;
  wire icmp_ln1937_fu_655_p2_carry_n_6;
  wire icmp_ln1963_fu_570_p2;
  wire [15:0]icmp_ln1963_fu_570_p2_carry__0_0;
  wire icmp_ln1963_fu_570_p2_carry__0_i_1_n_3;
  wire icmp_ln1963_fu_570_p2_carry__0_i_2_n_3;
  wire icmp_ln1963_fu_570_p2_carry__0_n_6;
  wire icmp_ln1963_fu_570_p2_carry_i_1_n_3;
  wire icmp_ln1963_fu_570_p2_carry_i_2_n_3;
  wire icmp_ln1963_fu_570_p2_carry_i_3_n_3;
  wire icmp_ln1963_fu_570_p2_carry_i_4_n_3;
  wire icmp_ln1963_fu_570_p2_carry_n_3;
  wire icmp_ln1963_fu_570_p2_carry_n_4;
  wire icmp_ln1963_fu_570_p2_carry_n_5;
  wire icmp_ln1963_fu_570_p2_carry_n_6;
  wire icmp_ln774_fu_434_p2;
  wire \icmp_ln774_fu_434_p2_inferred__0/i__carry__0_n_6 ;
  wire \icmp_ln774_fu_434_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln774_fu_434_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln774_fu_434_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln774_fu_434_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln774_reg_910_pp0_iter2_reg_reg_n_3_[0] ;
  wire [0:0]\icmp_ln774_reg_910_reg[0]_0 ;
  wire [0:0]\icmp_ln774_reg_910_reg[0]_1 ;
  wire \icmp_ln774_reg_910_reg[0]_2 ;
  wire \icmp_ln774_reg_910_reg_n_3_[0] ;
  wire icmp_reg_502;
  wire [23:0]in;
  wire inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  wire [2:0]loopWidth_reg_470;
  wire mOutPtr16_out;
  wire mOutPtr16_out_0;
  wire or_ln1963_fu_575_p2;
  wire or_ln1963_reg_947;
  wire or_ln1963_reg_947_pp0_iter2_reg;
  wire [5:0]out;
  wire ovrlayYUV_full_n;
  wire p_10_in;
  wire [0:0]\patternId_val_read_reg_465_reg[1] ;
  wire [7:0]pixIn_5_reg_963;
  wire [7:0]pixIn_6_reg_970;
  wire [23:0]\pixIn_6_reg_970_reg[7]_0 ;
  wire [7:0]pixIn_reg_956;
  wire [0:0]pixOut;
  wire push;
  wire push_1;
  wire vDir;
  wire \vDir[0]_i_1_n_3 ;
  wire \vDir[0]_i_2_n_3 ;
  wire \vDir[0]_i_3_n_3 ;
  wire \vDir[0]_i_4_n_3 ;
  wire \vDir[0]_i_5_n_3 ;
  wire [15:0]x_2_reg_894;
  wire x_fu_132;
  wire \x_fu_132[0]_i_5_n_3 ;
  wire [15:3]x_fu_132_reg;
  wire \x_fu_132_reg[0]_i_3_n_10 ;
  wire \x_fu_132_reg[0]_i_3_n_3 ;
  wire \x_fu_132_reg[0]_i_3_n_4 ;
  wire \x_fu_132_reg[0]_i_3_n_5 ;
  wire \x_fu_132_reg[0]_i_3_n_6 ;
  wire \x_fu_132_reg[0]_i_3_n_7 ;
  wire \x_fu_132_reg[0]_i_3_n_8 ;
  wire \x_fu_132_reg[0]_i_3_n_9 ;
  wire \x_fu_132_reg[12]_i_1_n_10 ;
  wire \x_fu_132_reg[12]_i_1_n_4 ;
  wire \x_fu_132_reg[12]_i_1_n_5 ;
  wire \x_fu_132_reg[12]_i_1_n_6 ;
  wire \x_fu_132_reg[12]_i_1_n_7 ;
  wire \x_fu_132_reg[12]_i_1_n_8 ;
  wire \x_fu_132_reg[12]_i_1_n_9 ;
  wire \x_fu_132_reg[4]_i_1_n_10 ;
  wire \x_fu_132_reg[4]_i_1_n_3 ;
  wire \x_fu_132_reg[4]_i_1_n_4 ;
  wire \x_fu_132_reg[4]_i_1_n_5 ;
  wire \x_fu_132_reg[4]_i_1_n_6 ;
  wire \x_fu_132_reg[4]_i_1_n_7 ;
  wire \x_fu_132_reg[4]_i_1_n_8 ;
  wire \x_fu_132_reg[4]_i_1_n_9 ;
  wire \x_fu_132_reg[8]_i_1_n_10 ;
  wire \x_fu_132_reg[8]_i_1_n_3 ;
  wire \x_fu_132_reg[8]_i_1_n_4 ;
  wire \x_fu_132_reg[8]_i_1_n_5 ;
  wire \x_fu_132_reg[8]_i_1_n_6 ;
  wire \x_fu_132_reg[8]_i_1_n_7 ;
  wire \x_fu_132_reg[8]_i_1_n_8 ;
  wire \x_fu_132_reg[8]_i_1_n_9 ;
  wire [8:1]zext_ln1914_1_cast_reg_880;
  wire [7:0]\zext_ln1914_1_cast_reg_880_reg[8]_0 ;
  wire [3:0]\zext_ln1914_cast_reg_886_reg[3]_0 ;
  wire [3:0]\zext_ln1914_cast_reg_886_reg[3]_1 ;
  wire [3:0]\zext_ln1914_cast_reg_886_reg[7]_0 ;
  wire [3:0]\zext_ln1914_cast_reg_886_reg[7]_1 ;
  wire [7:0]\zext_ln1914_cast_reg_886_reg[7]_2 ;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [3:3]NLW_boxBottom_fu_634_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_boxRight_fu_629_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1889_fu_464_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1889_fu_464_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1894_fu_475_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1894_fu_475_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1901_fu_490_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1901_fu_490_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1906_fu_501_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1906_fu_501_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1932_fu_639_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1932_fu_639_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1937_fu_655_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1937_fu_655_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1963_fu_570_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1963_fu_570_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1963_fu_570_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln774_fu_434_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln774_fu_434_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln774_fu_434_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_x_fu_132_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(bckgndYUV_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I5(ovrlayYUV_full_n),
        .O(push));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[0]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[0]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h0010000005100000)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(\icmp_ln774_reg_910_pp0_iter2_reg_reg_n_3_[0] ),
        .I1(and_ln1942_reg_977),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_0 [0]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_0 [1]),
        .I4(\boxVCoord[15]_i_10_n_3 ),
        .I5(or_ln1963_reg_947_pp0_iter2_reg),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[2]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[2]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[3]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[3]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[4]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[4]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[5]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[5]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[6]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[6]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[7]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[7]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[0]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[0]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[1]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[1]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[2]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[2]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[3]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[3]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[1]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[1]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[4]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[4]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[5]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[5]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[6]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[6]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[7]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_6_reg_970[7]),
        .I3(and26_i_reg_532),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[2]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[2]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[3]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[3]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[4]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[4]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[5]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[5]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[6]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[6]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_reg_382[7]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_reg_956[7]),
        .I3(and4_i_reg_522),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[0]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[0]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hE2E200E2)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_3_reg_363[1]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_3 ),
        .I2(pixIn_5_reg_963[1]),
        .I3(and10_i_reg_527),
        .I4(\SRL_SIG_reg[15][23]_srl16 ),
        .O(in[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_3 ,\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(x_2_reg_894[3:0]),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__3_n_3,i__carry_i_2__3_n_3,i__carry_i_3__3_n_3,i__carry_i_4__3_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_3 ),
        .CO({\_inferred__0/i__carry__0_n_3 ,\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(x_2_reg_894[7:4]),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__3_n_3,i__carry__0_i_2__2_n_3,i__carry__0_i_3__1_n_3,i__carry__0_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_3 ),
        .CO({\_inferred__0/i__carry__1_n_3 ,\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(x_2_reg_894[11:8]),
        .O(\NLW__inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__1_n_3,i__carry__1_i_2__1_n_3,i__carry__1_i_3__1_n_3,i__carry__1_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_3 ),
        .CO({\_inferred__0/i__carry__2_n_3 ,\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(x_2_reg_894[15:12]),
        .O(\NLW__inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__1_n_3,i__carry__2_i_2__1_n_3,i__carry__2_i_3__1_n_3,i__carry__2_i_4__1_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_3 ,\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI(\and_ln1942_reg_977_reg[0]_0 [3:0]),
        .O(\NLW__inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_3,i__carry_i_2__4_n_3,i__carry_i_3__4_n_3,i__carry_i_4__4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__0 
       (.CI(\_inferred__1/i__carry_n_3 ),
        .CO({\_inferred__1/i__carry__0_n_3 ,\_inferred__1/i__carry__0_n_4 ,\_inferred__1/i__carry__0_n_5 ,\_inferred__1/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI(\and_ln1942_reg_977_reg[0]_0 [7:4]),
        .O(\NLW__inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1__4_n_3,i__carry__0_i_2__3_n_3,i__carry__0_i_3__2_n_3,i__carry__0_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__1 
       (.CI(\_inferred__1/i__carry__0_n_3 ),
        .CO({\_inferred__1/i__carry__1_n_3 ,\_inferred__1/i__carry__1_n_4 ,\_inferred__1/i__carry__1_n_5 ,\_inferred__1/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI(\and_ln1942_reg_977_reg[0]_0 [11:8]),
        .O(\NLW__inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({i__carry__1_i_1__2_n_3,i__carry__1_i_2__2_n_3,i__carry__1_i_3__2_n_3,i__carry__1_i_4__2_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__2 
       (.CI(\_inferred__1/i__carry__1_n_3 ),
        .CO({\_inferred__1/i__carry__2_n_3 ,\_inferred__1/i__carry__2_n_4 ,\_inferred__1/i__carry__2_n_5 ,\_inferred__1/i__carry__2_n_6 }),
        .CYINIT(1'b0),
        .DI(\and_ln1942_reg_977_reg[0]_0 [15:12]),
        .O(\NLW__inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1__2_n_3,i__carry__2_i_2__2_n_3,i__carry__2_i_3__2_n_3,i__carry__2_i_4__2_n_3}));
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln1942_reg_977[0]_i_1 
       (.I0(\_inferred__1/i__carry__2_n_3 ),
        .I1(\_inferred__0/i__carry__2_n_3 ),
        .I2(icmp_ln1937_fu_655_p2),
        .I3(icmp_ln1932_fu_639_p2),
        .O(p_10_in));
  FDRE \and_ln1942_reg_977_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_10_in),
        .Q(and_ln1942_reg_977),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200E200E200)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .I3(ap_rst_n),
        .I4(ap_condition_226),
        .I5(icmp_ln774_fu_434_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200E200E200)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(ap_condition_226),
        .I5(icmp_ln774_fu_434_p2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFF44FC44)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(bckgndYUV_empty_n),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_condition_226),
        .I1(icmp_ln774_fu_434_p2),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_363[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I1(ap_condition_377),
        .I2(ap_condition_226),
        .O(\ap_phi_reg_pp0_iter2_pix_3_reg_363[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_363_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_pix_3_reg_363[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_382),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_346[6]_i_1 
       (.I0(pixOut),
        .I1(ap_condition_377),
        .O(\ap_phi_reg_pp0_iter2_pix_4_reg_346[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h11100000)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_346[7]_i_1 
       (.I0(\colorFormat_val_read_reg_453_reg[3] ),
        .I1(icmp_ln774_fu_434_p2),
        .I2(icmp_ln1963_fu_570_p2),
        .I3(cmp2_i_reg_560),
        .I4(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_4_n_3 ),
        .O(ap_condition_377));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\ap_phi_reg_pp0_iter2_pix_4_reg_346[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_346[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(ap_condition_377),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_346[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [8]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [9]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [10]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [11]),
        .I2(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_2 
       (.I0(icmp_reg_502),
        .I1(x_2_reg_894[0]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_1 
       (.I0(\pixIn_6_reg_970_reg[7]_0 [12]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_2_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [4]),
        .I1(icmp_reg_502),
        .I2(x_2_reg_894[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [4]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_1 
       (.I0(\pixIn_6_reg_970_reg[7]_0 [13]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_2_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [5]),
        .I1(icmp_reg_502),
        .I2(x_2_reg_894[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [5]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_1 
       (.I0(\pixIn_6_reg_970_reg[7]_0 [14]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_2_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [6]),
        .I1(icmp_reg_502),
        .I2(x_2_reg_894[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [6]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3 
       (.I0(\colorFormat_val_read_reg_453_reg[3] ),
        .I1(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_4_n_3 ),
        .I3(or_ln1963_reg_947),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B8FFB8)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(\pixIn_6_reg_970_reg[7]_0 [15]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_2_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7]_0 [7]),
        .I1(icmp_reg_502),
        .I2(x_2_reg_894[0]),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [7]),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_3 
       (.I0(\colorFormat_val_read_reg_453_reg[3] ),
        .I1(or_ln1963_reg_947),
        .I2(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_4_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_3_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_3_reg_363_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_3_reg_363[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_3_reg_363[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [16]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [0]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [17]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [1]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [18]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [2]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [19]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [3]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_1 
       (.I0(pixOut),
        .I1(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_4_reg_346[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(\pixIn_6_reg_970_reg[7]_0 [20]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_1 
       (.I0(pixOut),
        .I1(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_4_reg_346[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(\pixIn_6_reg_970_reg[7]_0 [21]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_1 
       (.I0(pixOut),
        .I1(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_2_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_4_reg_346[6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(\pixIn_6_reg_970_reg[7]_0 [22]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAFC0C)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_pix_4_reg_346[7]),
        .I1(\ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_2_n_3 ),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7]_0 [7]),
        .I4(\ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_3_n_3 ),
        .I5(\ap_phi_reg_pp0_iter3_pix_3_reg_363[6]_i_3_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pix_4_reg_346[7]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I2(\pixIn_6_reg_970_reg[7]_0 [23]),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h444FFFFF)) 
    \ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_3 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I3(bckgndYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .O(\ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_3_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_4_reg_346[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [0]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [1]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [1]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [2]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [2]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I1(\pixIn_6_reg_970_reg[7]_0 [3]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [3]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2 
       (.I0(\boxVCoord[15]_i_5_n_3 ),
        .I1(\_inferred__1/i__carry__2_n_3 ),
        .I2(\_inferred__0/i__carry__2_n_3 ),
        .I3(icmp_ln1937_fu_655_p2),
        .I4(icmp_ln1932_fu_639_p2),
        .I5(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [4]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I4(\pixIn_6_reg_970_reg[7]_0 [4]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [5]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I4(\pixIn_6_reg_970_reg[7]_0 [5]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [6]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I4(\pixIn_6_reg_970_reg[7]_0 [6]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_4_n_3 ),
        .I1(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I2(or_ln1963_reg_947),
        .I3(\colorFormat_val_read_reg_453_reg[3] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_4),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(bckgndYUV_empty_n),
        .I2(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ovrlayYUV_full_n),
        .O(ap_phi_reg_pp0_iter3_pix_3_reg_3630));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382_reg[7]_0 [7]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ),
        .I2(ap_phi_reg_pp0_iter2_pix_reg_382),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ),
        .I4(\pixIn_6_reg_970_reg[7]_0 [7]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_4 
       (.I0(\boxVCoord[15]_i_10_n_3 ),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_0 [1]),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_0 [0]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [3]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [1]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [2]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [0]),
        .I4(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_8_n_3 ),
        .O(\colorFormat_val_read_reg_453_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6 
       (.I0(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I1(\_inferred__1/i__carry__2_n_3 ),
        .I2(\_inferred__0/i__carry__2_n_3 ),
        .I3(icmp_ln1937_fu_655_p2),
        .I4(icmp_ln1932_fu_639_p2),
        .I5(\boxVCoord[15]_i_5_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hBEAA)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7 
       (.I0(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_0 [0]),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_0 [1]),
        .I3(\boxVCoord[15]_i_10_n_3 ),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_8 
       (.I0(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [5]),
        .I1(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [4]),
        .I2(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [6]),
        .I3(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_5_0 [7]),
        .O(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_8_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[0]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[0]),
        .R(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[1]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[1]),
        .R(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[2]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[2]),
        .R(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[3]),
        .R(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[4]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[4]),
        .S(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[5]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[5]),
        .S(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[6]_i_1_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[6]),
        .S(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  FDSE \ap_phi_reg_pp0_iter3_pix_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_3_reg_3630),
        .D(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_3_n_3 ),
        .Q(ap_phi_reg_pp0_iter3_pix_reg_382[7]),
        .S(\ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry
       (.CI(1'b0),
        .CO({boxBottom_fu_634_p2_carry_n_3,boxBottom_fu_634_p2_carry_n_4,boxBottom_fu_634_p2_carry_n_5,boxBottom_fu_634_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({boxBottom_fu_634_p2_carry_n_7,boxBottom_fu_634_p2_carry_n_8,boxBottom_fu_634_p2_carry_n_9,boxBottom_fu_634_p2_carry_n_10}),
        .S({boxBottom_fu_634_p2_carry_i_1_n_3,boxBottom_fu_634_p2_carry_i_2_n_3,boxBottom_fu_634_p2_carry_i_3_n_3,boxBottom_fu_634_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry__0
       (.CI(boxBottom_fu_634_p2_carry_n_3),
        .CO({boxBottom_fu_634_p2_carry__0_n_3,boxBottom_fu_634_p2_carry__0_n_4,boxBottom_fu_634_p2_carry__0_n_5,boxBottom_fu_634_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({boxBottom_fu_634_p2_carry__0_n_7,boxBottom_fu_634_p2_carry__0_n_8,boxBottom_fu_634_p2_carry__0_n_9,boxBottom_fu_634_p2_carry__0_n_10}),
        .S({boxBottom_fu_634_p2_carry__0_i_1_n_3,boxBottom_fu_634_p2_carry__0_i_2_n_3,boxBottom_fu_634_p2_carry__0_i_3_n_3,boxBottom_fu_634_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .O(boxBottom_fu_634_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .O(boxBottom_fu_634_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .O(boxBottom_fu_634_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .O(boxBottom_fu_634_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry__1
       (.CI(boxBottom_fu_634_p2_carry__0_n_3),
        .CO({boxBottom_fu_634_p2_carry__1_n_3,boxBottom_fu_634_p2_carry__1_n_4,boxBottom_fu_634_p2_carry__1_n_5,boxBottom_fu_634_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({boxBottom_fu_634_p2_carry__1_n_7,boxBottom_fu_634_p2_carry__1_n_8,boxBottom_fu_634_p2_carry__1_n_9,boxBottom_fu_634_p2_carry__1_n_10}),
        .S({boxBottom_fu_634_p2_carry__1_i_1_n_3,boxBottom_fu_634_p2_carry__1_i_2_n_3,boxBottom_fu_634_p2_carry__1_i_3_n_3,boxBottom_fu_634_p2_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(boxVCoord_loc_1_fu_136_reg[11]),
        .O(boxBottom_fu_634_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(boxVCoord_loc_1_fu_136_reg[10]),
        .O(boxBottom_fu_634_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(boxVCoord_loc_1_fu_136_reg[9]),
        .O(boxBottom_fu_634_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(boxVCoord_loc_1_fu_136_reg[8]),
        .O(boxBottom_fu_634_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxBottom_fu_634_p2_carry__2
       (.CI(boxBottom_fu_634_p2_carry__1_n_3),
        .CO({NLW_boxBottom_fu_634_p2_carry__2_CO_UNCONNECTED[3],boxBottom_fu_634_p2_carry__2_n_4,boxBottom_fu_634_p2_carry__2_n_5,boxBottom_fu_634_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O({boxBottom_fu_634_p2_carry__2_n_7,boxBottom_fu_634_p2_carry__2_n_8,boxBottom_fu_634_p2_carry__2_n_9,boxBottom_fu_634_p2_carry__2_n_10}),
        .S({boxBottom_fu_634_p2_carry__2_i_1_n_3,boxBottom_fu_634_p2_carry__2_i_2_n_3,boxBottom_fu_634_p2_carry__2_i_3_n_3,boxBottom_fu_634_p2_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_1
       (.I0(boxVCoord_loc_1_fu_136_reg[15]),
        .I1(Q[15]),
        .O(boxBottom_fu_634_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(boxVCoord_loc_1_fu_136_reg[14]),
        .O(boxBottom_fu_634_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(boxVCoord_loc_1_fu_136_reg[13]),
        .O(boxBottom_fu_634_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(boxVCoord_loc_1_fu_136_reg[12]),
        .O(boxBottom_fu_634_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .O(boxBottom_fu_634_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .O(boxBottom_fu_634_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .O(boxBottom_fu_634_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_634_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .O(boxBottom_fu_634_p2_carry_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[0]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [0]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[0]),
        .O(\boxHCoord_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[10]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [10]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[10]),
        .O(\boxHCoord_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[11]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [11]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[11]),
        .O(\boxHCoord_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[12]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [12]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[12]),
        .O(\boxHCoord_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[13]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [13]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[13]),
        .O(\boxHCoord_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[14]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [14]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[14]),
        .O(\boxHCoord_reg[15] [14]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[15]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [15]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[15]),
        .O(\boxHCoord_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[1]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [1]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[1]),
        .O(\boxHCoord_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[2]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [2]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[2]),
        .O(\boxHCoord_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[3]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [3]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[3]),
        .O(\boxHCoord_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[4]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [4]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[4]),
        .O(\boxHCoord_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[5]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [5]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[5]),
        .O(\boxHCoord_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[6]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [6]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[6]),
        .O(\boxHCoord_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[7]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [7]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[7]),
        .O(\boxHCoord_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[8]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [8]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[8]),
        .O(\boxHCoord_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxHCoord_loc_0_fu_120[9]_i_1 
       (.I0(\boxHCoord_loc_0_fu_120_reg[15] [9]),
        .I1(D),
        .I2(boxHCoord_loc_1_load_reg_905[9]),
        .O(\boxHCoord_reg[15] [9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \boxHCoord_loc_1_fu_140[0]_i_2 
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxHCoord_loc_1_fu_140[0]_i_3 
       (.I0(B[3]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxHCoord_loc_1_fu_140[0]_i_4 
       (.I0(B[2]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxHCoord_loc_1_fu_140[0]_i_5 
       (.I0(B[1]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxHCoord_loc_1_fu_140[4]_i_2 
       (.I0(B[7]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxHCoord_loc_1_fu_140[4]_i_3 
       (.I0(B[6]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxHCoord_loc_1_fu_140[4]_i_4 
       (.I0(B[5]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxHCoord_loc_1_fu_140[4]_i_5 
       (.I0(B[4]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxHCoord_loc_1_fu_140[4]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(boxHCoord_loc_1_fu_140_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(boxHCoord_loc_1_fu_140_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(boxHCoord_loc_1_fu_140_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(boxHCoord_loc_1_fu_140_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(boxHCoord_loc_1_fu_140_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[15] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(boxHCoord_loc_1_fu_140_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(boxHCoord_loc_1_fu_140_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_loc_1_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(boxHCoord_loc_1_fu_140_reg[9]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .Q(boxHCoord_loc_1_load_reg_905[0]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[10]),
        .Q(boxHCoord_loc_1_load_reg_905[10]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[11]),
        .Q(boxHCoord_loc_1_load_reg_905[11]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[12]),
        .Q(boxHCoord_loc_1_load_reg_905[12]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[13]),
        .Q(boxHCoord_loc_1_load_reg_905[13]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[14]),
        .Q(boxHCoord_loc_1_load_reg_905[14]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[15]),
        .Q(boxHCoord_loc_1_load_reg_905[15]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .Q(boxHCoord_loc_1_load_reg_905[1]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .Q(boxHCoord_loc_1_load_reg_905[2]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .Q(boxHCoord_loc_1_load_reg_905[3]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .Q(boxHCoord_loc_1_load_reg_905[4]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .Q(boxHCoord_loc_1_load_reg_905[5]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .Q(boxHCoord_loc_1_load_reg_905[6]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .Q(boxHCoord_loc_1_load_reg_905[7]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[8]),
        .Q(boxHCoord_loc_1_load_reg_905[8]),
        .R(1'b0));
  FDRE \boxHCoord_loc_1_load_reg_905_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxHCoord_loc_1_fu_140_reg[9]),
        .Q(boxHCoord_loc_1_load_reg_905[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry
       (.CI(1'b0),
        .CO({boxRight_fu_629_p2_carry_n_3,boxRight_fu_629_p2_carry_n_4,boxRight_fu_629_p2_carry_n_5,boxRight_fu_629_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({boxRight_fu_629_p2_carry_n_7,boxRight_fu_629_p2_carry_n_8,boxRight_fu_629_p2_carry_n_9,boxRight_fu_629_p2_carry_n_10}),
        .S({boxRight_fu_629_p2_carry_i_1_n_3,boxRight_fu_629_p2_carry_i_2_n_3,boxRight_fu_629_p2_carry_i_3_n_3,boxRight_fu_629_p2_carry_i_4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry__0
       (.CI(boxRight_fu_629_p2_carry_n_3),
        .CO({boxRight_fu_629_p2_carry__0_n_3,boxRight_fu_629_p2_carry__0_n_4,boxRight_fu_629_p2_carry__0_n_5,boxRight_fu_629_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({boxRight_fu_629_p2_carry__0_n_7,boxRight_fu_629_p2_carry__0_n_8,boxRight_fu_629_p2_carry__0_n_9,boxRight_fu_629_p2_carry__0_n_10}),
        .S({boxRight_fu_629_p2_carry__0_i_1_n_3,boxRight_fu_629_p2_carry__0_i_2_n_3,boxRight_fu_629_p2_carry__0_i_3_n_3,boxRight_fu_629_p2_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_1
       (.I0(Q[7]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .O(boxRight_fu_629_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_2
       (.I0(Q[6]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(boxRight_fu_629_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_3
       (.I0(Q[5]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .O(boxRight_fu_629_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__0_i_4
       (.I0(Q[4]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(boxRight_fu_629_p2_carry__0_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry__1
       (.CI(boxRight_fu_629_p2_carry__0_n_3),
        .CO({boxRight_fu_629_p2_carry__1_n_3,boxRight_fu_629_p2_carry__1_n_4,boxRight_fu_629_p2_carry__1_n_5,boxRight_fu_629_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({boxRight_fu_629_p2_carry__1_n_7,boxRight_fu_629_p2_carry__1_n_8,boxRight_fu_629_p2_carry__1_n_9,boxRight_fu_629_p2_carry__1_n_10}),
        .S({boxRight_fu_629_p2_carry__1_i_1_n_3,boxRight_fu_629_p2_carry__1_i_2_n_3,boxRight_fu_629_p2_carry__1_i_3_n_3,boxRight_fu_629_p2_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_1
       (.I0(Q[11]),
        .I1(boxHCoord_loc_1_fu_140_reg[11]),
        .O(boxRight_fu_629_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_2
       (.I0(Q[10]),
        .I1(boxHCoord_loc_1_fu_140_reg[10]),
        .O(boxRight_fu_629_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_3
       (.I0(Q[9]),
        .I1(boxHCoord_loc_1_fu_140_reg[9]),
        .O(boxRight_fu_629_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__1_i_4
       (.I0(Q[8]),
        .I1(boxHCoord_loc_1_fu_140_reg[8]),
        .O(boxRight_fu_629_p2_carry__1_i_4_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 boxRight_fu_629_p2_carry__2
       (.CI(boxRight_fu_629_p2_carry__1_n_3),
        .CO({NLW_boxRight_fu_629_p2_carry__2_CO_UNCONNECTED[3],boxRight_fu_629_p2_carry__2_n_4,boxRight_fu_629_p2_carry__2_n_5,boxRight_fu_629_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O({boxRight_fu_629_p2_carry__2_n_7,boxRight_fu_629_p2_carry__2_n_8,boxRight_fu_629_p2_carry__2_n_9,boxRight_fu_629_p2_carry__2_n_10}),
        .S({boxRight_fu_629_p2_carry__2_i_1_n_3,boxRight_fu_629_p2_carry__2_i_2_n_3,boxRight_fu_629_p2_carry__2_i_3_n_3,boxRight_fu_629_p2_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_1
       (.I0(boxHCoord_loc_1_fu_140_reg[15]),
        .I1(Q[15]),
        .O(boxRight_fu_629_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_2
       (.I0(Q[14]),
        .I1(boxHCoord_loc_1_fu_140_reg[14]),
        .O(boxRight_fu_629_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_3
       (.I0(Q[13]),
        .I1(boxHCoord_loc_1_fu_140_reg[13]),
        .O(boxRight_fu_629_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry__2_i_4
       (.I0(Q[12]),
        .I1(boxHCoord_loc_1_fu_140_reg[12]),
        .O(boxRight_fu_629_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_1
       (.I0(Q[3]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .O(boxRight_fu_629_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_2
       (.I0(Q[2]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(boxRight_fu_629_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_3
       (.I0(Q[1]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .O(boxRight_fu_629_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_629_p2_carry_i_4
       (.I0(Q[0]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .O(boxRight_fu_629_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \boxVCoord[15]_i_1 
       (.I0(\boxVCoord[15]_i_2_n_3 ),
        .I1(\boxVCoord[15]_i_3_n_3 ),
        .I2(\boxVCoord[15]_i_4_n_3 ),
        .I3(\boxVCoord[15]_i_5_n_3 ),
        .I4(ap_condition_226),
        .I5(\ap_CS_fsm_reg[2]_0 [3]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \boxVCoord[15]_i_10 
       (.I0(\SRL_SIG_reg[15][0]_srl16_i_7_0 [7]),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_0 [5]),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_0 [2]),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7_0 [6]),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_7_0 [3]),
        .I5(\SRL_SIG_reg[15][0]_srl16_i_7_0 [4]),
        .O(\boxVCoord[15]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_2 
       (.I0(\boxVCoord[15]_i_6_n_3 ),
        .I1(\and_ln1942_reg_977_reg[0]_0 [7]),
        .I2(x_fu_132_reg[13]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [15]),
        .I4(\and_ln1942_reg_977_reg[0]_0 [14]),
        .I5(\boxVCoord[15]_i_7_n_3 ),
        .O(\boxVCoord[15]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_3 
       (.I0(x_fu_132_reg[7]),
        .I1(x_fu_132_reg[3]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [3]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [5]),
        .I4(x_fu_132_reg[12]),
        .I5(\and_ln1942_reg_977_reg[0]_0 [13]),
        .O(\boxVCoord[15]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxVCoord[15]_i_4 
       (.I0(\boxVCoord[15]_i_8_n_3 ),
        .I1(\boxVCoord[15]_i_9_n_3 ),
        .I2(\and_ln1942_reg_977_reg[0]_0 [6]),
        .I3(icmp_ln774_fu_434_p2),
        .I4(\and_ln1942_reg_977_reg[0]_0 [0]),
        .I5(out[1]),
        .O(\boxVCoord[15]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \boxVCoord[15]_i_5 
       (.I0(\boxVCoord[15]_i_10_n_3 ),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_0 [1]),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7_0 [0]),
        .O(\boxVCoord[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_6 
       (.I0(\and_ln1942_reg_977_reg[0]_0 [8]),
        .I1(out[5]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [11]),
        .I3(x_fu_132_reg[14]),
        .O(\boxVCoord[15]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxVCoord[15]_i_7 
       (.I0(out[0]),
        .I1(x_fu_132_reg[4]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [4]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [12]),
        .I4(\vDir[0]_i_4_n_3 ),
        .O(\boxVCoord[15]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \boxVCoord[15]_i_8 
       (.I0(\and_ln1942_reg_977_reg[0]_0 [1]),
        .I1(out[4]),
        .I2(out[2]),
        .O(\boxVCoord[15]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxVCoord[15]_i_9 
       (.I0(x_fu_132_reg[15]),
        .I1(x_fu_132_reg[5]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [2]),
        .I3(x_fu_132_reg[8]),
        .O(\boxVCoord[15]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[0]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [0]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[0]),
        .O(\boxVCoord_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[10]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [10]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[10]),
        .O(\boxVCoord_reg[15] [10]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[11]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [11]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[11]),
        .O(\boxVCoord_reg[15] [11]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[12]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [12]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[12]),
        .O(\boxVCoord_reg[15] [12]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[13]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [13]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[13]),
        .O(\boxVCoord_reg[15] [13]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[14]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [14]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[14]),
        .O(\boxVCoord_reg[15] [14]));
  LUT5 #(
    .INIT(32'hEAAAEAEA)) 
    \boxVCoord_loc_0_fu_116[15]_i_1 
       (.I0(D),
        .I1(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I2(\ap_CS_fsm_reg[2]_0 [3]),
        .I3(ovrlayYUV_full_n),
        .I4(ap_enable_reg_pp0_iter3),
        .O(\icmp_ln774_reg_910_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[15]_i_2 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [15]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[15]),
        .O(\boxVCoord_reg[15] [15]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[1]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [1]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[1]),
        .O(\boxVCoord_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[2]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [2]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[2]),
        .O(\boxVCoord_reg[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[3]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [3]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[3]),
        .O(\boxVCoord_reg[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[4]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [4]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[4]),
        .O(\boxVCoord_reg[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[5]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [5]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[5]),
        .O(\boxVCoord_reg[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[6]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [6]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[6]),
        .O(\boxVCoord_reg[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[7]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [7]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[7]),
        .O(\boxVCoord_reg[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[8]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [8]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[8]),
        .O(\boxVCoord_reg[15] [8]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \boxVCoord_loc_0_fu_116[9]_i_1 
       (.I0(\boxVCoord_loc_0_fu_116_reg[15] [9]),
        .I1(D),
        .I2(boxVCoord_loc_1_load_reg_900[9]),
        .O(\boxVCoord_reg[15] [9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \boxVCoord_loc_1_fu_136[0]_i_3 
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxVCoord_loc_1_fu_136[0]_i_4 
       (.I0(B[3]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxVCoord_loc_1_fu_136[0]_i_5 
       (.I0(B[2]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxVCoord_loc_1_fu_136[0]_i_6 
       (.I0(B[1]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxVCoord_loc_1_fu_136[4]_i_2 
       (.I0(B[7]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxVCoord_loc_1_fu_136[4]_i_3 
       (.I0(B[6]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxVCoord_loc_1_fu_136[4]_i_4 
       (.I0(B[5]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \boxVCoord_loc_1_fu_136[4]_i_5 
       (.I0(B[4]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(\boxVCoord_loc_1_fu_136[4]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(boxVCoord_loc_1_fu_136_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(boxVCoord_loc_1_fu_136_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(boxVCoord_loc_1_fu_136_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(boxVCoord_loc_1_fu_136_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(boxVCoord_loc_1_fu_136_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(boxVCoord_loc_1_fu_136_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(boxVCoord_loc_1_fu_136_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_loc_1_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(boxHCoord_loc_1_fu_140),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(boxVCoord_loc_1_fu_136_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A008A8A)) 
    \boxVCoord_loc_1_load_reg_900[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(bckgndYUV_empty_n),
        .O(ap_condition_226));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .Q(boxVCoord_loc_1_load_reg_900[0]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[10]),
        .Q(boxVCoord_loc_1_load_reg_900[10]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[11]),
        .Q(boxVCoord_loc_1_load_reg_900[11]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[12]),
        .Q(boxVCoord_loc_1_load_reg_900[12]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[13]),
        .Q(boxVCoord_loc_1_load_reg_900[13]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[14]),
        .Q(boxVCoord_loc_1_load_reg_900[14]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[15]),
        .Q(boxVCoord_loc_1_load_reg_900[15]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .Q(boxVCoord_loc_1_load_reg_900[1]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .Q(boxVCoord_loc_1_load_reg_900[2]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .Q(boxVCoord_loc_1_load_reg_900[3]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .Q(boxVCoord_loc_1_load_reg_900[4]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .Q(boxVCoord_loc_1_load_reg_900[5]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .Q(boxVCoord_loc_1_load_reg_900[6]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .Q(boxVCoord_loc_1_load_reg_900[7]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[8]),
        .Q(boxVCoord_loc_1_load_reg_900[8]),
        .R(1'b0));
  FDRE \boxVCoord_loc_1_load_reg_900_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_226),
        .D(boxVCoord_loc_1_fu_136_reg[9]),
        .Q(boxVCoord_loc_1_load_reg_900[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFCFF0000)) 
    empty_n_i_1
       (.I0(empty_n_reg),
        .I1(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I2(\ap_phi_reg_pp0_iter3_pix_4_reg_346[7]_i_3_n_3 ),
        .I3(\ap_CS_fsm_reg[2]_0 [3]),
        .I4(push_1),
        .I5(bckgndYUV_empty_n),
        .O(\icmp_ln774_reg_910_reg[0]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_20 flow_control_loop_pipe_sequential_init_U
       (.D(\boxHCoord_loc_1_fu_140_reg[7]_0 ),
        .DI(\boxVCoord_loc_1_fu_136[0]_i_3_n_3 ),
        .O({flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12}),
        .Q(B),
        .SS(SS),
        .\ap_CS_fsm_reg[2] ({\ap_CS_fsm_reg[2]_0 [3:2],\ap_CS_fsm_reg[2]_0 [0]}),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_condition_226(ap_condition_226),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_loc_0_load_reg_555_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .boxHCoord_loc_1_fu_140(boxHCoord_loc_1_fu_140),
        .\boxHCoord_loc_1_fu_140[8]_i_5_0 ({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .boxHCoord_loc_1_fu_140_reg(boxHCoord_loc_1_fu_140_reg),
        .\boxHCoord_loc_1_fu_140_reg[0]_0 (\boxVCoord[15]_i_2_n_3 ),
        .\boxHCoord_loc_1_fu_140_reg[0]_1 (\boxVCoord[15]_i_4_n_3 ),
        .\boxHCoord_loc_1_fu_140_reg[0]_2 (\boxVCoord[15]_i_5_n_3 ),
        .\boxHCoord_loc_1_fu_140_reg[15] (\boxHCoord_loc_1_fu_140_reg[15]_1 ),
        .\boxHCoord_loc_1_fu_140_reg[3]_0 (\boxHCoord_loc_1_fu_140[0]_i_2_n_3 ),
        .\boxHCoord_loc_1_fu_140_reg[3]_1 ({\boxHCoord_loc_1_fu_140[0]_i_3_n_3 ,\boxHCoord_loc_1_fu_140[0]_i_4_n_3 ,\boxHCoord_loc_1_fu_140[0]_i_5_n_3 }),
        .\boxHCoord_loc_1_fu_140_reg[7] ({\boxHCoord_loc_1_fu_140[4]_i_2_n_3 ,\boxHCoord_loc_1_fu_140[4]_i_3_n_3 ,\boxHCoord_loc_1_fu_140[4]_i_4_n_3 ,\boxHCoord_loc_1_fu_140[4]_i_5_n_3 }),
        .boxHCoord_loc_1_fu_140_reg_0_sp_1(\boxVCoord[15]_i_3_n_3 ),
        .boxHCoord_loc_1_fu_140_reg_3_sp_1(i__carry_i_6__0_n_3),
        .\boxVCoord_loc_0_load_reg_550_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .\boxVCoord_loc_1_fu_136[4]_i_6_0 (\boxVCoord_loc_1_fu_136_reg[7]_0 ),
        .\boxVCoord_loc_1_fu_136[8]_i_5_0 ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .boxVCoord_loc_1_fu_136_reg(boxVCoord_loc_1_fu_136_reg),
        .\boxVCoord_loc_1_fu_136_reg[15] (\boxVCoord_loc_1_fu_136_reg[15]_1 ),
        .\boxVCoord_loc_1_fu_136_reg[3]_0 (i__carry_i_6_n_3),
        .\boxVCoord_loc_1_fu_136_reg[3]_1 (\vDir[0]_i_2_n_3 ),
        .\boxVCoord_loc_1_fu_136_reg[3]_2 ({\boxVCoord_loc_1_fu_136[0]_i_4_n_3 ,\boxVCoord_loc_1_fu_136[0]_i_5_n_3 ,\boxVCoord_loc_1_fu_136[0]_i_6_n_3 }),
        .\boxVCoord_loc_1_fu_136_reg[7] ({\boxVCoord_loc_1_fu_136[4]_i_2_n_3 ,\boxVCoord_loc_1_fu_136[4]_i_3_n_3 ,\boxVCoord_loc_1_fu_136[4]_i_4_n_3 ,\boxVCoord_loc_1_fu_136[4]_i_5_n_3 }),
        .boxVCoord_loc_1_fu_136_reg_3_sp_1(i__carry_i_7_n_3),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_4),
        .full_n_reg(flow_control_loop_pipe_sequential_init_U_n_6),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\x_fu_132_reg[0] (\icmp_ln774_reg_910_reg_n_3_[0] ),
        .\x_fu_132_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\zext_ln1914_cast_reg_886_reg[3] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\zext_ln1914_cast_reg_886_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .\zext_ln1914_cast_reg_886_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}));
  LUT6 #(
    .INIT(64'h008A000000000000)) 
    full_n_i_3
       (.I0(\ap_CS_fsm_reg[2]_0 [3]),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I4(bckgndYUV_empty_n),
        .I5(ap_enable_reg_pp0_iter2_reg_n_3),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg_i_1
       (.I0(icmp_ln774_fu_434_p2),
        .I1(ap_condition_226),
        .I2(CO),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220_ap_start_reg),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCC2ECC)) 
    \hDir[0]_i_1 
       (.I0(icmp_ln1889_fu_464_p2),
        .I1(hDir),
        .I2(icmp_ln1894_fu_475_p2),
        .I3(ap_condition_226),
        .I4(i__carry_i_7_n_3),
        .I5(\vDir[0]_i_2_n_3 ),
        .O(\hDir[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \hDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hDir[0]_i_1_n_3 ),
        .Q(hDir),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_1
       (.I0(B[7]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_1__0
       (.I0(B[7]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(loopWidth_reg_470[2]),
        .I1(x_fu_132_reg[15]),
        .O(i__carry__0_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(x_2_reg_894[7]),
        .I1(boxRight_fu_629_p2_carry__0_n_7),
        .O(i__carry__0_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__4
       (.I0(\and_ln1942_reg_977_reg[0]_0 [7]),
        .I1(boxBottom_fu_634_p2_carry__0_n_7),
        .O(i__carry__0_i_1__4_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(loopWidth_reg_470[1]),
        .I1(x_fu_132_reg[14]),
        .I2(x_fu_132_reg[12]),
        .I3(\SRL_SIG_reg[0]_43 [6]),
        .I4(x_fu_132_reg[13]),
        .I5(loopWidth_reg_470[0]),
        .O(i__carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_2__0
       (.I0(B[6]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_2__1
       (.I0(B[6]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__2
       (.I0(x_2_reg_894[6]),
        .I1(boxRight_fu_629_p2_carry__0_n_8),
        .O(i__carry__0_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(\and_ln1942_reg_977_reg[0]_0 [6]),
        .I1(boxBottom_fu_634_p2_carry__0_n_8),
        .O(i__carry__0_i_2__3_n_3));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_3
       (.I0(B[5]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_3__0
       (.I0(B[5]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__1
       (.I0(x_2_reg_894[5]),
        .I1(boxRight_fu_629_p2_carry__0_n_9),
        .O(i__carry__0_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [5]),
        .I1(boxBottom_fu_634_p2_carry__0_n_9),
        .O(i__carry__0_i_3__2_n_3));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_4
       (.I0(B[4]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry__0_i_4__0
       (.I0(B[4]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(\zext_ln1914_cast_reg_886_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(x_2_reg_894[4]),
        .I1(boxRight_fu_629_p2_carry__0_n_10),
        .O(i__carry__0_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [4]),
        .I1(boxBottom_fu_634_p2_carry__0_n_10),
        .O(i__carry__0_i_4__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_1
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxVCoord_loc_1_fu_136_reg[11]),
        .O(\boxVCoord_loc_1_fu_136_reg[11]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_1__0
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxHCoord_loc_1_fu_140_reg[11]),
        .O(\boxHCoord_loc_1_fu_140_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__1
       (.I0(x_2_reg_894[11]),
        .I1(boxRight_fu_629_p2_carry__1_n_7),
        .O(i__carry__1_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [11]),
        .I1(boxBottom_fu_634_p2_carry__1_n_7),
        .O(i__carry__1_i_1__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_2
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxVCoord_loc_1_fu_136_reg[10]),
        .O(\boxVCoord_loc_1_fu_136_reg[11]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_2__0
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxHCoord_loc_1_fu_140_reg[10]),
        .O(\boxHCoord_loc_1_fu_140_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__1
       (.I0(x_2_reg_894[10]),
        .I1(boxRight_fu_629_p2_carry__1_n_8),
        .O(i__carry__1_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [10]),
        .I1(boxBottom_fu_634_p2_carry__1_n_8),
        .O(i__carry__1_i_2__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_3
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxVCoord_loc_1_fu_136_reg[9]),
        .O(\boxVCoord_loc_1_fu_136_reg[11]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_3__0
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxHCoord_loc_1_fu_140_reg[9]),
        .O(\boxHCoord_loc_1_fu_140_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__1
       (.I0(x_2_reg_894[9]),
        .I1(boxRight_fu_629_p2_carry__1_n_9),
        .O(i__carry__1_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [9]),
        .I1(boxBottom_fu_634_p2_carry__1_n_9),
        .O(i__carry__1_i_3__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_4
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxVCoord_loc_1_fu_136_reg[8]),
        .O(\boxVCoord_loc_1_fu_136_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__1_i_4__0
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxHCoord_loc_1_fu_140_reg[8]),
        .O(\boxHCoord_loc_1_fu_140_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__1
       (.I0(x_2_reg_894[8]),
        .I1(boxRight_fu_629_p2_carry__1_n_10),
        .O(i__carry__1_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [8]),
        .I1(boxBottom_fu_634_p2_carry__1_n_10),
        .O(i__carry__1_i_4__2_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    i__carry__2_i_1
       (.I0(boxHCoord_loc_1_fu_140_reg[15]),
        .I1(i__carry_i_6__0_n_3),
        .I2(\boxVCoord[15]_i_2_n_3 ),
        .I3(\boxVCoord[15]_i_3_n_3 ),
        .I4(\boxVCoord[15]_i_4_n_3 ),
        .I5(\boxVCoord[15]_i_5_n_3 ),
        .O(\boxHCoord_loc_1_fu_140_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    i__carry__2_i_1__0
       (.I0(boxVCoord_loc_1_fu_136_reg[15]),
        .I1(i__carry_i_6_n_3),
        .I2(\boxVCoord[15]_i_2_n_3 ),
        .I3(\boxVCoord[15]_i_3_n_3 ),
        .I4(\boxVCoord[15]_i_4_n_3 ),
        .I5(\boxVCoord[15]_i_5_n_3 ),
        .O(\boxVCoord_loc_1_fu_136_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__1
       (.I0(x_2_reg_894[15]),
        .I1(boxRight_fu_629_p2_carry__2_n_7),
        .O(i__carry__2_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [15]),
        .I1(boxBottom_fu_634_p2_carry__2_n_7),
        .O(i__carry__2_i_1__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__2_i_2
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxVCoord_loc_1_fu_136_reg[14]),
        .O(\boxVCoord_loc_1_fu_136_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__2_i_2__0
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxHCoord_loc_1_fu_140_reg[14]),
        .O(\boxHCoord_loc_1_fu_140_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__1
       (.I0(x_2_reg_894[14]),
        .I1(boxRight_fu_629_p2_carry__2_n_8),
        .O(i__carry__2_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [14]),
        .I1(boxBottom_fu_634_p2_carry__2_n_8),
        .O(i__carry__2_i_2__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__2_i_3
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxVCoord_loc_1_fu_136_reg[13]),
        .O(\boxVCoord_loc_1_fu_136_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__2_i_3__0
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxHCoord_loc_1_fu_140_reg[13]),
        .O(\boxHCoord_loc_1_fu_140_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__1
       (.I0(x_2_reg_894[13]),
        .I1(boxRight_fu_629_p2_carry__2_n_9),
        .O(i__carry__2_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [13]),
        .I1(boxBottom_fu_634_p2_carry__2_n_9),
        .O(i__carry__2_i_3__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__2_i_4
       (.I0(i__carry_i_6_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxVCoord_loc_1_fu_136_reg[12]),
        .O(\boxVCoord_loc_1_fu_136_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    i__carry__2_i_4__0
       (.I0(i__carry_i_6__0_n_3),
        .I1(\boxVCoord[15]_i_2_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_4_n_3 ),
        .I4(\boxVCoord[15]_i_5_n_3 ),
        .I5(boxHCoord_loc_1_fu_140_reg[12]),
        .O(\boxHCoord_loc_1_fu_140_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__1
       (.I0(x_2_reg_894[12]),
        .I1(boxRight_fu_629_p2_carry__2_n_10),
        .O(i__carry__2_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(\and_ln1942_reg_977_reg[0]_0 [12]),
        .I1(boxBottom_fu_634_p2_carry__2_n_10),
        .O(i__carry__2_i_4__2_n_3));
  LUT5 #(
    .INIT(32'h00000001)) 
    i__carry_i_1
       (.I0(\boxVCoord[15]_i_5_n_3 ),
        .I1(\boxVCoord[15]_i_4_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .O(DI));
  LUT5 #(
    .INIT(32'h00000001)) 
    i__carry_i_1__0
       (.I0(\boxVCoord[15]_i_5_n_3 ),
        .I1(\boxVCoord[15]_i_4_n_3 ),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .O(\patternId_val_read_reg_465_reg[1] ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(x_2_reg_894[3]),
        .I1(boxRight_fu_629_p2_carry_n_7),
        .O(i__carry_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(\and_ln1942_reg_977_reg[0]_0 [3]),
        .I1(boxBottom_fu_634_p2_carry_n_7),
        .O(i__carry_i_1__4_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(x_fu_132_reg[8]),
        .I1(\SRL_SIG_reg[0]_43 [5]),
        .I2(x_fu_132_reg[6]),
        .I3(\SRL_SIG_reg[0]_43 [3]),
        .I4(\SRL_SIG_reg[0]_43 [4]),
        .I5(x_fu_132_reg[7]),
        .O(i__carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry_i_2__1
       (.I0(B[3]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_1 [3]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry_i_2__2
       (.I0(B[3]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__3
       (.I0(x_2_reg_894[2]),
        .I1(boxRight_fu_629_p2_carry_n_8),
        .O(i__carry_i_2__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__4
       (.I0(\and_ln1942_reg_977_reg[0]_0 [2]),
        .I1(boxBottom_fu_634_p2_carry_n_8),
        .O(i__carry_i_2__4_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(x_fu_132_reg[5]),
        .I1(\SRL_SIG_reg[0]_43 [2]),
        .I2(x_fu_132_reg[3]),
        .I3(\SRL_SIG_reg[0]_43 [0]),
        .I4(\SRL_SIG_reg[0]_43 [1]),
        .I5(x_fu_132_reg[4]),
        .O(i__carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry_i_3__1
       (.I0(B[2]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_1 [2]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry_i_3__2
       (.I0(B[2]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__3
       (.I0(x_2_reg_894[1]),
        .I1(boxRight_fu_629_p2_carry_n_9),
        .O(i__carry_i_3__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__4
       (.I0(\and_ln1942_reg_977_reg[0]_0 [1]),
        .I1(boxBottom_fu_634_p2_carry_n_9),
        .O(i__carry_i_3__4_n_3));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry_i_4__1
       (.I0(B[1]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6_n_3),
        .I5(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    i__carry_i_4__2
       (.I0(B[1]),
        .I1(i__carry_i_7_n_3),
        .I2(\boxVCoord[15]_i_3_n_3 ),
        .I3(\boxVCoord[15]_i_2_n_3 ),
        .I4(i__carry_i_6__0_n_3),
        .I5(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__3
       (.I0(x_2_reg_894[0]),
        .I1(boxRight_fu_629_p2_carry_n_10),
        .O(i__carry_i_4__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__4
       (.I0(\and_ln1942_reg_977_reg[0]_0 [0]),
        .I1(boxBottom_fu_634_p2_carry_n_10),
        .O(i__carry_i_4__4_n_3));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5
       (.I0(B[0]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_0 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_5__0
       (.I0(B[0]),
        .O(\zext_ln1914_cast_reg_886_reg[3]_1 [0]));
  LUT3 #(
    .INIT(8'hC5)) 
    i__carry_i_6
       (.I0(icmp_ln1901_fu_490_p2),
        .I1(icmp_ln1906_fu_501_p2),
        .I2(vDir),
        .O(i__carry_i_6_n_3));
  LUT3 #(
    .INIT(8'hC5)) 
    i__carry_i_6__0
       (.I0(icmp_ln1889_fu_464_p2),
        .I1(icmp_ln1894_fu_475_p2),
        .I2(hDir),
        .O(i__carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    i__carry_i_7
       (.I0(\boxVCoord[15]_i_5_n_3 ),
        .I1(i__carry_i_8_n_3),
        .I2(icmp_ln774_fu_434_p2),
        .I3(\and_ln1942_reg_977_reg[0]_0 [6]),
        .I4(\boxVCoord[15]_i_9_n_3 ),
        .I5(\boxVCoord[15]_i_8_n_3 ),
        .O(i__carry_i_7_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_8
       (.I0(out[1]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [0]),
        .O(i__carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1889_fu_464_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1889_fu_464_p2_carry_n_3,icmp_ln1889_fu_464_p2_carry_n_4,icmp_ln1889_fu_464_p2_carry_n_5,icmp_ln1889_fu_464_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1889_fu_464_p2_carry_i_1_n_3,icmp_ln1889_fu_464_p2_carry_i_2_n_3,icmp_ln1889_fu_464_p2_carry_i_3_n_3,icmp_ln1889_fu_464_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1889_fu_464_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1889_fu_464_p2_carry_i_5_n_3,icmp_ln1889_fu_464_p2_carry_i_6_n_3,icmp_ln1889_fu_464_p2_carry_i_7_n_3,icmp_ln1889_fu_464_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1889_fu_464_p2_carry__0
       (.CI(icmp_ln1889_fu_464_p2_carry_n_3),
        .CO({icmp_ln1889_fu_464_p2,icmp_ln1889_fu_464_p2_carry__0_n_4,icmp_ln1889_fu_464_p2_carry__0_n_5,icmp_ln1889_fu_464_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1889_fu_464_p2_carry__0_i_1_n_3,icmp_ln1889_fu_464_p2_carry__0_i_2_n_3,icmp_ln1889_fu_464_p2_carry__0_i_3_n_3,icmp_ln1889_fu_464_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1889_fu_464_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1889_fu_464_p2_carry__0_i_5_n_3,icmp_ln1889_fu_464_p2_carry__0_i_6_n_3,icmp_ln1889_fu_464_p2_carry__0_i_7_n_3,icmp_ln1889_fu_464_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry__0_i_1
       (.I0(boxHCoord_loc_1_fu_140_reg[15]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[15]),
        .I2(boxHCoord_loc_1_fu_140_reg[14]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[14]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry__0_i_2
       (.I0(boxHCoord_loc_1_fu_140_reg[13]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[13]),
        .I2(boxHCoord_loc_1_fu_140_reg[12]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[12]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry__0_i_3
       (.I0(boxHCoord_loc_1_fu_140_reg[11]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[11]),
        .I2(boxHCoord_loc_1_fu_140_reg[10]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[10]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry__0_i_4
       (.I0(boxHCoord_loc_1_fu_140_reg[9]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[9]),
        .I2(boxHCoord_loc_1_fu_140_reg[8]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[8]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry__0_i_5
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[15]),
        .I1(boxHCoord_loc_1_fu_140_reg[15]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[14]),
        .I3(boxHCoord_loc_1_fu_140_reg[14]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry__0_i_6
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[13]),
        .I1(boxHCoord_loc_1_fu_140_reg[13]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[12]),
        .I3(boxHCoord_loc_1_fu_140_reg[12]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry__0_i_7
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[11]),
        .I1(boxHCoord_loc_1_fu_140_reg[11]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[10]),
        .I3(boxHCoord_loc_1_fu_140_reg[10]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry__0_i_8
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[9]),
        .I1(boxHCoord_loc_1_fu_140_reg[9]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[8]),
        .I3(boxHCoord_loc_1_fu_140_reg[8]),
        .O(icmp_ln1889_fu_464_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry_i_1
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[7]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[6]),
        .O(icmp_ln1889_fu_464_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry_i_2
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[5]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[4]),
        .O(icmp_ln1889_fu_464_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry_i_3
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[3]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[2]),
        .O(icmp_ln1889_fu_464_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1889_fu_464_p2_carry_i_4
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I1(icmp_ln1889_fu_464_p2_carry__0_0[1]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I3(icmp_ln1889_fu_464_p2_carry__0_0[0]),
        .O(icmp_ln1889_fu_464_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry_i_5
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[7]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[6]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(icmp_ln1889_fu_464_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry_i_6
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[5]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[4]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(icmp_ln1889_fu_464_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry_i_7
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[3]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[2]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(icmp_ln1889_fu_464_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1889_fu_464_p2_carry_i_8
       (.I0(icmp_ln1889_fu_464_p2_carry__0_0[1]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I2(icmp_ln1889_fu_464_p2_carry__0_0[0]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .O(icmp_ln1889_fu_464_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1894_fu_475_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1894_fu_475_p2_carry_n_3,icmp_ln1894_fu_475_p2_carry_n_4,icmp_ln1894_fu_475_p2_carry_n_5,icmp_ln1894_fu_475_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1894_fu_475_p2_carry_i_1_n_3,icmp_ln1894_fu_475_p2_carry_i_2_n_3,icmp_ln1894_fu_475_p2_carry_i_3_n_3,icmp_ln1894_fu_475_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1894_fu_475_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1894_fu_475_p2_carry_i_5_n_3,icmp_ln1894_fu_475_p2_carry_i_6_n_3,icmp_ln1894_fu_475_p2_carry_i_7_n_3,icmp_ln1894_fu_475_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1894_fu_475_p2_carry__0
       (.CI(icmp_ln1894_fu_475_p2_carry_n_3),
        .CO({icmp_ln1894_fu_475_p2,icmp_ln1894_fu_475_p2_carry__0_n_4,icmp_ln1894_fu_475_p2_carry__0_n_5,icmp_ln1894_fu_475_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1894_fu_475_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1894_fu_475_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1894_fu_475_p2_carry__0_i_2_n_3,icmp_ln1894_fu_475_p2_carry__0_i_3_n_3,icmp_ln1894_fu_475_p2_carry__0_i_4_n_3,icmp_ln1894_fu_475_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1894_fu_475_p2_carry__0_i_1
       (.I0(boxHCoord_loc_1_fu_140_reg[9]),
        .I1(zext_ln1914_1_cast_reg_880[8]),
        .I2(boxHCoord_loc_1_fu_140_reg[8]),
        .O(icmp_ln1894_fu_475_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1894_fu_475_p2_carry__0_i_2
       (.I0(boxHCoord_loc_1_fu_140_reg[15]),
        .I1(boxHCoord_loc_1_fu_140_reg[14]),
        .O(icmp_ln1894_fu_475_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1894_fu_475_p2_carry__0_i_3
       (.I0(boxHCoord_loc_1_fu_140_reg[12]),
        .I1(boxHCoord_loc_1_fu_140_reg[13]),
        .O(icmp_ln1894_fu_475_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1894_fu_475_p2_carry__0_i_4
       (.I0(boxHCoord_loc_1_fu_140_reg[10]),
        .I1(boxHCoord_loc_1_fu_140_reg[11]),
        .O(icmp_ln1894_fu_475_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1894_fu_475_p2_carry__0_i_5
       (.I0(boxHCoord_loc_1_fu_140_reg[9]),
        .I1(boxHCoord_loc_1_fu_140_reg[8]),
        .I2(zext_ln1914_1_cast_reg_880[8]),
        .O(icmp_ln1894_fu_475_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1894_fu_475_p2_carry_i_1
       (.I0(zext_ln1914_1_cast_reg_880[7]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I2(zext_ln1914_1_cast_reg_880[6]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(icmp_ln1894_fu_475_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1894_fu_475_p2_carry_i_2
       (.I0(zext_ln1914_1_cast_reg_880[5]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I2(zext_ln1914_1_cast_reg_880[4]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(icmp_ln1894_fu_475_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1894_fu_475_p2_carry_i_3
       (.I0(zext_ln1914_1_cast_reg_880[3]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I2(zext_ln1914_1_cast_reg_880[2]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(icmp_ln1894_fu_475_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1894_fu_475_p2_carry_i_4
       (.I0(zext_ln1914_1_cast_reg_880[1]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .O(icmp_ln1894_fu_475_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1894_fu_475_p2_carry_i_5
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I1(zext_ln1914_1_cast_reg_880[7]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .I3(zext_ln1914_1_cast_reg_880[6]),
        .O(icmp_ln1894_fu_475_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1894_fu_475_p2_carry_i_6
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I1(zext_ln1914_1_cast_reg_880[5]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .I3(zext_ln1914_1_cast_reg_880[4]),
        .O(icmp_ln1894_fu_475_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1894_fu_475_p2_carry_i_7
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I1(zext_ln1914_1_cast_reg_880[3]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .I3(zext_ln1914_1_cast_reg_880[2]),
        .O(icmp_ln1894_fu_475_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1894_fu_475_p2_carry_i_8
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I2(zext_ln1914_1_cast_reg_880[1]),
        .O(icmp_ln1894_fu_475_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1901_fu_490_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1901_fu_490_p2_carry_n_3,icmp_ln1901_fu_490_p2_carry_n_4,icmp_ln1901_fu_490_p2_carry_n_5,icmp_ln1901_fu_490_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1901_fu_490_p2_carry_i_1_n_3,icmp_ln1901_fu_490_p2_carry_i_2_n_3,icmp_ln1901_fu_490_p2_carry_i_3_n_3,icmp_ln1901_fu_490_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1901_fu_490_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1901_fu_490_p2_carry_i_5_n_3,icmp_ln1901_fu_490_p2_carry_i_6_n_3,icmp_ln1901_fu_490_p2_carry_i_7_n_3,icmp_ln1901_fu_490_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1901_fu_490_p2_carry__0
       (.CI(icmp_ln1901_fu_490_p2_carry_n_3),
        .CO({icmp_ln1901_fu_490_p2,icmp_ln1901_fu_490_p2_carry__0_n_4,icmp_ln1901_fu_490_p2_carry__0_n_5,icmp_ln1901_fu_490_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1901_fu_490_p2_carry__0_i_1_n_3,icmp_ln1901_fu_490_p2_carry__0_i_2_n_3,icmp_ln1901_fu_490_p2_carry__0_i_3_n_3,icmp_ln1901_fu_490_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1901_fu_490_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1901_fu_490_p2_carry__0_i_5_n_3,icmp_ln1901_fu_490_p2_carry__0_i_6_n_3,icmp_ln1901_fu_490_p2_carry__0_i_7_n_3,icmp_ln1901_fu_490_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry__0_i_1
       (.I0(boxVCoord_loc_1_fu_136_reg[15]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[15]),
        .I2(boxVCoord_loc_1_fu_136_reg[14]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[14]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry__0_i_2
       (.I0(boxVCoord_loc_1_fu_136_reg[13]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[13]),
        .I2(boxVCoord_loc_1_fu_136_reg[12]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[12]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry__0_i_3
       (.I0(boxVCoord_loc_1_fu_136_reg[11]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[11]),
        .I2(boxVCoord_loc_1_fu_136_reg[10]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[10]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry__0_i_4
       (.I0(boxVCoord_loc_1_fu_136_reg[9]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[9]),
        .I2(boxVCoord_loc_1_fu_136_reg[8]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[8]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry__0_i_5
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[15]),
        .I1(boxVCoord_loc_1_fu_136_reg[15]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[14]),
        .I3(boxVCoord_loc_1_fu_136_reg[14]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry__0_i_6
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[13]),
        .I1(boxVCoord_loc_1_fu_136_reg[13]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[12]),
        .I3(boxVCoord_loc_1_fu_136_reg[12]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry__0_i_7
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[11]),
        .I1(boxVCoord_loc_1_fu_136_reg[11]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[10]),
        .I3(boxVCoord_loc_1_fu_136_reg[10]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry__0_i_8
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[9]),
        .I1(boxVCoord_loc_1_fu_136_reg[9]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[8]),
        .I3(boxVCoord_loc_1_fu_136_reg[8]),
        .O(icmp_ln1901_fu_490_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry_i_1
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[7]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[6]),
        .O(icmp_ln1901_fu_490_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry_i_2
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[5]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[4]),
        .O(icmp_ln1901_fu_490_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry_i_3
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[3]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[2]),
        .O(icmp_ln1901_fu_490_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1901_fu_490_p2_carry_i_4
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .I1(icmp_ln1901_fu_490_p2_carry__0_0[1]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .I3(icmp_ln1901_fu_490_p2_carry__0_0[0]),
        .O(icmp_ln1901_fu_490_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry_i_5
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[7]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[6]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .O(icmp_ln1901_fu_490_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry_i_6
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[5]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[4]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .O(icmp_ln1901_fu_490_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry_i_7
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[3]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[2]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .O(icmp_ln1901_fu_490_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1901_fu_490_p2_carry_i_8
       (.I0(icmp_ln1901_fu_490_p2_carry__0_0[1]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .I2(icmp_ln1901_fu_490_p2_carry__0_0[0]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .O(icmp_ln1901_fu_490_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1906_fu_501_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1906_fu_501_p2_carry_n_3,icmp_ln1906_fu_501_p2_carry_n_4,icmp_ln1906_fu_501_p2_carry_n_5,icmp_ln1906_fu_501_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1906_fu_501_p2_carry_i_1_n_3,icmp_ln1906_fu_501_p2_carry_i_2_n_3,icmp_ln1906_fu_501_p2_carry_i_3_n_3,icmp_ln1906_fu_501_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1906_fu_501_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1906_fu_501_p2_carry_i_5_n_3,icmp_ln1906_fu_501_p2_carry_i_6_n_3,icmp_ln1906_fu_501_p2_carry_i_7_n_3,icmp_ln1906_fu_501_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1906_fu_501_p2_carry__0
       (.CI(icmp_ln1906_fu_501_p2_carry_n_3),
        .CO({icmp_ln1906_fu_501_p2,icmp_ln1906_fu_501_p2_carry__0_n_4,icmp_ln1906_fu_501_p2_carry__0_n_5,icmp_ln1906_fu_501_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1906_fu_501_p2_carry__0_i_1_n_3}),
        .O(NLW_icmp_ln1906_fu_501_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1906_fu_501_p2_carry__0_i_2_n_3,icmp_ln1906_fu_501_p2_carry__0_i_3_n_3,icmp_ln1906_fu_501_p2_carry__0_i_4_n_3,icmp_ln1906_fu_501_p2_carry__0_i_5_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1906_fu_501_p2_carry__0_i_1
       (.I0(boxVCoord_loc_1_fu_136_reg[9]),
        .I1(zext_ln1914_1_cast_reg_880[8]),
        .I2(boxVCoord_loc_1_fu_136_reg[8]),
        .O(icmp_ln1906_fu_501_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1906_fu_501_p2_carry__0_i_2
       (.I0(boxVCoord_loc_1_fu_136_reg[15]),
        .I1(boxVCoord_loc_1_fu_136_reg[14]),
        .O(icmp_ln1906_fu_501_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1906_fu_501_p2_carry__0_i_3
       (.I0(boxVCoord_loc_1_fu_136_reg[12]),
        .I1(boxVCoord_loc_1_fu_136_reg[13]),
        .O(icmp_ln1906_fu_501_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1906_fu_501_p2_carry__0_i_4
       (.I0(boxVCoord_loc_1_fu_136_reg[10]),
        .I1(boxVCoord_loc_1_fu_136_reg[11]),
        .O(icmp_ln1906_fu_501_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1906_fu_501_p2_carry__0_i_5
       (.I0(boxVCoord_loc_1_fu_136_reg[9]),
        .I1(zext_ln1914_1_cast_reg_880[8]),
        .I2(boxVCoord_loc_1_fu_136_reg[8]),
        .O(icmp_ln1906_fu_501_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1906_fu_501_p2_carry_i_1
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .I1(zext_ln1914_1_cast_reg_880[7]),
        .I2(zext_ln1914_1_cast_reg_880[6]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .O(icmp_ln1906_fu_501_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1906_fu_501_p2_carry_i_2
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .I1(zext_ln1914_1_cast_reg_880[5]),
        .I2(zext_ln1914_1_cast_reg_880[4]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .O(icmp_ln1906_fu_501_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1906_fu_501_p2_carry_i_3
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .I1(zext_ln1914_1_cast_reg_880[3]),
        .I2(zext_ln1914_1_cast_reg_880[2]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .O(icmp_ln1906_fu_501_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1906_fu_501_p2_carry_i_4
       (.I0(zext_ln1914_1_cast_reg_880[1]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .O(icmp_ln1906_fu_501_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1906_fu_501_p2_carry_i_5
       (.I0(zext_ln1914_1_cast_reg_880[7]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .I2(zext_ln1914_1_cast_reg_880[6]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .O(icmp_ln1906_fu_501_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1906_fu_501_p2_carry_i_6
       (.I0(zext_ln1914_1_cast_reg_880[5]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .I2(zext_ln1914_1_cast_reg_880[4]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .O(icmp_ln1906_fu_501_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1906_fu_501_p2_carry_i_7
       (.I0(zext_ln1914_1_cast_reg_880[3]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .I2(zext_ln1914_1_cast_reg_880[2]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .O(icmp_ln1906_fu_501_p2_carry_i_7_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1906_fu_501_p2_carry_i_8
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .I1(zext_ln1914_1_cast_reg_880[1]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .O(icmp_ln1906_fu_501_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1932_fu_639_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1932_fu_639_p2_carry_n_3,icmp_ln1932_fu_639_p2_carry_n_4,icmp_ln1932_fu_639_p2_carry_n_5,icmp_ln1932_fu_639_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1932_fu_639_p2_carry_i_1_n_3,icmp_ln1932_fu_639_p2_carry_i_2_n_3,icmp_ln1932_fu_639_p2_carry_i_3_n_3,icmp_ln1932_fu_639_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1932_fu_639_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1932_fu_639_p2_carry_i_5_n_3,icmp_ln1932_fu_639_p2_carry_i_6_n_3,icmp_ln1932_fu_639_p2_carry_i_7_n_3,icmp_ln1932_fu_639_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1932_fu_639_p2_carry__0
       (.CI(icmp_ln1932_fu_639_p2_carry_n_3),
        .CO({icmp_ln1932_fu_639_p2,icmp_ln1932_fu_639_p2_carry__0_n_4,icmp_ln1932_fu_639_p2_carry__0_n_5,icmp_ln1932_fu_639_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1932_fu_639_p2_carry__0_i_1_n_3,icmp_ln1932_fu_639_p2_carry__0_i_2_n_3,icmp_ln1932_fu_639_p2_carry__0_i_3_n_3,icmp_ln1932_fu_639_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1932_fu_639_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1932_fu_639_p2_carry__0_i_5_n_3,icmp_ln1932_fu_639_p2_carry__0_i_6_n_3,icmp_ln1932_fu_639_p2_carry__0_i_7_n_3,icmp_ln1932_fu_639_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_1
       (.I0(boxVCoord_loc_1_fu_136_reg[15]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [15]),
        .I2(boxVCoord_loc_1_fu_136_reg[14]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [14]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_2
       (.I0(boxVCoord_loc_1_fu_136_reg[13]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [13]),
        .I2(boxVCoord_loc_1_fu_136_reg[12]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [12]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_3
       (.I0(boxVCoord_loc_1_fu_136_reg[11]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [11]),
        .I2(boxVCoord_loc_1_fu_136_reg[10]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [10]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry__0_i_4
       (.I0(boxVCoord_loc_1_fu_136_reg[9]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [9]),
        .I2(boxVCoord_loc_1_fu_136_reg[8]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [8]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_5
       (.I0(\and_ln1942_reg_977_reg[0]_0 [15]),
        .I1(boxVCoord_loc_1_fu_136_reg[15]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [14]),
        .I3(boxVCoord_loc_1_fu_136_reg[14]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_6
       (.I0(\and_ln1942_reg_977_reg[0]_0 [13]),
        .I1(boxVCoord_loc_1_fu_136_reg[13]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [12]),
        .I3(boxVCoord_loc_1_fu_136_reg[12]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_7
       (.I0(\and_ln1942_reg_977_reg[0]_0 [11]),
        .I1(boxVCoord_loc_1_fu_136_reg[11]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [10]),
        .I3(boxVCoord_loc_1_fu_136_reg[10]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry__0_i_8
       (.I0(\and_ln1942_reg_977_reg[0]_0 [9]),
        .I1(boxVCoord_loc_1_fu_136_reg[9]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [8]),
        .I3(boxVCoord_loc_1_fu_136_reg[8]),
        .O(icmp_ln1932_fu_639_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_1
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [7]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [6]),
        .O(icmp_ln1932_fu_639_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_2
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [5]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [4]),
        .O(icmp_ln1932_fu_639_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_3
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [3]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [2]),
        .O(icmp_ln1932_fu_639_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1932_fu_639_p2_carry_i_4
       (.I0(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [1]),
        .I2(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [0]),
        .O(icmp_ln1932_fu_639_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_5
       (.I0(\and_ln1942_reg_977_reg[0]_0 [7]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [7]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [6]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [6]),
        .O(icmp_ln1932_fu_639_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_6
       (.I0(\and_ln1942_reg_977_reg[0]_0 [5]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [5]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [4]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [4]),
        .O(icmp_ln1932_fu_639_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_7
       (.I0(\and_ln1942_reg_977_reg[0]_0 [3]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [3]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [2]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [2]),
        .O(icmp_ln1932_fu_639_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1932_fu_639_p2_carry_i_8
       (.I0(\and_ln1942_reg_977_reg[0]_0 [1]),
        .I1(\boxVCoord_loc_1_fu_136_reg[7]_0 [1]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [0]),
        .I3(\boxVCoord_loc_1_fu_136_reg[7]_0 [0]),
        .O(icmp_ln1932_fu_639_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1937_fu_655_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1937_fu_655_p2_carry_n_3,icmp_ln1937_fu_655_p2_carry_n_4,icmp_ln1937_fu_655_p2_carry_n_5,icmp_ln1937_fu_655_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1937_fu_655_p2_carry_i_1_n_3,icmp_ln1937_fu_655_p2_carry_i_2_n_3,icmp_ln1937_fu_655_p2_carry_i_3_n_3,icmp_ln1937_fu_655_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln1937_fu_655_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1937_fu_655_p2_carry_i_5_n_3,icmp_ln1937_fu_655_p2_carry_i_6_n_3,icmp_ln1937_fu_655_p2_carry_i_7_n_3,icmp_ln1937_fu_655_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln1937_fu_655_p2_carry__0
       (.CI(icmp_ln1937_fu_655_p2_carry_n_3),
        .CO({icmp_ln1937_fu_655_p2,icmp_ln1937_fu_655_p2_carry__0_n_4,icmp_ln1937_fu_655_p2_carry__0_n_5,icmp_ln1937_fu_655_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln1937_fu_655_p2_carry__0_i_1_n_3,icmp_ln1937_fu_655_p2_carry__0_i_2_n_3,icmp_ln1937_fu_655_p2_carry__0_i_3_n_3,icmp_ln1937_fu_655_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln1937_fu_655_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1937_fu_655_p2_carry__0_i_5_n_3,icmp_ln1937_fu_655_p2_carry__0_i_6_n_3,icmp_ln1937_fu_655_p2_carry__0_i_7_n_3,icmp_ln1937_fu_655_p2_carry__0_i_8_n_3}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_1
       (.I0(boxHCoord_loc_1_fu_140_reg[15]),
        .I1(x_2_reg_894[15]),
        .I2(boxHCoord_loc_1_fu_140_reg[14]),
        .I3(x_2_reg_894[14]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_2
       (.I0(boxHCoord_loc_1_fu_140_reg[13]),
        .I1(x_2_reg_894[13]),
        .I2(boxHCoord_loc_1_fu_140_reg[12]),
        .I3(x_2_reg_894[12]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_3
       (.I0(boxHCoord_loc_1_fu_140_reg[11]),
        .I1(x_2_reg_894[11]),
        .I2(boxHCoord_loc_1_fu_140_reg[10]),
        .I3(x_2_reg_894[10]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry__0_i_4
       (.I0(boxHCoord_loc_1_fu_140_reg[9]),
        .I1(x_2_reg_894[9]),
        .I2(boxHCoord_loc_1_fu_140_reg[8]),
        .I3(x_2_reg_894[8]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_5
       (.I0(x_2_reg_894[15]),
        .I1(boxHCoord_loc_1_fu_140_reg[15]),
        .I2(x_2_reg_894[14]),
        .I3(boxHCoord_loc_1_fu_140_reg[14]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_6
       (.I0(x_2_reg_894[13]),
        .I1(boxHCoord_loc_1_fu_140_reg[13]),
        .I2(x_2_reg_894[12]),
        .I3(boxHCoord_loc_1_fu_140_reg[12]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_7
       (.I0(x_2_reg_894[11]),
        .I1(boxHCoord_loc_1_fu_140_reg[11]),
        .I2(x_2_reg_894[10]),
        .I3(boxHCoord_loc_1_fu_140_reg[10]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry__0_i_8
       (.I0(x_2_reg_894[9]),
        .I1(boxHCoord_loc_1_fu_140_reg[9]),
        .I2(x_2_reg_894[8]),
        .I3(boxHCoord_loc_1_fu_140_reg[8]),
        .O(icmp_ln1937_fu_655_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_1
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I1(x_2_reg_894[7]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .I3(x_2_reg_894[6]),
        .O(icmp_ln1937_fu_655_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_2
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I1(x_2_reg_894[5]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .I3(x_2_reg_894[4]),
        .O(icmp_ln1937_fu_655_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_3
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I1(x_2_reg_894[3]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .I3(x_2_reg_894[2]),
        .O(icmp_ln1937_fu_655_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1937_fu_655_p2_carry_i_4
       (.I0(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I1(x_2_reg_894[1]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I3(x_2_reg_894[0]),
        .O(icmp_ln1937_fu_655_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_5
       (.I0(x_2_reg_894[7]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [7]),
        .I2(x_2_reg_894[6]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [6]),
        .O(icmp_ln1937_fu_655_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_6
       (.I0(x_2_reg_894[5]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [5]),
        .I2(x_2_reg_894[4]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [4]),
        .O(icmp_ln1937_fu_655_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_7
       (.I0(x_2_reg_894[3]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [3]),
        .I2(x_2_reg_894[2]),
        .I3(\boxHCoord_loc_1_fu_140_reg[7]_0 [2]),
        .O(icmp_ln1937_fu_655_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1937_fu_655_p2_carry_i_8
       (.I0(x_2_reg_894[1]),
        .I1(\boxHCoord_loc_1_fu_140_reg[7]_0 [1]),
        .I2(\boxHCoord_loc_1_fu_140_reg[7]_0 [0]),
        .I3(x_2_reg_894[0]),
        .O(icmp_ln1937_fu_655_p2_carry_i_8_n_3));
  CARRY4 icmp_ln1963_fu_570_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1963_fu_570_p2_carry_n_3,icmp_ln1963_fu_570_p2_carry_n_4,icmp_ln1963_fu_570_p2_carry_n_5,icmp_ln1963_fu_570_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1963_fu_570_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1963_fu_570_p2_carry_i_1_n_3,icmp_ln1963_fu_570_p2_carry_i_2_n_3,icmp_ln1963_fu_570_p2_carry_i_3_n_3,icmp_ln1963_fu_570_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln1963_fu_570_p2_carry__0
       (.CI(icmp_ln1963_fu_570_p2_carry_n_3),
        .CO({NLW_icmp_ln1963_fu_570_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1963_fu_570_p2,icmp_ln1963_fu_570_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1963_fu_570_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1963_fu_570_p2_carry__0_i_1_n_3,icmp_ln1963_fu_570_p2_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1963_fu_570_p2_carry__0_i_1
       (.I0(icmp_ln1963_fu_570_p2_carry__0_0[15]),
        .I1(x_fu_132_reg[15]),
        .O(icmp_ln1963_fu_570_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_570_p2_carry__0_i_2
       (.I0(icmp_ln1963_fu_570_p2_carry__0_0[14]),
        .I1(x_fu_132_reg[14]),
        .I2(x_fu_132_reg[12]),
        .I3(icmp_ln1963_fu_570_p2_carry__0_0[12]),
        .I4(x_fu_132_reg[13]),
        .I5(icmp_ln1963_fu_570_p2_carry__0_0[13]),
        .O(icmp_ln1963_fu_570_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_570_p2_carry_i_1
       (.I0(icmp_ln1963_fu_570_p2_carry__0_0[11]),
        .I1(out[5]),
        .I2(out[4]),
        .I3(icmp_ln1963_fu_570_p2_carry__0_0[10]),
        .I4(out[3]),
        .I5(icmp_ln1963_fu_570_p2_carry__0_0[9]),
        .O(icmp_ln1963_fu_570_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_570_p2_carry_i_2
       (.I0(x_fu_132_reg[6]),
        .I1(icmp_ln1963_fu_570_p2_carry__0_0[6]),
        .I2(x_fu_132_reg[7]),
        .I3(icmp_ln1963_fu_570_p2_carry__0_0[7]),
        .I4(icmp_ln1963_fu_570_p2_carry__0_0[8]),
        .I5(x_fu_132_reg[8]),
        .O(icmp_ln1963_fu_570_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_570_p2_carry_i_3
       (.I0(x_fu_132_reg[3]),
        .I1(icmp_ln1963_fu_570_p2_carry__0_0[3]),
        .I2(x_fu_132_reg[4]),
        .I3(icmp_ln1963_fu_570_p2_carry__0_0[4]),
        .I4(icmp_ln1963_fu_570_p2_carry__0_0[5]),
        .I5(x_fu_132_reg[5]),
        .O(icmp_ln1963_fu_570_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1963_fu_570_p2_carry_i_4
       (.I0(icmp_ln1963_fu_570_p2_carry__0_0[2]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(icmp_ln1963_fu_570_p2_carry__0_0[0]),
        .I4(out[1]),
        .I5(icmp_ln1963_fu_570_p2_carry__0_0[1]),
        .O(icmp_ln1963_fu_570_p2_carry_i_4_n_3));
  CARRY4 \icmp_ln774_fu_434_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln774_fu_434_p2_inferred__0/i__carry_n_3 ,\icmp_ln774_fu_434_p2_inferred__0/i__carry_n_4 ,\icmp_ln774_fu_434_p2_inferred__0/i__carry_n_5 ,\icmp_ln774_fu_434_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln774_fu_434_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({S[1],i__carry_i_2_n_3,i__carry_i_3_n_3,S[0]}));
  CARRY4 \icmp_ln774_fu_434_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln774_fu_434_p2_inferred__0/i__carry_n_3 ),
        .CO({\NLW_icmp_ln774_fu_434_p2_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],icmp_ln774_fu_434_p2,\icmp_ln774_fu_434_p2_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln774_fu_434_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__1_n_3,i__carry__0_i_2_n_3}));
  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    \icmp_ln774_reg_910[0]_i_1 
       (.I0(ovrlayYUV_full_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(bckgndYUV_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln774_reg_910_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .Q(\icmp_ln774_reg_910_pp0_iter2_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln774_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln774_fu_434_p2),
        .Q(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hAA9AAAAA)) 
    \mOutPtr[4]_i_1 
       (.I0(push_1),
        .I1(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(\ap_CS_fsm_reg[2]_0 [3]),
        .O(\icmp_ln774_reg_910_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \mOutPtr[4]_i_3 
       (.I0(push_1),
        .I1(\icmp_ln774_reg_910_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(flow_control_loop_pipe_sequential_init_U_n_4),
        .I4(\ap_CS_fsm_reg[2]_0 [3]),
        .O(mOutPtr16_out));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3__0 
       (.I0(push),
        .I1(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .O(mOutPtr16_out_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1963_reg_947[0]_i_1 
       (.I0(icmp_ln1963_fu_570_p2),
        .I1(cmp2_i_reg_560),
        .O(or_ln1963_fu_575_p2));
  FDRE \or_ln1963_reg_947_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1963_reg_947),
        .Q(or_ln1963_reg_947_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_ln1963_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1963_fu_575_p2),
        .Q(or_ln1963_reg_947),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [8]),
        .Q(pixIn_5_reg_963[0]),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [9]),
        .Q(pixIn_5_reg_963[1]),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [10]),
        .Q(pixIn_5_reg_963[2]),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [11]),
        .Q(pixIn_5_reg_963[3]),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [12]),
        .Q(pixIn_5_reg_963[4]),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [13]),
        .Q(pixIn_5_reg_963[5]),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [14]),
        .Q(pixIn_5_reg_963[6]),
        .R(1'b0));
  FDRE \pixIn_5_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [15]),
        .Q(pixIn_5_reg_963[7]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [16]),
        .Q(pixIn_6_reg_970[0]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [17]),
        .Q(pixIn_6_reg_970[1]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [18]),
        .Q(pixIn_6_reg_970[2]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [19]),
        .Q(pixIn_6_reg_970[3]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [20]),
        .Q(pixIn_6_reg_970[4]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [21]),
        .Q(pixIn_6_reg_970[5]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [22]),
        .Q(pixIn_6_reg_970[6]),
        .R(1'b0));
  FDRE \pixIn_6_reg_970_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [23]),
        .Q(pixIn_6_reg_970[7]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [0]),
        .Q(pixIn_reg_956[0]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [1]),
        .Q(pixIn_reg_956[1]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [2]),
        .Q(pixIn_reg_956[2]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [3]),
        .Q(pixIn_reg_956[3]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [4]),
        .Q(pixIn_reg_956[4]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [5]),
        .Q(pixIn_reg_956[5]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [6]),
        .Q(pixIn_reg_956[6]),
        .R(1'b0));
  FDRE \pixIn_reg_956_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_6_reg_970_reg[7]_0 [7]),
        .Q(pixIn_reg_956[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCC2ECC)) 
    \vDir[0]_i_1 
       (.I0(icmp_ln1901_fu_490_p2),
        .I1(vDir),
        .I2(icmp_ln1906_fu_501_p2),
        .I3(ap_condition_226),
        .I4(i__carry_i_7_n_3),
        .I5(\vDir[0]_i_2_n_3 ),
        .O(\vDir[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vDir[0]_i_2 
       (.I0(\boxVCoord[15]_i_3_n_3 ),
        .I1(\vDir[0]_i_3_n_3 ),
        .I2(\vDir[0]_i_4_n_3 ),
        .I3(\vDir[0]_i_5_n_3 ),
        .I4(\boxVCoord[15]_i_6_n_3 ),
        .O(\vDir[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vDir[0]_i_3 
       (.I0(\and_ln1942_reg_977_reg[0]_0 [12]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [4]),
        .I2(x_fu_132_reg[4]),
        .I3(out[0]),
        .O(\vDir[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vDir[0]_i_4 
       (.I0(\and_ln1942_reg_977_reg[0]_0 [10]),
        .I1(\and_ln1942_reg_977_reg[0]_0 [9]),
        .I2(out[3]),
        .I3(x_fu_132_reg[6]),
        .O(\vDir[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vDir[0]_i_5 
       (.I0(\and_ln1942_reg_977_reg[0]_0 [7]),
        .I1(x_fu_132_reg[13]),
        .I2(\and_ln1942_reg_977_reg[0]_0 [15]),
        .I3(\and_ln1942_reg_977_reg[0]_0 [14]),
        .O(\vDir[0]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \vDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vDir[0]_i_1_n_3 ),
        .Q(vDir),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[0]),
        .Q(x_2_reg_894[0]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[4]),
        .Q(x_2_reg_894[10]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[5]),
        .Q(x_2_reg_894[11]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[12]),
        .Q(x_2_reg_894[12]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[13]),
        .Q(x_2_reg_894[13]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[14]),
        .Q(x_2_reg_894[14]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[15]),
        .Q(x_2_reg_894[15]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[1]),
        .Q(x_2_reg_894[1]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[2]),
        .Q(x_2_reg_894[2]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[3]),
        .Q(x_2_reg_894[3]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[4]),
        .Q(x_2_reg_894[4]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[5]),
        .Q(x_2_reg_894[5]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[6]),
        .Q(x_2_reg_894[6]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[7]),
        .Q(x_2_reg_894[7]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_fu_132_reg[8]),
        .Q(x_2_reg_894[8]),
        .R(1'b0));
  FDRE \x_2_reg_894_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out[3]),
        .Q(x_2_reg_894[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_132[0]_i_2 
       (.I0(ap_condition_226),
        .I1(icmp_ln774_fu_434_p2),
        .O(x_fu_132));
  LUT1 #(
    .INIT(2'h1)) 
    \x_fu_132[0]_i_5 
       (.I0(out[0]),
        .O(\x_fu_132[0]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[0]_i_3_n_10 ),
        .Q(out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_132_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\x_fu_132_reg[0]_i_3_n_3 ,\x_fu_132_reg[0]_i_3_n_4 ,\x_fu_132_reg[0]_i_3_n_5 ,\x_fu_132_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\x_fu_132_reg[0]_i_3_n_7 ,\x_fu_132_reg[0]_i_3_n_8 ,\x_fu_132_reg[0]_i_3_n_9 ,\x_fu_132_reg[0]_i_3_n_10 }),
        .S({x_fu_132_reg[3],out[2:1],\x_fu_132[0]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[8]_i_1_n_8 ),
        .Q(out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[8]_i_1_n_7 ),
        .Q(out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[12]_i_1_n_10 ),
        .Q(x_fu_132_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_132_reg[12]_i_1 
       (.CI(\x_fu_132_reg[8]_i_1_n_3 ),
        .CO({\NLW_x_fu_132_reg[12]_i_1_CO_UNCONNECTED [3],\x_fu_132_reg[12]_i_1_n_4 ,\x_fu_132_reg[12]_i_1_n_5 ,\x_fu_132_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_132_reg[12]_i_1_n_7 ,\x_fu_132_reg[12]_i_1_n_8 ,\x_fu_132_reg[12]_i_1_n_9 ,\x_fu_132_reg[12]_i_1_n_10 }),
        .S(x_fu_132_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[12]_i_1_n_9 ),
        .Q(x_fu_132_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[12]_i_1_n_8 ),
        .Q(x_fu_132_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[12]_i_1_n_7 ),
        .Q(x_fu_132_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[0]_i_3_n_9 ),
        .Q(out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[0]_i_3_n_8 ),
        .Q(out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[0]_i_3_n_7 ),
        .Q(x_fu_132_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[4]_i_1_n_10 ),
        .Q(x_fu_132_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_132_reg[4]_i_1 
       (.CI(\x_fu_132_reg[0]_i_3_n_3 ),
        .CO({\x_fu_132_reg[4]_i_1_n_3 ,\x_fu_132_reg[4]_i_1_n_4 ,\x_fu_132_reg[4]_i_1_n_5 ,\x_fu_132_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_132_reg[4]_i_1_n_7 ,\x_fu_132_reg[4]_i_1_n_8 ,\x_fu_132_reg[4]_i_1_n_9 ,\x_fu_132_reg[4]_i_1_n_10 }),
        .S(x_fu_132_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[4]_i_1_n_9 ),
        .Q(x_fu_132_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[4]_i_1_n_8 ),
        .Q(x_fu_132_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[4]_i_1_n_7 ),
        .Q(x_fu_132_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[8]_i_1_n_10 ),
        .Q(x_fu_132_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \x_fu_132_reg[8]_i_1 
       (.CI(\x_fu_132_reg[4]_i_1_n_3 ),
        .CO({\x_fu_132_reg[8]_i_1_n_3 ,\x_fu_132_reg[8]_i_1_n_4 ,\x_fu_132_reg[8]_i_1_n_5 ,\x_fu_132_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_132_reg[8]_i_1_n_7 ,\x_fu_132_reg[8]_i_1_n_8 ,\x_fu_132_reg[8]_i_1_n_9 ,\x_fu_132_reg[8]_i_1_n_10 }),
        .S({out[5:3],x_fu_132_reg[8]}));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_132),
        .D(\x_fu_132_reg[8]_i_1_n_9 ),
        .Q(out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \zext_ln1914_1_cast_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [0]),
        .Q(zext_ln1914_1_cast_reg_880[1]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [1]),
        .Q(zext_ln1914_1_cast_reg_880[2]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [2]),
        .Q(zext_ln1914_1_cast_reg_880[3]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [3]),
        .Q(zext_ln1914_1_cast_reg_880[4]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [4]),
        .Q(zext_ln1914_1_cast_reg_880[5]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [5]),
        .Q(zext_ln1914_1_cast_reg_880[6]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [6]),
        .Q(zext_ln1914_1_cast_reg_880[7]),
        .R(1'b0));
  FDRE \zext_ln1914_1_cast_reg_880_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_1_cast_reg_880_reg[8]_0 [7]),
        .Q(zext_ln1914_1_cast_reg_880[8]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [1]),
        .Q(B[1]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [2]),
        .Q(B[2]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [3]),
        .Q(B[3]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [4]),
        .Q(B[4]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [5]),
        .Q(B[5]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [6]),
        .Q(B[6]),
        .R(1'b0));
  FDRE \zext_ln1914_cast_reg_886_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1914_cast_reg_886_reg[7]_2 [7]),
        .Q(B[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1
   (ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    DI,
    \loop[3].remd_tmp_reg[4][0] ,
    \loop[4].remd_tmp_reg[5][0] ,
    p_1_in,
    \loop[6].remd_tmp_reg[7][0] ,
    \loop[9].remd_tmp_reg[10][0] ,
    trunc_ln1726_reg_3761_pp0_iter11_reg);
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [1:0]A;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0] ;
  input [0:0]\loop[4].remd_tmp_reg[5][0] ;
  input [0:0]p_1_in;
  input [0:0]\loop[6].remd_tmp_reg[7][0] ;
  input [0:0]\loop[9].remd_tmp_reg[10][0] ;
  input trunc_ln1726_reg_3761_pp0_iter11_reg;

  wire [1:0]A;
  wire [2:0]DI;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_3;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5;
  wire [0:0]\loop[3].remd_tmp_reg[4][0] ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0] ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0] ;
  wire [0:0]\loop[9].remd_tmp_reg[10][0] ;
  wire [0:0]p_1_in;
  wire trunc_ln1726_reg_3761_pp0_iter11_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_30 design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.A(A),
        .DI(DI),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[3].remd_tmp_reg[4][0]_0 (\loop[3].remd_tmp_reg[4][0] ),
        .\loop[4].remd_tmp_reg[5][0]_0 (\loop[4].remd_tmp_reg[5][0] ),
        .\loop[6].remd_tmp_reg[7][0]_0 (\loop[6].remd_tmp_reg[7][0] ),
        .\loop[9].remd_tmp_reg[10][0]_0 (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4),
        .\loop[9].remd_tmp_reg[10][0]_1 (\loop[9].remd_tmp_reg[10][0] ),
        .\loop[9].remd_tmp_reg[10][1]_0 (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5),
        .p_1_in(p_1_in),
        .trunc_ln1726_reg_3761_pp0_iter11_reg(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_3));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U26/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U26/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_3),
        .Q(ap_clk_2));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U26/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U26/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4),
        .Q(ap_clk_1));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U26/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U26/remd_reg[2]_srl2 " *) 
  SRL16E \remd_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5),
        .Q(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_27
   (ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    DI,
    \loop[3].remd_tmp_reg[4][0] ,
    \loop[4].remd_tmp_reg[5][0] ,
    p_1_in,
    \loop[6].remd_tmp_reg[7][0] ,
    trunc_ln1726_reg_3761_pp0_iter11_reg);
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [2:0]A;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0] ;
  input [0:0]\loop[4].remd_tmp_reg[5][0] ;
  input [0:0]p_1_in;
  input [0:0]\loop[6].remd_tmp_reg[7][0] ;
  input trunc_ln1726_reg_3761_pp0_iter11_reg;

  wire [2:0]A;
  wire [2:0]DI;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_3;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5;
  wire [0:0]\loop[3].remd_tmp_reg[4][0] ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0] ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0] ;
  wire [0:0]p_1_in;
  wire trunc_ln1726_reg_3761_pp0_iter11_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_29 design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.A(A),
        .DI(DI),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[3].remd_tmp_reg[4][0]_0 (\loop[3].remd_tmp_reg[4][0] ),
        .\loop[4].remd_tmp_reg[5][0]_0 (\loop[4].remd_tmp_reg[5][0] ),
        .\loop[6].remd_tmp_reg[7][0]_0 (\loop[6].remd_tmp_reg[7][0] ),
        .\loop[9].remd_tmp_reg[10][0]_0 (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4),
        .\loop[9].remd_tmp_reg[10][1]_0 (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5),
        .p_1_in(p_1_in),
        .trunc_ln1726_reg_3761_pp0_iter11_reg(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_3));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U27/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U27/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_3),
        .Q(ap_clk_2));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U27/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U27/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4),
        .Q(ap_clk_1));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U27/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U27/remd_reg[2]_srl2 " *) 
  SRL16E \remd_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5),
        .Q(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_28
   (ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    p_1_in,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    DI,
    \loop[3].remd_tmp_reg[4][0] ,
    \loop[4].remd_tmp_reg[5][0] ,
    \loop[5].remd_tmp_reg[6][0] ,
    \loop[6].remd_tmp_reg[7][0] ,
    trunc_ln1726_reg_3761_pp0_iter11_reg);
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  output [0:0]p_1_in;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [2:0]A;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0] ;
  input [0:0]\loop[4].remd_tmp_reg[5][0] ;
  input [0:0]\loop[5].remd_tmp_reg[6][0] ;
  input [0:0]\loop[6].remd_tmp_reg[7][0] ;
  input trunc_ln1726_reg_3761_pp0_iter11_reg;

  wire [2:0]A;
  wire [2:0]DI;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_2;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5;
  wire design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_6;
  wire [0:0]\loop[3].remd_tmp_reg[4][0] ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0] ;
  wire [0:0]\loop[5].remd_tmp_reg[6][0] ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0] ;
  wire [0:0]p_1_in;
  wire trunc_ln1726_reg_3761_pp0_iter11_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u
       (.A(A),
        .DI(DI),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\loop[3].remd_tmp_reg[4][0]_0 (\loop[3].remd_tmp_reg[4][0] ),
        .\loop[4].remd_tmp_reg[5][0]_0 (\loop[4].remd_tmp_reg[5][0] ),
        .\loop[5].remd_tmp_reg[6][0]_0 (\loop[5].remd_tmp_reg[6][0] ),
        .\loop[6].remd_tmp_reg[7][0]_0 (\loop[6].remd_tmp_reg[7][0] ),
        .\loop[9].remd_tmp_reg[10][0]_0 (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5),
        .\loop[9].remd_tmp_reg[10][1]_0 (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_6),
        .p_1_in(p_1_in),
        .trunc_ln1726_reg_3761_pp0_iter11_reg(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] (design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U28/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U28/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_4),
        .Q(ap_clk_2));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U28/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U28/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_5),
        .Q(ap_clk_1));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U28/remd_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/urem_11ns_4ns_3_15_1_U28/remd_reg[2]_srl2 " *) 
  SRL16E \remd_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u_n_6),
        .Q(ap_clk_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider
   (p_1_in,
    \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ,
    \loop[9].remd_tmp_reg[10][0]_0 ,
    \loop[9].remd_tmp_reg[10][1]_0 ,
    ap_block_pp0_stage0_subdone,
    A,
    ap_clk,
    DI,
    \loop[3].remd_tmp_reg[4][0]_0 ,
    \loop[4].remd_tmp_reg[5][0]_0 ,
    \loop[5].remd_tmp_reg[6][0]_0 ,
    \loop[6].remd_tmp_reg[7][0]_0 ,
    trunc_ln1726_reg_3761_pp0_iter11_reg);
  output [0:0]p_1_in;
  output \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ;
  output \loop[9].remd_tmp_reg[10][0]_0 ;
  output \loop[9].remd_tmp_reg[10][1]_0 ;
  input ap_block_pp0_stage0_subdone;
  input [2:0]A;
  input ap_clk;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  input [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  input [0:0]\loop[5].remd_tmp_reg[6][0]_0 ;
  input [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  input trunc_ln1726_reg_3761_pp0_iter11_reg;

  wire [2:0]A;
  wire [2:0]DI;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_26 ;
  wire \cal_tmp[10]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1__1_n_3 ;
  wire \cal_tmp[10]_carry_i_2__1_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_18 ;
  wire \cal_tmp[2]_carry_i_1__1_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_19 ;
  wire \cal_tmp[3]_carry_i_1__1_n_3 ;
  wire \cal_tmp[3]_carry_i_2__1_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_20 ;
  wire \cal_tmp[4]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1__1_n_3 ;
  wire \cal_tmp[4]_carry_i_2__1_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_21 ;
  wire \cal_tmp[5]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__1_n_3 ;
  wire \cal_tmp[5]_carry_i_2__1_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_22 ;
  wire \cal_tmp[6]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1__1_n_3 ;
  wire \cal_tmp[6]_carry_i_2__1_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_23 ;
  wire \cal_tmp[7]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__1_n_3 ;
  wire \cal_tmp[7]_carry_i_2__1_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_24 ;
  wire \cal_tmp[8]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1__1_n_3 ;
  wire \cal_tmp[8]_carry_i_2__1_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_25 ;
  wire \cal_tmp[9]_carry__0_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3__1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4__1_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1__1_n_3 ;
  wire \cal_tmp[9]_carry_i_2__1_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[2].remd_tmp[3][0]_i_1__1_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1__1_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].remd_tmp[4][0]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1__1_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1__1_n_3 ;
  wire [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].remd_tmp[5][0]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1__1_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1__1_n_3 ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].remd_tmp[6][0]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1__1_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1__1_n_3 ;
  wire [0:0]\loop[5].remd_tmp_reg[6][0]_0 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].remd_tmp[7][0]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1__1_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1__1_n_3 ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg_n_3_[8][10] ;
  wire \loop[7].dividend_tmp_reg_n_3_[8][9] ;
  wire \loop[7].remd_tmp[8][0]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1__1_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1__1_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1__1_n_3 ;
  wire \loop[9].remd_tmp_reg[10][0]_0 ;
  wire \loop[9].remd_tmp_reg[10][1]_0 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [0:0]p_1_in;
  wire trunc_ln1726_reg_3761_pp0_iter11_reg;
  wire \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,trunc_ln1726_reg_3761_pp0_iter11_reg}),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1__1_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2__1_n_3 ,trunc_ln1726_reg_3761_pp0_iter11_reg}));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1__1_n_3 ,\cal_tmp[10]_carry__0_i_2__1_n_3 ,\cal_tmp[10]_carry__0_i_3__1_n_3 ,\cal_tmp[10]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_26 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1__1_n_3 ,\cal_tmp[10]_carry__1_i_2__1_n_3 ,\cal_tmp[10]_carry__1_i_3__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,DI}),
        .O({\cal_tmp[2]_18 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,DI[2],\cal_tmp[2]_carry_i_1__1_n_3 ,DI[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1__1 
       (.I0(DI[1]),
        .O(\cal_tmp[2]_carry_i_1__1_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[3].remd_tmp_reg[4][0]_0 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1__1_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2__1_n_3 ,\loop[3].remd_tmp_reg[4][0]_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_19 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[4].remd_tmp_reg[5][0]_0 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1__1_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2__1_n_3 ,\loop[4].remd_tmp_reg[5][0]_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_20 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,\loop[5].remd_tmp_reg[6][0]_0 }),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1__1_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2__1_n_3 ,\loop[5].remd_tmp_reg[6][0]_0 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_21 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__1_n_3 ,\cal_tmp[5]_carry__0_i_2__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[6].remd_tmp_reg[7][0]_0 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1__1_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2__1_n_3 ,\loop[6].remd_tmp_reg[7][0]_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_22 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__1_n_3 ,\cal_tmp[6]_carry__0_i_2__1_n_3 ,\cal_tmp[6]_carry__0_i_3__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,A[2]}),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1__1_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2__1_n_3 ,A[2]}));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1__1_n_3 ,\cal_tmp[7]_carry__0_i_2__1_n_3 ,\cal_tmp[7]_carry__0_i_3__1_n_3 ,\cal_tmp[7]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_23 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg_n_3_[8][10] }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1__1_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2__1_n_3 ,\loop[7].dividend_tmp_reg_n_3_[8][10] }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1__1_n_3 ,\cal_tmp[8]_carry__0_i_2__1_n_3 ,\cal_tmp[8]_carry__0_i_3__1_n_3 ,\cal_tmp[8]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_24 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2__1_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,p_1_in}),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1__1_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2__1_n_3 ,p_1_in}));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1__1_n_3 ,\cal_tmp[9]_carry__0_i_2__1_n_3 ,\cal_tmp[9]_carry__0_i_3__1_n_3 ,\cal_tmp[9]_carry__0_i_4__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4__1_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_25 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__1_n_3 ,\cal_tmp[9]_carry__1_i_2__1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1__1 
       (.I0(DI[0]),
        .I1(\cal_tmp[2]_18 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1__1 
       (.I0(DI[1]),
        .I1(\cal_tmp[2]_18 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1__0 
       (.I0(DI[2]),
        .I1(\cal_tmp[2]_18 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_1__0_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1__1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1__1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg[4][0]_0 ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1__1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_19 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1__1_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1__1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg[5][0]_0 ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1__1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_20 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1__1_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][0]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][1]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][2]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][3]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][4]_i_1__1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg[6][0]_0 ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1__1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_21 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__1_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][0]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][1]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][2]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][3]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][4]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][5]_i_1__1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg[7][0]_0 ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1__1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_22 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__1_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][0]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][1]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][2]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][3]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][4]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][5]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][6]_i_1__1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[1]),
        .Q(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[0]),
        .Q(\loop[7].dividend_tmp_reg_n_3_[8][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1__1 
       (.I0(A[2]),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1__1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_23 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__1_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][0]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][1]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][2]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][3]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][4]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][5]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][6]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][7]_i_1__1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].dividend_tmp_reg_n_3_[8][9] ),
        .Q(p_1_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1__1 
       (.I0(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1__1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_24 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__1_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][0]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][1]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][2]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][3]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][4]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][5]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][6]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][7]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][8]_i_1__1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1__1 
       (.I0(p_1_in),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1__1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_25 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__1_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][0]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][1]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][2]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][3]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][4]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][5]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][6]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][7]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][8]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][9]_i_1__1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[0]_srl2_i_1__1 
       (.I0(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .I1(\cal_tmp[10]_26 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[1]_srl2_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_26 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[9].remd_tmp_reg[10][0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[2]_srl2_i_1__1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_26 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[9].remd_tmp_reg[10][1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_29
   (\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ,
    \loop[9].remd_tmp_reg[10][0]_0 ,
    \loop[9].remd_tmp_reg[10][1]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    DI,
    \loop[3].remd_tmp_reg[4][0]_0 ,
    \loop[4].remd_tmp_reg[5][0]_0 ,
    p_1_in,
    \loop[6].remd_tmp_reg[7][0]_0 ,
    trunc_ln1726_reg_3761_pp0_iter11_reg);
  output \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ;
  output \loop[9].remd_tmp_reg[10][0]_0 ;
  output \loop[9].remd_tmp_reg[10][1]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [2:0]A;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  input [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  input [0:0]p_1_in;
  input [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  input trunc_ln1726_reg_3761_pp0_iter11_reg;

  wire [2:0]A;
  wire [2:0]DI;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_17 ;
  wire \cal_tmp[10]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3__0_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1__0_n_3 ;
  wire \cal_tmp[10]_carry_i_2__0_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_9 ;
  wire \cal_tmp[2]_carry_i_1__0_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_10 ;
  wire \cal_tmp[3]_carry_i_1__0_n_3 ;
  wire \cal_tmp[3]_carry_i_2__0_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_11 ;
  wire \cal_tmp[4]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1__0_n_3 ;
  wire \cal_tmp[4]_carry_i_2__0_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_12 ;
  wire \cal_tmp[5]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1__0_n_3 ;
  wire \cal_tmp[5]_carry_i_2__0_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_13 ;
  wire \cal_tmp[6]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1__0_n_3 ;
  wire \cal_tmp[6]_carry_i_2__0_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_14 ;
  wire \cal_tmp[7]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1__0_n_3 ;
  wire \cal_tmp[7]_carry_i_2__0_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_15 ;
  wire \cal_tmp[8]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1__0_n_3 ;
  wire \cal_tmp[8]_carry_i_2__0_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_16 ;
  wire \cal_tmp[9]_carry__0_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3__0_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1__0_n_3 ;
  wire \cal_tmp[9]_carry_i_2__0_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[2].remd_tmp[3][0]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1__0_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].remd_tmp[4][0]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1__0_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1__0_n_3 ;
  wire [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].remd_tmp[5][0]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1__0_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1__0_n_3 ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].remd_tmp[6][0]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1__0_n_3 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].remd_tmp[7][0]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1__0_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1__0_n_3 ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg_n_3_[8][10] ;
  wire \loop[7].dividend_tmp_reg_n_3_[8][9] ;
  wire \loop[7].remd_tmp[8][0]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1__0_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].dividend_tmp_reg_n_3_[9][10] ;
  wire \loop[8].remd_tmp[9][0]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1__0_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1__0_n_3 ;
  wire \loop[9].remd_tmp_reg[10][0]_0 ;
  wire \loop[9].remd_tmp_reg[10][1]_0 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [0:0]p_1_in;
  wire trunc_ln1726_reg_3761_pp0_iter11_reg;
  wire \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,trunc_ln1726_reg_3761_pp0_iter11_reg}),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1__0_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2__0_n_3 ,trunc_ln1726_reg_3761_pp0_iter11_reg}));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1__0_n_3 ,\cal_tmp[10]_carry__0_i_2__0_n_3 ,\cal_tmp[10]_carry__0_i_3__0_n_3 ,\cal_tmp[10]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_17 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1__0_n_3 ,\cal_tmp[10]_carry__1_i_2__0_n_3 ,\cal_tmp[10]_carry__1_i_3__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,DI}),
        .O({\cal_tmp[2]_9 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,DI[2],\cal_tmp[2]_carry_i_1__0_n_3 ,DI[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1__0 
       (.I0(DI[1]),
        .O(\cal_tmp[2]_carry_i_1__0_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[3].remd_tmp_reg[4][0]_0 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1__0_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2__0_n_3 ,\loop[3].remd_tmp_reg[4][0]_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_10 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[4].remd_tmp_reg[5][0]_0 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1__0_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2__0_n_3 ,\loop[4].remd_tmp_reg[5][0]_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_11 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,p_1_in}),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1__0_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2__0_n_3 ,p_1_in}));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_12 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__0_n_3 ,\cal_tmp[5]_carry__0_i_2__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[6].remd_tmp_reg[7][0]_0 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1__0_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2__0_n_3 ,\loop[6].remd_tmp_reg[7][0]_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_13 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__0_n_3 ,\cal_tmp[6]_carry__0_i_2__0_n_3 ,\cal_tmp[6]_carry__0_i_3__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,A[2]}),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1__0_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2__0_n_3 ,A[2]}));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1__0_n_3 ,\cal_tmp[7]_carry__0_i_2__0_n_3 ,\cal_tmp[7]_carry__0_i_3__0_n_3 ,\cal_tmp[7]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_14 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg_n_3_[8][10] }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1__0_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2__0_n_3 ,\loop[7].dividend_tmp_reg_n_3_[8][10] }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1__0_n_3 ,\cal_tmp[8]_carry__0_i_2__0_n_3 ,\cal_tmp[8]_carry__0_i_3__0_n_3 ,\cal_tmp[8]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_15 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2__0_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,\loop[8].dividend_tmp_reg_n_3_[9][10] }),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1__0_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2__0_n_3 ,\loop[8].dividend_tmp_reg_n_3_[9][10] }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1__0_n_3 ,\cal_tmp[9]_carry__0_i_2__0_n_3 ,\cal_tmp[9]_carry__0_i_3__0_n_3 ,\cal_tmp[9]_carry__0_i_4__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4__0_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_16 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__0_n_3 ,\cal_tmp[9]_carry__1_i_2__0_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1__0 
       (.I0(DI[0]),
        .I1(\cal_tmp[2]_9 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1__0 
       (.I0(DI[1]),
        .I1(\cal_tmp[2]_9 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(DI[2]),
        .I1(\cal_tmp[2]_9 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1__0_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg[4][0]_0 ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_10 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1__0_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1__0_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5][0]_0 ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1__0_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][0]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][1]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][2]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][3]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][4]_i_1__0_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1__0 
       (.I0(p_1_in),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__0_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][0]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][1]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][2]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][3]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][4]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][5]_i_1__0_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg[7][0]_0 ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__0_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][0]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][1]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][2]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][3]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][4]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][5]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][6]_i_1__0_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[1]),
        .Q(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[0]),
        .Q(\loop[7].dividend_tmp_reg_n_3_[8][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1__0 
       (.I0(A[2]),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__0_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][0]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][1]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][2]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][3]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][4]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][5]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][6]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][7]_i_1__0_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  FDRE \loop[8].dividend_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].dividend_tmp_reg_n_3_[8][9] ),
        .Q(\loop[8].dividend_tmp_reg_n_3_[9][10] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1__0 
       (.I0(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__0_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][0]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][1]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][2]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][3]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][4]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][5]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][6]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][7]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][8]_i_1__0_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1__0 
       (.I0(\loop[8].dividend_tmp_reg_n_3_[9][10] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__0_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][0]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][1]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][2]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][3]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][4]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][5]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][6]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][7]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][8]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][9]_i_1__0_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[0]_srl2_i_1__0 
       (.I0(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[1]_srl2_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[9].remd_tmp_reg[10][0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[2]_srl2_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[9].remd_tmp_reg[10][1]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_30
   (\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ,
    \loop[9].remd_tmp_reg[10][0]_0 ,
    \loop[9].remd_tmp_reg[10][1]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    DI,
    \loop[3].remd_tmp_reg[4][0]_0 ,
    \loop[4].remd_tmp_reg[5][0]_0 ,
    p_1_in,
    \loop[6].remd_tmp_reg[7][0]_0 ,
    \loop[9].remd_tmp_reg[10][0]_1 ,
    trunc_ln1726_reg_3761_pp0_iter11_reg);
  output \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ;
  output \loop[9].remd_tmp_reg[10][0]_0 ;
  output \loop[9].remd_tmp_reg[10][1]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [1:0]A;
  input [2:0]DI;
  input [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  input [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  input [0:0]p_1_in;
  input [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  input [0:0]\loop[9].remd_tmp_reg[10][0]_1 ;
  input trunc_ln1726_reg_3761_pp0_iter11_reg;

  wire [1:0]A;
  wire [2:0]DI;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [11:11]\cal_tmp[10]_8 ;
  wire \cal_tmp[10]_carry__0_i_1_n_3 ;
  wire \cal_tmp[10]_carry__0_i_2_n_3 ;
  wire \cal_tmp[10]_carry__0_i_3_n_3 ;
  wire \cal_tmp[10]_carry__0_i_4_n_3 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__1_i_1_n_3 ;
  wire \cal_tmp[10]_carry__1_i_2_n_3 ;
  wire \cal_tmp[10]_carry__1_i_3_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry_i_1_n_3 ;
  wire \cal_tmp[10]_carry_i_2_n_3 ;
  wire \cal_tmp[10]_carry_n_10 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire \cal_tmp[10]_carry_n_9 ;
  wire [11:11]\cal_tmp[2]_0 ;
  wire \cal_tmp[2]_carry_i_1_n_3 ;
  wire \cal_tmp[2]_carry_n_10 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_8 ;
  wire \cal_tmp[2]_carry_n_9 ;
  wire [11:11]\cal_tmp[3]_1 ;
  wire \cal_tmp[3]_carry_i_1_n_3 ;
  wire \cal_tmp[3]_carry_i_2_n_3 ;
  wire \cal_tmp[3]_carry_n_10 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire \cal_tmp[3]_carry_n_8 ;
  wire \cal_tmp[3]_carry_n_9 ;
  wire [11:11]\cal_tmp[4]_2 ;
  wire \cal_tmp[4]_carry__0_i_1_n_3 ;
  wire \cal_tmp[4]_carry__0_n_10 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry_i_1_n_3 ;
  wire \cal_tmp[4]_carry_i_2_n_3 ;
  wire \cal_tmp[4]_carry_n_10 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire \cal_tmp[4]_carry_n_9 ;
  wire [11:11]\cal_tmp[5]_3 ;
  wire \cal_tmp[5]_carry__0_i_1_n_3 ;
  wire \cal_tmp[5]_carry__0_i_2_n_3 ;
  wire \cal_tmp[5]_carry__0_n_10 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_9 ;
  wire \cal_tmp[5]_carry_i_1_n_3 ;
  wire \cal_tmp[5]_carry_i_2_n_3 ;
  wire \cal_tmp[5]_carry_n_10 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire \cal_tmp[5]_carry_n_9 ;
  wire [11:11]\cal_tmp[6]_4 ;
  wire \cal_tmp[6]_carry__0_i_1_n_3 ;
  wire \cal_tmp[6]_carry__0_i_2_n_3 ;
  wire \cal_tmp[6]_carry__0_i_3_n_3 ;
  wire \cal_tmp[6]_carry__0_n_10 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry__0_n_9 ;
  wire \cal_tmp[6]_carry_i_1_n_3 ;
  wire \cal_tmp[6]_carry_i_2_n_3 ;
  wire \cal_tmp[6]_carry_n_10 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire \cal_tmp[6]_carry_n_9 ;
  wire [11:11]\cal_tmp[7]_5 ;
  wire \cal_tmp[7]_carry__0_i_1_n_3 ;
  wire \cal_tmp[7]_carry__0_i_2_n_3 ;
  wire \cal_tmp[7]_carry__0_i_3_n_3 ;
  wire \cal_tmp[7]_carry__0_i_4_n_3 ;
  wire \cal_tmp[7]_carry__0_n_10 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry__0_n_9 ;
  wire \cal_tmp[7]_carry_i_1_n_3 ;
  wire \cal_tmp[7]_carry_i_2_n_3 ;
  wire \cal_tmp[7]_carry_n_10 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire \cal_tmp[7]_carry_n_9 ;
  wire [11:11]\cal_tmp[8]_6 ;
  wire \cal_tmp[8]_carry__0_i_1_n_3 ;
  wire \cal_tmp[8]_carry__0_i_2_n_3 ;
  wire \cal_tmp[8]_carry__0_i_3_n_3 ;
  wire \cal_tmp[8]_carry__0_i_4_n_3 ;
  wire \cal_tmp[8]_carry__0_n_10 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__0_n_9 ;
  wire \cal_tmp[8]_carry__1_i_1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_10 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry_i_1_n_3 ;
  wire \cal_tmp[8]_carry_i_2_n_3 ;
  wire \cal_tmp[8]_carry_n_10 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire \cal_tmp[8]_carry_n_9 ;
  wire [11:11]\cal_tmp[9]_7 ;
  wire \cal_tmp[9]_carry__0_i_1_n_3 ;
  wire \cal_tmp[9]_carry__0_i_2_n_3 ;
  wire \cal_tmp[9]_carry__0_i_3_n_3 ;
  wire \cal_tmp[9]_carry__0_i_4_n_3 ;
  wire \cal_tmp[9]_carry__0_n_10 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__0_n_9 ;
  wire \cal_tmp[9]_carry__1_i_1_n_3 ;
  wire \cal_tmp[9]_carry__1_i_2_n_3 ;
  wire \cal_tmp[9]_carry__1_n_10 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_9 ;
  wire \cal_tmp[9]_carry_i_1_n_3 ;
  wire \cal_tmp[9]_carry_i_2_n_3 ;
  wire \cal_tmp[9]_carry_n_10 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire \cal_tmp[9]_carry_n_9 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_3 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_3 ;
  wire \loop[2].remd_tmp[3][2]_i_2_n_3 ;
  wire \loop[2].remd_tmp_reg_n_3_[3][0] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][1] ;
  wire \loop[2].remd_tmp_reg_n_3_[3][2] ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_3 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_3 ;
  wire [0:0]\loop[3].remd_tmp_reg[4][0]_0 ;
  wire \loop[3].remd_tmp_reg_n_3_[4][0] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][1] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][2] ;
  wire \loop[3].remd_tmp_reg_n_3_[4][3] ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_3 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_3 ;
  wire [0:0]\loop[4].remd_tmp_reg[5][0]_0 ;
  wire \loop[4].remd_tmp_reg_n_3_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_3_[5][4] ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_3 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_3 ;
  wire \loop[5].remd_tmp_reg_n_3_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_3_[6][5] ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_3 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_3 ;
  wire [0:0]\loop[6].remd_tmp_reg[7][0]_0 ;
  wire \loop[6].remd_tmp_reg_n_3_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_3_[7][6] ;
  wire \loop[7].dividend_tmp_reg_n_3_[8][10] ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_3 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_3 ;
  wire \loop[7].remd_tmp_reg_n_3_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_3_[8][7] ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_3 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_3 ;
  wire \loop[8].remd_tmp_reg_n_3_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_3_[9][8] ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_3 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_3 ;
  wire \loop[9].remd_tmp_reg[10][0]_0 ;
  wire [0:0]\loop[9].remd_tmp_reg[10][0]_1 ;
  wire \loop[9].remd_tmp_reg[10][1]_0 ;
  wire \loop[9].remd_tmp_reg_n_3_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_3_[10][9] ;
  wire [0:0]p_1_in;
  wire trunc_ln1726_reg_3761_pp0_iter11_reg;
  wire \trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ;
  wire [3:3]\NLW_cal_tmp[10]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][2] ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\loop[9].remd_tmp_reg_n_3_[10][0] ,trunc_ln1726_reg_3761_pp0_iter11_reg}),
        .O({\NLW_cal_tmp[10]_carry_O_UNCONNECTED [3],\cal_tmp[10]_carry_n_8 ,\cal_tmp[10]_carry_n_9 ,\cal_tmp[10]_carry_n_10 }),
        .S({\cal_tmp[10]_carry_i_1_n_3 ,\loop[9].remd_tmp_reg_n_3_[10][1] ,\cal_tmp[10]_carry_i_2_n_3 ,trunc_ln1726_reg_3761_pp0_iter11_reg}));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_3 ),
        .CO({\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_3_[10][6] ,\loop[9].remd_tmp_reg_n_3_[10][5] ,\loop[9].remd_tmp_reg_n_3_[10][4] ,\loop[9].remd_tmp_reg_n_3_[10][3] }),
        .O(\NLW_cal_tmp[10]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[10]_carry__0_i_1_n_3 ,\cal_tmp[10]_carry__0_i_2_n_3 ,\cal_tmp[10]_carry__0_i_3_n_3 ,\cal_tmp[10]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .O(\cal_tmp[10]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_3_[10][9] ,\loop[9].remd_tmp_reg_n_3_[10][8] ,\loop[9].remd_tmp_reg_n_3_[10][7] }),
        .O({\cal_tmp[10]_8 ,\NLW_cal_tmp[10]_carry__1_O_UNCONNECTED [2:0]}),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1_n_3 ,\cal_tmp[10]_carry__1_i_2_n_3 ,\cal_tmp[10]_carry__1_i_3_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .O(\cal_tmp[10]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .O(\cal_tmp[10]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\NLW_cal_tmp[2]_carry_CO_UNCONNECTED [3],\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,DI}),
        .O({\cal_tmp[2]_0 ,\cal_tmp[2]_carry_n_8 ,\cal_tmp[2]_carry_n_9 ,\cal_tmp[2]_carry_n_10 }),
        .S({1'b1,DI[2],\cal_tmp[2]_carry_i_1_n_3 ,DI[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(DI[1]),
        .O(\cal_tmp[2]_carry_i_1_n_3 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_3 ,\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg_n_3_[3][2] ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\loop[2].remd_tmp_reg_n_3_[3][0] ,\loop[3].remd_tmp_reg[4][0]_0 }),
        .O({\cal_tmp[3]_carry_n_7 ,\cal_tmp[3]_carry_n_8 ,\cal_tmp[3]_carry_n_9 ,\cal_tmp[3]_carry_n_10 }),
        .S({\cal_tmp[3]_carry_i_1_n_3 ,\loop[2].remd_tmp_reg_n_3_[3][1] ,\cal_tmp[3]_carry_i_2_n_3 ,\loop[3].remd_tmp_reg[4][0]_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_3 ),
        .CO(\NLW_cal_tmp[3]_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__0_O_UNCONNECTED [3:1],\cal_tmp[3]_1 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .O(\cal_tmp[3]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .O(\cal_tmp[3]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg_n_3_[4][2] ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\loop[3].remd_tmp_reg_n_3_[4][0] ,\loop[4].remd_tmp_reg[5][0]_0 }),
        .O({\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 ,\cal_tmp[4]_carry_n_9 ,\cal_tmp[4]_carry_n_10 }),
        .S({\cal_tmp[4]_carry_i_1_n_3 ,\loop[3].remd_tmp_reg_n_3_[4][1] ,\cal_tmp[4]_carry_i_2_n_3 ,\loop[4].remd_tmp_reg[5][0]_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_3 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg_n_3_[4][3] }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_2 ,\cal_tmp[4]_carry__0_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__0_i_1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .O(\cal_tmp[4]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .O(\cal_tmp[4]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .O(\cal_tmp[4]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_3_[5][2] ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\loop[4].remd_tmp_reg_n_3_[5][0] ,p_1_in}),
        .O({\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 ,\cal_tmp[5]_carry_n_9 ,\cal_tmp[5]_carry_n_10 }),
        .S({\cal_tmp[5]_carry_i_1_n_3 ,\loop[4].remd_tmp_reg_n_3_[5][1] ,\cal_tmp[5]_carry_i_2_n_3 ,p_1_in}));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_3 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_3_[5][4] ,\loop[4].remd_tmp_reg_n_3_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_3 ,\cal_tmp[5]_carry__0_n_9 ,\cal_tmp[5]_carry__0_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1_n_3 ,\cal_tmp[5]_carry__0_i_2_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .O(\cal_tmp[5]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .O(\cal_tmp[5]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .O(\cal_tmp[5]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_3_[6][2] ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\loop[5].remd_tmp_reg_n_3_[6][0] ,\loop[6].remd_tmp_reg[7][0]_0 }),
        .O({\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 ,\cal_tmp[6]_carry_n_9 ,\cal_tmp[6]_carry_n_10 }),
        .S({\cal_tmp[6]_carry_i_1_n_3 ,\loop[5].remd_tmp_reg_n_3_[6][1] ,\cal_tmp[6]_carry_i_2_n_3 ,\loop[6].remd_tmp_reg[7][0]_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_3 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_3_[6][5] ,\loop[5].remd_tmp_reg_n_3_[6][4] ,\loop[5].remd_tmp_reg_n_3_[6][3] }),
        .O({\cal_tmp[6]_4 ,\cal_tmp[6]_carry__0_n_8 ,\cal_tmp[6]_carry__0_n_9 ,\cal_tmp[6]_carry__0_n_10 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1_n_3 ,\cal_tmp[6]_carry__0_i_2_n_3 ,\cal_tmp[6]_carry__0_i_3_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .O(\cal_tmp[6]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .O(\cal_tmp[6]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .O(\cal_tmp[6]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][2] ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\loop[6].remd_tmp_reg_n_3_[7][0] ,A[1]}),
        .O({\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 ,\cal_tmp[7]_carry_n_9 ,\cal_tmp[7]_carry_n_10 }),
        .S({\cal_tmp[7]_carry_i_1_n_3 ,\loop[6].remd_tmp_reg_n_3_[7][1] ,\cal_tmp[7]_carry_i_2_n_3 ,A[1]}));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_3 ),
        .CO({\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_3_[7][6] ,\loop[6].remd_tmp_reg_n_3_[7][5] ,\loop[6].remd_tmp_reg_n_3_[7][4] ,\loop[6].remd_tmp_reg_n_3_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 ,\cal_tmp[7]_carry__0_n_9 ,\cal_tmp[7]_carry__0_n_10 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_3 ,\cal_tmp[7]_carry__0_i_2_n_3 ,\cal_tmp[7]_carry__0_i_3_n_3 ,\cal_tmp[7]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .O(\cal_tmp[7]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_3 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_5 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .O(\cal_tmp[7]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .O(\cal_tmp[7]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][2] ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\loop[7].remd_tmp_reg_n_3_[8][0] ,\loop[7].dividend_tmp_reg_n_3_[8][10] }),
        .O({\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 ,\cal_tmp[8]_carry_n_9 ,\cal_tmp[8]_carry_n_10 }),
        .S({\cal_tmp[8]_carry_i_1_n_3 ,\loop[7].remd_tmp_reg_n_3_[8][1] ,\cal_tmp[8]_carry_i_2_n_3 ,\loop[7].dividend_tmp_reg_n_3_[8][10] }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_3 ),
        .CO({\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_3_[8][6] ,\loop[7].remd_tmp_reg_n_3_[8][5] ,\loop[7].remd_tmp_reg_n_3_[8][4] ,\loop[7].remd_tmp_reg_n_3_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 ,\cal_tmp[8]_carry__0_n_9 ,\cal_tmp[8]_carry__0_n_10 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_3 ,\cal_tmp[8]_carry__0_i_2_n_3 ,\cal_tmp[8]_carry__0_i_3_n_3 ,\cal_tmp[8]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .O(\cal_tmp[8]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_3_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_6 ,\cal_tmp[8]_carry__1_n_10 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .O(\cal_tmp[8]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .O(\cal_tmp[8]_carry_i_2_n_3 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][2] ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\loop[8].remd_tmp_reg_n_3_[9][0] ,\loop[9].remd_tmp_reg[10][0]_1 }),
        .O({\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 ,\cal_tmp[9]_carry_n_9 ,\cal_tmp[9]_carry_n_10 }),
        .S({\cal_tmp[9]_carry_i_1_n_3 ,\loop[8].remd_tmp_reg_n_3_[9][1] ,\cal_tmp[9]_carry_i_2_n_3 ,\loop[9].remd_tmp_reg[10][0]_1 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_3 ),
        .CO({\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_3_[9][6] ,\loop[8].remd_tmp_reg_n_3_[9][5] ,\loop[8].remd_tmp_reg_n_3_[9][4] ,\loop[8].remd_tmp_reg_n_3_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 ,\cal_tmp[9]_carry__0_n_9 ,\cal_tmp[9]_carry__0_n_10 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_3 ,\cal_tmp[9]_carry__0_i_2_n_3 ,\cal_tmp[9]_carry__0_i_3_n_3 ,\cal_tmp[9]_carry__0_i_4_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .O(\cal_tmp[9]_carry__0_i_4_n_3 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_3 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_3_[9][8] ,\loop[8].remd_tmp_reg_n_3_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_7 ,\cal_tmp[9]_carry__1_n_9 ,\cal_tmp[9]_carry__1_n_10 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1_n_3 ,\cal_tmp[9]_carry__1_i_2_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .O(\cal_tmp[9]_carry_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .O(\cal_tmp[9]_carry_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(DI[0]),
        .I1(\cal_tmp[2]_0 ),
        .I2(\cal_tmp[2]_carry_n_10 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(DI[1]),
        .I1(\cal_tmp[2]_0 ),
        .I2(\cal_tmp[2]_carry_n_9 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_2 
       (.I0(DI[2]),
        .I1(\cal_tmp[2]_0 ),
        .I2(\cal_tmp[2]_carry_n_8 ),
        .O(\loop[2].remd_tmp[3][2]_i_2_n_3 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[2].remd_tmp[3][2]_i_2_n_3 ),
        .Q(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4][0]_0 ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_10 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][0] ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_9 ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][1] ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_8 ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg_n_3_[3][2] ),
        .I1(\cal_tmp[3]_1 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_3 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_3 ),
        .Q(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5][0]_0 ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_10 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][0] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_9 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][1] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][2] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg_n_3_[4][3] ),
        .I1(\cal_tmp[4]_2 ),
        .I2(\cal_tmp[4]_carry__0_n_10 ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_3 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_3 ),
        .Q(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(p_1_in),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_10 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][0] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_9 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][1] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][2] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][3] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry__0_n_10 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_3_[5][4] ),
        .I1(\cal_tmp[5]_3 ),
        .I2(\cal_tmp[5]_carry__0_n_9 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_3 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_3 ),
        .Q(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7][0]_0 ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_10 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][0] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_9 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][1] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][2] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][3] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry__0_n_10 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][4] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry__0_n_9 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_3_[6][5] ),
        .I1(\cal_tmp[6]_4 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_3 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_3 ),
        .Q(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(A[0]),
        .Q(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(A[1]),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_10 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][0] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_9 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][1] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][2] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][3] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_10 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][4] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_9 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][5] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_3_[7][6] ),
        .I1(\cal_tmp[7]_5 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_3 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_3 ),
        .Q(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg_n_3_[8][10] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_10 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][0] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_9 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][1] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][2] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][3] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_10 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][4] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_9 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][5] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][6] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_3_[8][7] ),
        .I1(\cal_tmp[8]_6 ),
        .I2(\cal_tmp[8]_carry__1_n_10 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_3 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_3 ),
        .Q(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10][0]_1 ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_10 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][0] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_9 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][1] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][2] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][3] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_10 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][4] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_9 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][5] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][6] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][7] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__1_n_10 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_3_[9][8] ),
        .I1(\cal_tmp[9]_7 ),
        .I2(\cal_tmp[9]_carry__1_n_9 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_3 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_3 ),
        .Q(\loop[9].remd_tmp_reg_n_3_[10][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[0]_srl2_i_1 
       (.I0(trunc_ln1726_reg_3761_pp0_iter11_reg),
        .I1(\cal_tmp[10]_8 ),
        .I2(\cal_tmp[10]_carry_n_10 ),
        .O(\trunc_ln1726_reg_3761_pp0_iter11_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[1]_srl2_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][0] ),
        .I1(\cal_tmp[10]_8 ),
        .I2(\cal_tmp[10]_carry_n_9 ),
        .O(\loop[9].remd_tmp_reg[10][0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \remd_reg[2]_srl2_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_3_[10][1] ),
        .I1(\cal_tmp[10]_8 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[9].remd_tmp_reg[10][1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_hcresampler_core
   (CO,
    loopHeight_reg_507,
    push,
    \ap_CS_fsm_reg[4]_0 ,
    push_0,
    out,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[4]_1 ,
    inpix_0_2_0_0_0_load589_lcssa615_i_fu_840,
    Q,
    empty_n_reg,
    empty_n_reg_0,
    D,
    \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7] ,
    ap_clk,
    select_ln2047_1_fu_238_p3,
    DI,
    \ap_CS_fsm_reg[0]_0 ,
    \cmp36580_i_reg_527_reg[0]_0 ,
    S,
    \cmp36580_i_reg_527_reg[0]_1 ,
    \cmp36580_i_reg_527_reg[0]_2 ,
    height_val7_c20_dout,
    SS,
    bPassThru_loc_channel_dout,
    E,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    push_1,
    ovrlayYUV_empty_n,
    stream_out_hresampled_full_n,
    \p_0_2_0_0_0594_i_fu_162_reg[7] ,
    \SRL_SIG_reg[0]_44 ,
    \ap_CS_fsm_reg[0]_1 ,
    width_val12_c22_empty_n,
    height_val7_c19_empty_n,
    width_val12_c_full_n,
    height_val7_c_full_n,
    \mOutPtr_reg[0]_1 ,
    v_hcresampler_core_U0_ap_start,
    width_val12_c22_full_n,
    height_val7_c19_full_n,
    height_val7_c20_empty_n,
    width_val12_c23_empty_n,
    \SRL_SIG_reg[0]_45 ,
    \loopWidth_reg_517_reg[15]_0 );
  output [0:0]CO;
  output [3:0]loopHeight_reg_507;
  output push;
  output \ap_CS_fsm_reg[4]_0 ;
  output push_0;
  output [11:0]out;
  output \mOutPtr_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[4]_1 ;
  output inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  output [0:0]Q;
  output [0:0]empty_n_reg;
  output empty_n_reg_0;
  output [15:0]D;
  output [7:0]\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7] ;
  input ap_clk;
  input [0:0]select_ln2047_1_fu_238_p3;
  input [3:0]DI;
  input [1:0]\ap_CS_fsm_reg[0]_0 ;
  input [3:0]\cmp36580_i_reg_527_reg[0]_0 ;
  input [3:0]S;
  input [3:0]\cmp36580_i_reg_527_reg[0]_1 ;
  input [3:0]\cmp36580_i_reg_527_reg[0]_2 ;
  input [3:0]height_val7_c20_dout;
  input [0:0]SS;
  input bPassThru_loc_channel_dout;
  input [0:0]E;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input push_1;
  input ovrlayYUV_empty_n;
  input stream_out_hresampled_full_n;
  input [23:0]\p_0_2_0_0_0594_i_fu_162_reg[7] ;
  input [15:0]\SRL_SIG_reg[0]_44 ;
  input \ap_CS_fsm_reg[0]_1 ;
  input width_val12_c22_empty_n;
  input height_val7_c19_empty_n;
  input width_val12_c_full_n;
  input height_val7_c_full_n;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input v_hcresampler_core_U0_ap_start;
  input width_val12_c22_full_n;
  input height_val7_c19_full_n;
  input height_val7_c20_empty_n;
  input width_val12_c23_empty_n;
  input [11:0]\SRL_SIG_reg[0]_45 ;
  input [15:0]\loopWidth_reg_517_reg[15]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire [15:0]\SRL_SIG_reg[0]_44 ;
  wire [11:0]\SRL_SIG_reg[0]_45 ;
  wire [0:0]SS;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire bPassThru_loc_channel_dout;
  wire cmp36580_i_fu_255_p2;
  wire cmp36580_i_fu_255_p2_carry__0_n_4;
  wire cmp36580_i_fu_255_p2_carry__0_n_5;
  wire cmp36580_i_fu_255_p2_carry__0_n_6;
  wire cmp36580_i_fu_255_p2_carry_n_3;
  wire cmp36580_i_fu_255_p2_carry_n_4;
  wire cmp36580_i_fu_255_p2_carry_n_5;
  wire cmp36580_i_fu_255_p2_carry_n_6;
  wire cmp36580_i_reg_527;
  wire [3:0]\cmp36580_i_reg_527_reg[0]_0 ;
  wire [3:0]\cmp36580_i_reg_527_reg[0]_1 ;
  wire [3:0]\cmp36580_i_reg_527_reg[0]_2 ;
  wire [0:0]empty_n_reg;
  wire empty_n_reg_0;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_n_109;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o;
  wire [7:0]grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o;
  wire height_val7_c19_empty_n;
  wire height_val7_c19_full_n;
  wire [3:0]height_val7_c20_dout;
  wire height_val7_c20_empty_n;
  wire height_val7_c_full_n;
  wire icmp_ln2049_fu_268_p2_carry__0_i_1_n_3;
  wire icmp_ln2049_fu_268_p2_carry__0_i_2_n_3;
  wire icmp_ln2049_fu_268_p2_carry__0_i_5_n_3;
  wire icmp_ln2049_fu_268_p2_carry__0_i_6_n_3;
  wire icmp_ln2049_fu_268_p2_carry__0_i_7_n_3;
  wire icmp_ln2049_fu_268_p2_carry__0_i_8_n_3;
  wire icmp_ln2049_fu_268_p2_carry__0_n_4;
  wire icmp_ln2049_fu_268_p2_carry__0_n_5;
  wire icmp_ln2049_fu_268_p2_carry__0_n_6;
  wire icmp_ln2049_fu_268_p2_carry_i_5_n_3;
  wire icmp_ln2049_fu_268_p2_carry_i_6_n_3;
  wire icmp_ln2049_fu_268_p2_carry_i_7_n_3;
  wire icmp_ln2049_fu_268_p2_carry_i_8_n_3;
  wire icmp_ln2049_fu_268_p2_carry_n_3;
  wire icmp_ln2049_fu_268_p2_carry_n_4;
  wire icmp_ln2049_fu_268_p2_carry_n_5;
  wire icmp_ln2049_fu_268_p2_carry_n_6;
  wire [7:0]inpix_0_0_0_0_0_load585_lcssa609_i_fu_76;
  wire [7:0]inpix_0_1_0_0_0_load587_lcssa612_i_fu_80;
  wire [7:0]inpix_0_2_0_0_0_load589_lcssa615_i_fu_84;
  wire inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  wire [7:0]\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7] ;
  wire [3:0]loopHeight_reg_507;
  wire [15:0]loopWidth_reg_517;
  wire [15:0]\loopWidth_reg_517_reg[15]_0 ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire not_bPassThru_i_reg_522;
  wire [11:0]out;
  wire ovrlayYUV_empty_n;
  wire p_0_0_0_0_0450591_lcssa618_i_fu_88;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[0] ;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[1] ;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[2] ;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[3] ;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[4] ;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[5] ;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[6] ;
  wire \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[7] ;
  wire [7:0]p_0_1_0_0_0593601_i_fu_142;
  wire [7:0]p_0_1_0_0_0593602_lcssa644_i_fu_116;
  wire [7:0]p_0_1_0_0_0593_lcssa621_i_fu_92;
  wire [23:0]\p_0_2_0_0_0594_i_fu_162_reg[7] ;
  wire [7:0]p_0_2_0_0_0595604_i_fu_146;
  wire [7:0]p_0_2_0_0_0595605_lcssa647_i_fu_120;
  wire [7:0]p_0_2_0_0_0595_lcssa624_i_fu_96;
  wire [7:0]p_lcssa597632_i_fu_104;
  wire [7:0]p_lcssa599638_i_fu_108;
  wire p_lcssa599638_i_fu_1080;
  wire [7:0]p_lcssa600641_i_fu_112;
  wire [7:0]p_lcssa627_i_fu_100;
  wire [7:0]pixbuf_y_10_reg_927;
  wire [7:0]pixbuf_y_11_reg_933;
  wire [7:0]pixbuf_y_1_fu_128;
  wire [7:0]pixbuf_y_1_load_reg_537;
  wire [7:0]pixbuf_y_2_fu_132;
  wire [7:0]pixbuf_y_2_load_reg_542;
  wire [7:0]pixbuf_y_3_fu_136;
  wire pixbuf_y_3_fu_1360;
  wire [7:0]pixbuf_y_3_load_reg_547;
  wire [7:0]pixbuf_y_4_fu_140;
  wire [7:0]pixbuf_y_8_reg_914;
  wire [7:0]pixbuf_y_9_reg_921;
  wire [7:0]pixbuf_y_fu_124;
  wire pixbuf_y_fu_1240;
  wire push;
  wire push_0;
  wire push_1;
  wire [0:0]select_ln2047_1_fu_238_p3;
  wire \select_ln2047_reg_512[1]_i_1_n_3 ;
  wire \select_ln2047_reg_512_reg_n_3_[1] ;
  wire stream_out_hresampled_full_n;
  wire v_hcresampler_core_U0_ap_start;
  wire width_val12_c22_empty_n;
  wire width_val12_c22_full_n;
  wire width_val12_c23_empty_n;
  wire width_val12_c_full_n;
  wire \y_2_fu_72[0]_i_2_n_3 ;
  wire [14:12]y_2_fu_72_reg;
  wire \y_2_fu_72_reg[0]_i_1_n_10 ;
  wire \y_2_fu_72_reg[0]_i_1_n_3 ;
  wire \y_2_fu_72_reg[0]_i_1_n_4 ;
  wire \y_2_fu_72_reg[0]_i_1_n_5 ;
  wire \y_2_fu_72_reg[0]_i_1_n_6 ;
  wire \y_2_fu_72_reg[0]_i_1_n_7 ;
  wire \y_2_fu_72_reg[0]_i_1_n_8 ;
  wire \y_2_fu_72_reg[0]_i_1_n_9 ;
  wire \y_2_fu_72_reg[12]_i_1_n_10 ;
  wire \y_2_fu_72_reg[12]_i_1_n_5 ;
  wire \y_2_fu_72_reg[12]_i_1_n_6 ;
  wire \y_2_fu_72_reg[12]_i_1_n_8 ;
  wire \y_2_fu_72_reg[12]_i_1_n_9 ;
  wire \y_2_fu_72_reg[4]_i_1_n_10 ;
  wire \y_2_fu_72_reg[4]_i_1_n_3 ;
  wire \y_2_fu_72_reg[4]_i_1_n_4 ;
  wire \y_2_fu_72_reg[4]_i_1_n_5 ;
  wire \y_2_fu_72_reg[4]_i_1_n_6 ;
  wire \y_2_fu_72_reg[4]_i_1_n_7 ;
  wire \y_2_fu_72_reg[4]_i_1_n_8 ;
  wire \y_2_fu_72_reg[4]_i_1_n_9 ;
  wire \y_2_fu_72_reg[8]_i_1_n_10 ;
  wire \y_2_fu_72_reg[8]_i_1_n_3 ;
  wire \y_2_fu_72_reg[8]_i_1_n_4 ;
  wire \y_2_fu_72_reg[8]_i_1_n_5 ;
  wire \y_2_fu_72_reg[8]_i_1_n_6 ;
  wire \y_2_fu_72_reg[8]_i_1_n_7 ;
  wire \y_2_fu_72_reg[8]_i_1_n_8 ;
  wire \y_2_fu_72_reg[8]_i_1_n_9 ;
  wire [3:0]NLW_cmp36580_i_fu_255_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp36580_i_fu_255_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2049_fu_268_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2049_fu_268_p2_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_y_2_fu_72_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_2_fu_72_reg[12]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(Q),
        .I3(CO),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(width_val12_c22_full_n),
        .I3(height_val7_c19_full_n),
        .I4(height_val7_c20_empty_n),
        .I5(width_val12_c23_empty_n),
        .O(push));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q),
        .I1(CO),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(push),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp36580_i_fu_255_p2_carry
       (.CI(1'b0),
        .CO({cmp36580_i_fu_255_p2_carry_n_3,cmp36580_i_fu_255_p2_carry_n_4,cmp36580_i_fu_255_p2_carry_n_5,cmp36580_i_fu_255_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(\cmp36580_i_reg_527_reg[0]_0 ),
        .O(NLW_cmp36580_i_fu_255_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp36580_i_fu_255_p2_carry__0
       (.CI(cmp36580_i_fu_255_p2_carry_n_3),
        .CO({cmp36580_i_fu_255_p2,cmp36580_i_fu_255_p2_carry__0_n_4,cmp36580_i_fu_255_p2_carry__0_n_5,cmp36580_i_fu_255_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\cmp36580_i_reg_527_reg[0]_1 ),
        .O(NLW_cmp36580_i_fu_255_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(\cmp36580_i_reg_527_reg[0]_2 ));
  FDRE \cmp36580_i_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp36580_i_fu_255_p2),
        .Q(cmp36580_i_reg_527),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190
       (.D(ap_NS_fsm[5:4]),
        .E(E),
        .Q(loopWidth_reg_517),
        .\SRL_SIG_reg[0]_44 (\SRL_SIG_reg[0]_44 ),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_n_109),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_1 (inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .\ap_CS_fsm_reg[5] ({ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_1(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o),
        .ap_enable_reg_pp0_iter1_reg_2(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o),
        .ap_enable_reg_pp0_iter3_reg_0(pixbuf_y_fu_1240),
        .ap_rst_n(ap_rst_n),
        .bPassThru_loc_channel_dout(bPassThru_loc_channel_dout),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .\icmp_ln2052_reg_887_pp0_iter1_reg_reg[0]_0 (p_lcssa599638_i_fu_1080),
        .\icmp_ln2052_reg_887_pp0_iter2_reg_reg[0]_0 (pixbuf_y_3_fu_1360),
        .\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 (inpix_0_0_0_0_0_load585_lcssa609_i_fu_76),
        .\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 (D),
        .\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 (inpix_0_1_0_0_0_load587_lcssa612_i_fu_80),
        .\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 (\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7] ),
        .\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 (inpix_0_2_0_0_0_load589_lcssa615_i_fu_84),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .not_bPassThru_i_reg_522(not_bPassThru_i_reg_522),
        .\odd_col_reg_891_reg[0]_0 (\select_ln2047_reg_512_reg_n_3_[1] ),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .\p_0_0_0_0_0450590_i_fu_154_reg[7]_0 ({\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[7] ,\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[6] ,\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[5] ,\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[4] ,\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[3] ,\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[2] ,\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[1] ,\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[0] }),
        .\p_0_1_0_0_0592_i_fu_158_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o),
        .\p_0_1_0_0_0592_i_fu_158_reg[7]_1 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o),
        .\p_0_1_0_0_0592_i_fu_158_reg[7]_2 (p_0_1_0_0_0593_lcssa621_i_fu_92),
        .\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 (p_0_1_0_0_0593601_i_fu_142),
        .\p_0_1_0_0_0593601_i_fu_142_reg[7]_1 (p_0_1_0_0_0593602_lcssa644_i_fu_116),
        .\p_0_2_0_0_0594_i_fu_162_reg[7]_0 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o),
        .\p_0_2_0_0_0594_i_fu_162_reg[7]_1 (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o),
        .\p_0_2_0_0_0594_i_fu_162_reg[7]_2 (\p_0_2_0_0_0594_i_fu_162_reg[7] ),
        .\p_0_2_0_0_0594_i_fu_162_reg[7]_3 (p_0_2_0_0_0595_lcssa624_i_fu_96),
        .\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 (p_0_2_0_0_0595604_i_fu_146),
        .\p_0_2_0_0_0595604_i_fu_146_reg[7]_1 (p_0_2_0_0_0595605_lcssa647_i_fu_120),
        .\pixbuf_y_10_reg_927_reg[7]_0 (pixbuf_y_10_reg_927),
        .\pixbuf_y_11_reg_933_reg[7]_0 (pixbuf_y_11_reg_933),
        .\pixbuf_y_5_fu_170_reg[7]_0 (pixbuf_y_2_load_reg_542),
        .\pixbuf_y_6_fu_174_reg[7]_0 (pixbuf_y_3_load_reg_547),
        .\pixbuf_y_7_fu_178_reg[7]_0 (pixbuf_y_4_fu_140),
        .\pixbuf_y_8_reg_914_reg[7]_0 (pixbuf_y_8_reg_914),
        .\pixbuf_y_9_reg_921_reg[7]_0 (pixbuf_y_9_reg_921),
        .\pixbuf_y_fu_166_reg[7]_0 (pixbuf_y_1_load_reg_537),
        .push_0(push_0),
        .push_1(push_1),
        .\select_ln2143_2_reg_938_reg[7]_0 (p_lcssa597632_i_fu_104),
        .\select_ln2143_3_reg_943_reg[7]_0 (p_lcssa600641_i_fu_112),
        .\select_ln2143_4_reg_948_reg[7]_0 (p_lcssa627_i_fu_100),
        .\select_ln2143_5_reg_953_reg[7]_0 (p_lcssa599638_i_fu_108),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .\tmp_8_i_reg_983_reg[7]_0 (pixbuf_y_fu_124));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_n_109),
        .Q(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2049_fu_268_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln2049_fu_268_p2_carry_n_3,icmp_ln2049_fu_268_p2_carry_n_4,icmp_ln2049_fu_268_p2_carry_n_5,icmp_ln2049_fu_268_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln2049_fu_268_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln2049_fu_268_p2_carry_i_5_n_3,icmp_ln2049_fu_268_p2_carry_i_6_n_3,icmp_ln2049_fu_268_p2_carry_i_7_n_3,icmp_ln2049_fu_268_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2049_fu_268_p2_carry__0
       (.CI(icmp_ln2049_fu_268_p2_carry_n_3),
        .CO({CO,icmp_ln2049_fu_268_p2_carry__0_n_4,icmp_ln2049_fu_268_p2_carry__0_n_5,icmp_ln2049_fu_268_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln2049_fu_268_p2_carry__0_i_1_n_3,icmp_ln2049_fu_268_p2_carry__0_i_2_n_3,\ap_CS_fsm_reg[0]_0 }),
        .O(NLW_icmp_ln2049_fu_268_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln2049_fu_268_p2_carry__0_i_5_n_3,icmp_ln2049_fu_268_p2_carry__0_i_6_n_3,icmp_ln2049_fu_268_p2_carry__0_i_7_n_3,icmp_ln2049_fu_268_p2_carry__0_i_8_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln2049_fu_268_p2_carry__0_i_1
       (.I0(loopHeight_reg_507[3]),
        .I1(loopHeight_reg_507[2]),
        .I2(y_2_fu_72_reg[14]),
        .O(icmp_ln2049_fu_268_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln2049_fu_268_p2_carry__0_i_2
       (.I0(loopHeight_reg_507[1]),
        .I1(y_2_fu_72_reg[13]),
        .I2(loopHeight_reg_507[0]),
        .I3(y_2_fu_72_reg[12]),
        .O(icmp_ln2049_fu_268_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln2049_fu_268_p2_carry__0_i_5
       (.I0(loopHeight_reg_507[3]),
        .I1(y_2_fu_72_reg[14]),
        .I2(loopHeight_reg_507[2]),
        .O(icmp_ln2049_fu_268_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2049_fu_268_p2_carry__0_i_6
       (.I0(y_2_fu_72_reg[13]),
        .I1(loopHeight_reg_507[1]),
        .I2(y_2_fu_72_reg[12]),
        .I3(loopHeight_reg_507[0]),
        .O(icmp_ln2049_fu_268_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2049_fu_268_p2_carry__0_i_7
       (.I0(out[11]),
        .I1(\SRL_SIG_reg[0]_45 [11]),
        .I2(out[10]),
        .I3(\SRL_SIG_reg[0]_45 [10]),
        .O(icmp_ln2049_fu_268_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2049_fu_268_p2_carry__0_i_8
       (.I0(out[9]),
        .I1(\SRL_SIG_reg[0]_45 [9]),
        .I2(out[8]),
        .I3(\SRL_SIG_reg[0]_45 [8]),
        .O(icmp_ln2049_fu_268_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2049_fu_268_p2_carry_i_5
       (.I0(out[7]),
        .I1(\SRL_SIG_reg[0]_45 [7]),
        .I2(out[6]),
        .I3(\SRL_SIG_reg[0]_45 [6]),
        .O(icmp_ln2049_fu_268_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2049_fu_268_p2_carry_i_6
       (.I0(out[5]),
        .I1(\SRL_SIG_reg[0]_45 [5]),
        .I2(out[4]),
        .I3(\SRL_SIG_reg[0]_45 [4]),
        .O(icmp_ln2049_fu_268_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2049_fu_268_p2_carry_i_7
       (.I0(out[3]),
        .I1(\SRL_SIG_reg[0]_45 [3]),
        .I2(out[2]),
        .I3(\SRL_SIG_reg[0]_45 [2]),
        .O(icmp_ln2049_fu_268_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2049_fu_268_p2_carry_i_8
       (.I0(out[1]),
        .I1(\SRL_SIG_reg[0]_45 [1]),
        .I2(out[0]),
        .I3(\SRL_SIG_reg[0]_45 [0]),
        .O(icmp_ln2049_fu_268_p2_carry_i_8_n_3));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[0]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[0]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[1]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[1]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[2]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[2]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[3]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[3]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[4]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[4]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[5]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[5]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[6]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[6]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_0_0_0_0_load584_i_out_o[7]),
        .Q(inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[7]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[0]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[0]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[1]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[1]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[2]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[2]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[3]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[3]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[4]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[4]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[5]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[5]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[6]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[6]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_1_0_0_0_load586_i_out_o[7]),
        .Q(inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[7]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[0]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[0]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[1]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[1]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[2]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[2]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[3]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[3]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[4]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[4]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[5]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[5]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[6]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[6]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_inpix_0_2_0_0_0_load588_i_out_o[7]),
        .Q(inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_507_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[0]),
        .Q(loopHeight_reg_507[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_507_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[1]),
        .Q(loopHeight_reg_507[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_507_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[2]),
        .Q(loopHeight_reg_507[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_507_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(height_val7_c20_dout[3]),
        .Q(loopHeight_reg_507[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [0]),
        .Q(loopWidth_reg_517[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [10]),
        .Q(loopWidth_reg_517[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [11]),
        .Q(loopWidth_reg_517[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [12]),
        .Q(loopWidth_reg_517[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [13]),
        .Q(loopWidth_reg_517[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [14]),
        .Q(loopWidth_reg_517[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [15]),
        .Q(loopWidth_reg_517[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [1]),
        .Q(loopWidth_reg_517[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [2]),
        .Q(loopWidth_reg_517[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [3]),
        .Q(loopWidth_reg_517[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [4]),
        .Q(loopWidth_reg_517[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [5]),
        .Q(loopWidth_reg_517[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [6]),
        .Q(loopWidth_reg_517[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [7]),
        .Q(loopWidth_reg_517[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [8]),
        .Q(loopWidth_reg_517[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_517_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopWidth_reg_517_reg[15]_0 [9]),
        .Q(loopWidth_reg_517[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \mOutPtr[2]_i_1__20 
       (.I0(push),
        .I1(width_val12_c22_empty_n),
        .I2(height_val7_c19_empty_n),
        .I3(width_val12_c_full_n),
        .I4(height_val7_c_full_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_2__5 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .O(empty_n_reg_0));
  FDRE \not_bPassThru_i_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(select_ln2047_1_fu_238_p3),
        .Q(not_bPassThru_i_reg_522),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[0]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[1]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[2]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[3]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[4]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[5]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[6]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(pixbuf_y_11_reg_933[7]),
        .Q(\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg_n_3_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[0]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[1]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[2]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[3]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[4]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[5]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[6]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_1_0_0_0593601_i_fu_142[7]),
        .Q(p_0_1_0_0_0593602_lcssa644_i_fu_116[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92[7]_i_1 
       (.I0(cmp36580_i_reg_527),
        .I1(ap_CS_fsm_state6),
        .O(p_0_0_0_0_0450591_lcssa618_i_fu_88));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[0]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[1]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[2]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[3]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[4]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[5]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[6]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_1_0_0_0593601_i_fu_142[7]),
        .Q(p_0_1_0_0_0593_lcssa621_i_fu_92[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[0]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[1]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[2]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[3]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[4]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[5]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[6]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_2_0_0_0595604_i_fu_146[7]),
        .Q(p_0_2_0_0_0595605_lcssa647_i_fu_120[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[0]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[1]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[2]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[3]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[4]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[5]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[6]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450591_lcssa618_i_fu_88),
        .D(p_0_2_0_0_0595604_i_fu_146[7]),
        .Q(p_0_2_0_0_0595_lcssa624_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[0]),
        .Q(p_lcssa597632_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[1]),
        .Q(p_lcssa597632_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[2]),
        .Q(p_lcssa597632_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[3]),
        .Q(p_lcssa597632_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[4]),
        .Q(p_lcssa597632_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[5]),
        .Q(p_lcssa597632_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[6]),
        .Q(p_lcssa597632_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_lcssa597632_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out2_o[7]),
        .Q(p_lcssa597632_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[0]),
        .Q(p_lcssa599638_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[1]),
        .Q(p_lcssa599638_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[2]),
        .Q(p_lcssa599638_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[3]),
        .Q(p_lcssa599638_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[4]),
        .Q(p_lcssa599638_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[5]),
        .Q(p_lcssa599638_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[6]),
        .Q(p_lcssa599638_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_lcssa599638_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out1_o[7]),
        .Q(p_lcssa599638_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[0]),
        .Q(p_lcssa600641_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[1]),
        .Q(p_lcssa600641_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[2]),
        .Q(p_lcssa600641_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[3]),
        .Q(p_lcssa600641_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[4]),
        .Q(p_lcssa600641_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[5]),
        .Q(p_lcssa600641_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[6]),
        .Q(p_lcssa600641_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_lcssa600641_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out_o[7]),
        .Q(p_lcssa600641_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[0]),
        .Q(p_lcssa627_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[1]),
        .Q(p_lcssa627_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[2]),
        .Q(p_lcssa627_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[3]),
        .Q(p_lcssa627_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[4]),
        .Q(p_lcssa627_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[5]),
        .Q(p_lcssa627_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[6]),
        .Q(p_lcssa627_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_lcssa627_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa599638_i_fu_1080),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_p_out3_o[7]),
        .Q(p_lcssa627_i_fu_100[7]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[0]),
        .Q(pixbuf_y_1_fu_128[0]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[1]),
        .Q(pixbuf_y_1_fu_128[1]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[2]),
        .Q(pixbuf_y_1_fu_128[2]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[3]),
        .Q(pixbuf_y_1_fu_128[3]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[4]),
        .Q(pixbuf_y_1_fu_128[4]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[5]),
        .Q(pixbuf_y_1_fu_128[5]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[6]),
        .Q(pixbuf_y_1_fu_128[6]),
        .R(1'b0));
  FDRE \pixbuf_y_1_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_8_reg_914[7]),
        .Q(pixbuf_y_1_fu_128[7]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[0]),
        .Q(pixbuf_y_1_load_reg_537[0]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[1]),
        .Q(pixbuf_y_1_load_reg_537[1]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[2]),
        .Q(pixbuf_y_1_load_reg_537[2]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[3]),
        .Q(pixbuf_y_1_load_reg_537[3]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[4]),
        .Q(pixbuf_y_1_load_reg_537[4]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[5]),
        .Q(pixbuf_y_1_load_reg_537[5]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[6]),
        .Q(pixbuf_y_1_load_reg_537[6]),
        .R(1'b0));
  FDRE \pixbuf_y_1_load_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_1_fu_128[7]),
        .Q(pixbuf_y_1_load_reg_537[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[0]),
        .Q(pixbuf_y_2_fu_132[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[1]),
        .Q(pixbuf_y_2_fu_132[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[2]),
        .Q(pixbuf_y_2_fu_132[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[3]),
        .Q(pixbuf_y_2_fu_132[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[4]),
        .Q(pixbuf_y_2_fu_132[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[5]),
        .Q(pixbuf_y_2_fu_132[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[6]),
        .Q(pixbuf_y_2_fu_132[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_9_reg_921[7]),
        .Q(pixbuf_y_2_fu_132[7]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[0]),
        .Q(pixbuf_y_2_load_reg_542[0]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[1]),
        .Q(pixbuf_y_2_load_reg_542[1]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[2]),
        .Q(pixbuf_y_2_load_reg_542[2]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[3]),
        .Q(pixbuf_y_2_load_reg_542[3]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[4]),
        .Q(pixbuf_y_2_load_reg_542[4]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[5]),
        .Q(pixbuf_y_2_load_reg_542[5]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[6]),
        .Q(pixbuf_y_2_load_reg_542[6]),
        .R(1'b0));
  FDRE \pixbuf_y_2_load_reg_542_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_2_fu_132[7]),
        .Q(pixbuf_y_2_load_reg_542[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[0]),
        .Q(pixbuf_y_3_fu_136[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[1]),
        .Q(pixbuf_y_3_fu_136[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[2]),
        .Q(pixbuf_y_3_fu_136[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[3]),
        .Q(pixbuf_y_3_fu_136[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[4]),
        .Q(pixbuf_y_3_fu_136[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[5]),
        .Q(pixbuf_y_3_fu_136[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[6]),
        .Q(pixbuf_y_3_fu_136[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_3_fu_1360),
        .D(pixbuf_y_10_reg_927[7]),
        .Q(pixbuf_y_3_fu_136[7]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[0]),
        .Q(pixbuf_y_3_load_reg_547[0]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[1]),
        .Q(pixbuf_y_3_load_reg_547[1]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[2]),
        .Q(pixbuf_y_3_load_reg_547[2]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[3]),
        .Q(pixbuf_y_3_load_reg_547[3]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[4]),
        .Q(pixbuf_y_3_load_reg_547[4]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[5]),
        .Q(pixbuf_y_3_load_reg_547[5]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[6]),
        .Q(pixbuf_y_3_load_reg_547[6]),
        .R(1'b0));
  FDRE \pixbuf_y_3_load_reg_547_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(pixbuf_y_3_fu_136[7]),
        .Q(pixbuf_y_3_load_reg_547[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[0]),
        .Q(pixbuf_y_4_fu_140[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[1]),
        .Q(pixbuf_y_4_fu_140[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[2]),
        .Q(pixbuf_y_4_fu_140[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[3]),
        .Q(pixbuf_y_4_fu_140[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[4]),
        .Q(pixbuf_y_4_fu_140[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[5]),
        .Q(pixbuf_y_4_fu_140[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[6]),
        .Q(pixbuf_y_4_fu_140[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_4_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(pixbuf_y_11_reg_933[7]),
        .Q(pixbuf_y_4_fu_140[7]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[0]),
        .Q(pixbuf_y_fu_124[0]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[1]),
        .Q(pixbuf_y_fu_124[1]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[2]),
        .Q(pixbuf_y_fu_124[2]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[3]),
        .Q(pixbuf_y_fu_124[3]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[4]),
        .Q(pixbuf_y_fu_124[4]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[5]),
        .Q(pixbuf_y_fu_124[5]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[6]),
        .Q(pixbuf_y_fu_124[6]),
        .R(1'b0));
  FDRE \pixbuf_y_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(pixbuf_y_fu_1240),
        .D(pixbuf_y_8_reg_914[7]),
        .Q(pixbuf_y_fu_124[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2E)) 
    \select_ln2047_reg_512[1]_i_1 
       (.I0(\select_ln2047_reg_512_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state2),
        .I2(bPassThru_loc_channel_dout),
        .O(\select_ln2047_reg_512[1]_i_1_n_3 ));
  FDRE \select_ln2047_reg_512_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln2047_reg_512[1]_i_1_n_3 ),
        .Q(\select_ln2047_reg_512_reg_n_3_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_fu_72[0]_i_2 
       (.I0(out[0]),
        .O(\y_2_fu_72[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[0]_i_1_n_10 ),
        .Q(out[0]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_2_fu_72_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_2_fu_72_reg[0]_i_1_n_3 ,\y_2_fu_72_reg[0]_i_1_n_4 ,\y_2_fu_72_reg[0]_i_1_n_5 ,\y_2_fu_72_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_2_fu_72_reg[0]_i_1_n_7 ,\y_2_fu_72_reg[0]_i_1_n_8 ,\y_2_fu_72_reg[0]_i_1_n_9 ,\y_2_fu_72_reg[0]_i_1_n_10 }),
        .S({out[3:1],\y_2_fu_72[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[8]_i_1_n_8 ),
        .Q(out[10]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[8]_i_1_n_7 ),
        .Q(out[11]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[12]_i_1_n_10 ),
        .Q(y_2_fu_72_reg[12]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_2_fu_72_reg[12]_i_1 
       (.CI(\y_2_fu_72_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_2_fu_72_reg[12]_i_1_CO_UNCONNECTED [3:2],\y_2_fu_72_reg[12]_i_1_n_5 ,\y_2_fu_72_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_fu_72_reg[12]_i_1_O_UNCONNECTED [3],\y_2_fu_72_reg[12]_i_1_n_8 ,\y_2_fu_72_reg[12]_i_1_n_9 ,\y_2_fu_72_reg[12]_i_1_n_10 }),
        .S({1'b0,y_2_fu_72_reg}));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[12]_i_1_n_9 ),
        .Q(y_2_fu_72_reg[13]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[12]_i_1_n_8 ),
        .Q(y_2_fu_72_reg[14]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[0]_i_1_n_9 ),
        .Q(out[1]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[0]_i_1_n_8 ),
        .Q(out[2]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[0]_i_1_n_7 ),
        .Q(out[3]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[4]_i_1_n_10 ),
        .Q(out[4]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_2_fu_72_reg[4]_i_1 
       (.CI(\y_2_fu_72_reg[0]_i_1_n_3 ),
        .CO({\y_2_fu_72_reg[4]_i_1_n_3 ,\y_2_fu_72_reg[4]_i_1_n_4 ,\y_2_fu_72_reg[4]_i_1_n_5 ,\y_2_fu_72_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_2_fu_72_reg[4]_i_1_n_7 ,\y_2_fu_72_reg[4]_i_1_n_8 ,\y_2_fu_72_reg[4]_i_1_n_9 ,\y_2_fu_72_reg[4]_i_1_n_10 }),
        .S(out[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[4]_i_1_n_9 ),
        .Q(out[5]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[4]_i_1_n_8 ),
        .Q(out[6]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[4]_i_1_n_7 ),
        .Q(out[7]),
        .R(push));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[8]_i_1_n_10 ),
        .Q(out[8]),
        .R(push));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_2_fu_72_reg[8]_i_1 
       (.CI(\y_2_fu_72_reg[4]_i_1_n_3 ),
        .CO({\y_2_fu_72_reg[8]_i_1_n_3 ,\y_2_fu_72_reg[8]_i_1_n_4 ,\y_2_fu_72_reg[8]_i_1_n_5 ,\y_2_fu_72_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_2_fu_72_reg[8]_i_1_n_7 ,\y_2_fu_72_reg[8]_i_1_n_8 ,\y_2_fu_72_reg[8]_i_1_n_9 ,\y_2_fu_72_reg[8]_i_1_n_10 }),
        .S(out[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_2_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_2_fu_72_reg[8]_i_1_n_9 ),
        .Q(out[9]),
        .R(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2
   (\ap_CS_fsm_reg[4] ,
    push_0,
    \mOutPtr_reg[0] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    D,
    \icmp_ln2052_reg_887_pp0_iter1_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter3_reg_0,
    \icmp_ln2052_reg_887_pp0_iter2_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    \p_0_1_0_0_0593601_i_fu_142_reg[7]_0 ,
    \p_0_2_0_0_0595604_i_fu_146_reg[7]_0 ,
    \pixbuf_y_10_reg_927_reg[7]_0 ,
    \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 ,
    \p_0_1_0_0_0592_i_fu_158_reg[7]_0 ,
    \p_0_1_0_0_0592_i_fu_158_reg[7]_1 ,
    \p_0_2_0_0_0594_i_fu_162_reg[7]_0 ,
    \p_0_2_0_0_0594_i_fu_162_reg[7]_1 ,
    \ap_CS_fsm_reg[3] ,
    \pixbuf_y_11_reg_933_reg[7]_0 ,
    \pixbuf_y_9_reg_921_reg[7]_0 ,
    \pixbuf_y_8_reg_914_reg[7]_0 ,
    \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 ,
    ap_clk,
    not_bPassThru_i_reg_522,
    SS,
    bPassThru_loc_channel_dout,
    Q,
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg,
    \odd_col_reg_891_reg[0]_0 ,
    E,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    push_1,
    \ap_CS_fsm_reg[5] ,
    ovrlayYUV_empty_n,
    stream_out_hresampled_full_n,
    \p_0_2_0_0_0594_i_fu_162_reg[7]_2 ,
    \inpix_0_2_0_0_0_load_reg_978_reg[7]_0 ,
    \inpix_0_1_0_0_0_load_reg_973_reg[7]_0 ,
    \inpix_0_0_0_0_0_load_reg_968_reg[7]_0 ,
    \pixbuf_y_fu_166_reg[7]_0 ,
    \pixbuf_y_5_fu_170_reg[7]_0 ,
    \pixbuf_y_6_fu_174_reg[7]_0 ,
    \pixbuf_y_7_fu_178_reg[7]_0 ,
    \p_0_0_0_0_0450590_i_fu_154_reg[7]_0 ,
    \p_0_2_0_0_0595604_i_fu_146_reg[7]_1 ,
    \p_0_2_0_0_0594_i_fu_162_reg[7]_3 ,
    \p_0_1_0_0_0593601_i_fu_142_reg[7]_1 ,
    \p_0_1_0_0_0592_i_fu_158_reg[7]_2 ,
    \SRL_SIG_reg[0]_44 ,
    \select_ln2143_5_reg_953_reg[7]_0 ,
    \select_ln2143_4_reg_948_reg[7]_0 ,
    \select_ln2143_3_reg_943_reg[7]_0 ,
    \select_ln2143_2_reg_938_reg[7]_0 ,
    \tmp_8_i_reg_983_reg[7]_0 );
  output \ap_CS_fsm_reg[4] ;
  output push_0;
  output \mOutPtr_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[4]_1 ;
  output [1:0]D;
  output [0:0]\icmp_ln2052_reg_887_pp0_iter1_reg_reg[0]_0 ;
  output [0:0]ap_enable_reg_pp0_iter3_reg_0;
  output [0:0]\icmp_ln2052_reg_887_pp0_iter2_reg_reg[0]_0 ;
  output [7:0]ap_enable_reg_pp0_iter1_reg_0;
  output [7:0]ap_enable_reg_pp0_iter1_reg_1;
  output [7:0]ap_enable_reg_pp0_iter1_reg_2;
  output [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 ;
  output [7:0]\pixbuf_y_10_reg_927_reg[7]_0 ;
  output [15:0]\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7]_1 ;
  output [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_1 ;
  output \ap_CS_fsm_reg[3] ;
  output [7:0]\pixbuf_y_11_reg_933_reg[7]_0 ;
  output [7:0]\pixbuf_y_9_reg_921_reg[7]_0 ;
  output [7:0]\pixbuf_y_8_reg_914_reg[7]_0 ;
  output [7:0]\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 ;
  input ap_clk;
  input not_bPassThru_i_reg_522;
  input [0:0]SS;
  input bPassThru_loc_channel_dout;
  input [15:0]Q;
  input grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg;
  input \odd_col_reg_891_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input push_1;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input ovrlayYUV_empty_n;
  input stream_out_hresampled_full_n;
  input [23:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_2 ;
  input [7:0]\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 ;
  input [7:0]\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 ;
  input [7:0]\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 ;
  input [7:0]\pixbuf_y_fu_166_reg[7]_0 ;
  input [7:0]\pixbuf_y_5_fu_170_reg[7]_0 ;
  input [7:0]\pixbuf_y_6_fu_174_reg[7]_0 ;
  input [7:0]\pixbuf_y_7_fu_178_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_0450590_i_fu_154_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7]_1 ;
  input [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_3 ;
  input [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7]_1 ;
  input [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7]_2 ;
  input [15:0]\SRL_SIG_reg[0]_44 ;
  input [7:0]\select_ln2143_5_reg_953_reg[7]_0 ;
  input [7:0]\select_ln2143_4_reg_948_reg[7]_0 ;
  input [7:0]\select_ln2143_3_reg_943_reg[7]_0 ;
  input [7:0]\select_ln2143_2_reg_938_reg[7]_0 ;
  input [7:0]\tmp_8_i_reg_983_reg[7]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_44 ;
  wire [0:0]SS;
  wire [14:0]add_ln2052_fu_375_p2;
  wire [8:1]add_ln2174_fu_559_p2;
  wire [8:0]add_ln2174_reg_958;
  wire \add_ln2174_reg_958[3]_i_2_n_3 ;
  wire \add_ln2174_reg_958[4]_i_2_n_3 ;
  wire \add_ln2174_reg_958[5]_i_2_n_3 ;
  wire \add_ln2174_reg_958[6]_i_2_n_3 ;
  wire \add_ln2174_reg_958[8]_i_2_n_3 ;
  wire [9:2]add_ln2175_2_fu_720_p2;
  wire [8:1]add_ln2175_fu_569_p2;
  wire [8:0]add_ln2175_reg_963;
  wire \add_ln2175_reg_963[3]_i_2_n_3 ;
  wire \add_ln2175_reg_963[4]_i_2_n_3 ;
  wire \add_ln2175_reg_963[5]_i_2_n_3 ;
  wire \add_ln2175_reg_963[6]_i_2_n_3 ;
  wire \add_ln2175_reg_963[8]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_1 ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_3;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_1;
  wire [7:0]ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire [0:0]ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_3;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_3;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire bPassThru_loc_channel_dout;
  wire cmp148_i_reg_900_pp0_iter1_reg;
  wire \cmp148_i_reg_900_reg_n_3_[0] ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready;
  wire grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg;
  wire icmp_ln2052_fu_369_p2;
  wire icmp_ln2052_fu_369_p2_carry__0_n_4;
  wire icmp_ln2052_fu_369_p2_carry__0_n_5;
  wire icmp_ln2052_fu_369_p2_carry__0_n_6;
  wire icmp_ln2052_fu_369_p2_carry_n_3;
  wire icmp_ln2052_fu_369_p2_carry_n_4;
  wire icmp_ln2052_fu_369_p2_carry_n_5;
  wire icmp_ln2052_fu_369_p2_carry_n_6;
  wire icmp_ln2052_reg_887;
  wire icmp_ln2052_reg_887_pp0_iter1_reg;
  wire [0:0]\icmp_ln2052_reg_887_pp0_iter1_reg_reg[0]_0 ;
  wire icmp_ln2052_reg_887_pp0_iter2_reg;
  wire [0:0]\icmp_ln2052_reg_887_pp0_iter2_reg_reg[0]_0 ;
  wire icmp_ln2062_fu_391_p2;
  wire icmp_ln2062_fu_391_p2_carry__0_n_4;
  wire icmp_ln2062_fu_391_p2_carry__0_n_5;
  wire icmp_ln2062_fu_391_p2_carry__0_n_6;
  wire icmp_ln2062_fu_391_p2_carry_n_3;
  wire icmp_ln2062_fu_391_p2_carry_n_4;
  wire icmp_ln2062_fu_391_p2_carry_n_5;
  wire icmp_ln2062_fu_391_p2_carry_n_6;
  wire icmp_ln2062_reg_896;
  wire [7:0]inpix_0_0_0_0_0_load_reg_968;
  wire [7:0]inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg;
  wire [7:0]\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 ;
  wire [7:0]inpix_0_1_0_0_0_load_reg_973;
  wire [7:0]inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg;
  wire [15:0]\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 ;
  wire [7:0]inpix_0_2_0_0_0_load_reg_978;
  wire [7:0]\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 ;
  wire [7:0]\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire not_bPassThru_i_reg_522;
  wire \odd_col_reg_891_pp0_iter2_reg_reg[0]_srl2_n_3 ;
  wire odd_col_reg_891_pp0_iter3_reg;
  wire \odd_col_reg_891_reg[0]_0 ;
  wire \odd_col_reg_891_reg_n_3_[0] ;
  wire out_x_fu_381_p2_carry__0_n_3;
  wire out_x_fu_381_p2_carry__0_n_4;
  wire out_x_fu_381_p2_carry__0_n_5;
  wire out_x_fu_381_p2_carry__0_n_6;
  wire out_x_fu_381_p2_carry__1_n_3;
  wire out_x_fu_381_p2_carry__1_n_4;
  wire out_x_fu_381_p2_carry__1_n_5;
  wire out_x_fu_381_p2_carry__1_n_6;
  wire out_x_fu_381_p2_carry__2_n_4;
  wire out_x_fu_381_p2_carry__2_n_5;
  wire out_x_fu_381_p2_carry__2_n_6;
  wire out_x_fu_381_p2_carry_n_10;
  wire out_x_fu_381_p2_carry_n_3;
  wire out_x_fu_381_p2_carry_n_4;
  wire out_x_fu_381_p2_carry_n_5;
  wire out_x_fu_381_p2_carry_n_6;
  wire ovrlayYUV_empty_n;
  wire [7:0]p_0_0_0_0_0450590_i_fu_154;
  wire p_0_0_0_0_0450590_i_fu_154_0;
  wire [7:0]\p_0_0_0_0_0450590_i_fu_154_reg[7]_0 ;
  wire [7:0]p_0_1_0_0_0592_i_fu_158;
  wire [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7]_1 ;
  wire [7:0]\p_0_1_0_0_0592_i_fu_158_reg[7]_2 ;
  wire p_0_1_0_0_0593601_i_fu_142;
  wire [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_0593601_i_fu_142_reg[7]_1 ;
  wire [7:0]p_0_2_0_0_0594_i_fu_162;
  wire [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_1 ;
  wire [23:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_2 ;
  wire [7:0]\p_0_2_0_0_0594_i_fu_162_reg[7]_3 ;
  wire [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_0595604_i_fu_146_reg[7]_1 ;
  wire p_0_in;
  wire [14:1]p_0_in_1;
  wire [7:0]p_1_in;
  wire p_5_in;
  wire p_cast21_i_cast_reg_882;
  wire [7:0]\pixbuf_y_10_reg_927_reg[7]_0 ;
  wire [7:0]\pixbuf_y_11_reg_933_reg[7]_0 ;
  wire [7:0]pixbuf_y_5_fu_170;
  wire [7:0]\pixbuf_y_5_fu_170_reg[7]_0 ;
  wire [7:0]pixbuf_y_6_fu_174;
  wire [7:0]\pixbuf_y_6_fu_174_reg[7]_0 ;
  wire [7:0]pixbuf_y_7_fu_178;
  wire [7:0]\pixbuf_y_7_fu_178_reg[7]_0 ;
  wire [7:0]\pixbuf_y_8_reg_914_reg[7]_0 ;
  wire [7:0]\pixbuf_y_9_reg_921_reg[7]_0 ;
  wire [7:0]pixbuf_y_fu_166;
  wire [7:0]\pixbuf_y_fu_166_reg[7]_0 ;
  wire push_0;
  wire push_1;
  wire [7:0]select_ln2143_2_fu_527_p3;
  wire [7:0]select_ln2143_2_reg_938;
  wire [7:0]\select_ln2143_2_reg_938_reg[7]_0 ;
  wire [7:0]select_ln2143_3_fu_534_p3;
  wire [7:0]\select_ln2143_3_reg_943_reg[7]_0 ;
  wire [7:0]select_ln2143_4_fu_541_p3;
  wire [7:0]select_ln2143_4_reg_948;
  wire [7:0]\select_ln2143_4_reg_948_reg[7]_0 ;
  wire [7:0]select_ln2143_5_fu_548_p3;
  wire [7:0]\select_ln2143_5_reg_953_reg[7]_0 ;
  wire stream_out_hresampled_full_n;
  wire [7:0]tmp_1_reg_993;
  wire \tmp_1_reg_993[1]_i_2_n_3 ;
  wire \tmp_1_reg_993[1]_i_3_n_3 ;
  wire \tmp_1_reg_993[1]_i_4_n_3 ;
  wire \tmp_1_reg_993[1]_i_5_n_3 ;
  wire \tmp_1_reg_993[1]_i_6_n_3 ;
  wire \tmp_1_reg_993[1]_i_7_n_3 ;
  wire \tmp_1_reg_993[5]_i_2_n_3 ;
  wire \tmp_1_reg_993[5]_i_3_n_3 ;
  wire \tmp_1_reg_993[5]_i_4_n_3 ;
  wire \tmp_1_reg_993[5]_i_5_n_3 ;
  wire \tmp_1_reg_993[5]_i_6_n_3 ;
  wire \tmp_1_reg_993[5]_i_7_n_3 ;
  wire \tmp_1_reg_993[5]_i_8_n_3 ;
  wire \tmp_1_reg_993[5]_i_9_n_3 ;
  wire \tmp_1_reg_993[7]_i_2_n_3 ;
  wire \tmp_1_reg_993[7]_i_3_n_3 ;
  wire \tmp_1_reg_993[7]_i_4_n_3 ;
  wire \tmp_1_reg_993_reg[1]_i_1_n_3 ;
  wire \tmp_1_reg_993_reg[1]_i_1_n_4 ;
  wire \tmp_1_reg_993_reg[1]_i_1_n_5 ;
  wire \tmp_1_reg_993_reg[1]_i_1_n_6 ;
  wire \tmp_1_reg_993_reg[5]_i_1_n_3 ;
  wire \tmp_1_reg_993_reg[5]_i_1_n_4 ;
  wire \tmp_1_reg_993_reg[5]_i_1_n_5 ;
  wire \tmp_1_reg_993_reg[5]_i_1_n_6 ;
  wire \tmp_1_reg_993_reg[7]_i_1_n_6 ;
  wire \tmp_3_reg_910_pp0_iter2_reg_reg[0]_srl2_n_3 ;
  wire tmp_3_reg_910_pp0_iter3_reg;
  wire \tmp_3_reg_910_reg_n_3_[0] ;
  wire [7:0]tmp_8_i_fu_648_p11;
  wire [7:0]tmp_8_i_reg_983;
  wire [7:0]\tmp_8_i_reg_983_reg[7]_0 ;
  wire [7:0]tmp_reg_988;
  wire \tmp_reg_988[1]_i_2_n_3 ;
  wire \tmp_reg_988[1]_i_3_n_3 ;
  wire \tmp_reg_988[1]_i_4_n_3 ;
  wire \tmp_reg_988[1]_i_5_n_3 ;
  wire \tmp_reg_988[1]_i_6_n_3 ;
  wire \tmp_reg_988[1]_i_7_n_3 ;
  wire \tmp_reg_988[5]_i_2_n_3 ;
  wire \tmp_reg_988[5]_i_3_n_3 ;
  wire \tmp_reg_988[5]_i_4_n_3 ;
  wire \tmp_reg_988[5]_i_5_n_3 ;
  wire \tmp_reg_988[5]_i_6_n_3 ;
  wire \tmp_reg_988[5]_i_7_n_3 ;
  wire \tmp_reg_988[5]_i_8_n_3 ;
  wire \tmp_reg_988[5]_i_9_n_3 ;
  wire \tmp_reg_988[7]_i_2_n_3 ;
  wire \tmp_reg_988[7]_i_3_n_3 ;
  wire \tmp_reg_988[7]_i_4_n_3 ;
  wire \tmp_reg_988_reg[1]_i_1_n_3 ;
  wire \tmp_reg_988_reg[1]_i_1_n_4 ;
  wire \tmp_reg_988_reg[1]_i_1_n_5 ;
  wire \tmp_reg_988_reg[1]_i_1_n_6 ;
  wire \tmp_reg_988_reg[5]_i_1_n_3 ;
  wire \tmp_reg_988_reg[5]_i_1_n_4 ;
  wire \tmp_reg_988_reg[5]_i_1_n_5 ;
  wire \tmp_reg_988_reg[5]_i_1_n_6 ;
  wire \tmp_reg_988_reg[7]_i_1_n_6 ;
  wire x_fu_150;
  wire \x_fu_150_reg_n_3_[0] ;
  wire \x_fu_150_reg_n_3_[10] ;
  wire \x_fu_150_reg_n_3_[11] ;
  wire \x_fu_150_reg_n_3_[12] ;
  wire \x_fu_150_reg_n_3_[13] ;
  wire \x_fu_150_reg_n_3_[14] ;
  wire \x_fu_150_reg_n_3_[1] ;
  wire \x_fu_150_reg_n_3_[2] ;
  wire \x_fu_150_reg_n_3_[3] ;
  wire \x_fu_150_reg_n_3_[4] ;
  wire \x_fu_150_reg_n_3_[5] ;
  wire \x_fu_150_reg_n_3_[6] ;
  wire \x_fu_150_reg_n_3_[7] ;
  wire \x_fu_150_reg_n_3_[8] ;
  wire \x_fu_150_reg_n_3_[9] ;
  wire [8:1]zext_ln2174_1_fu_678_p1;
  wire [0:0]zext_ln2174_2_fu_555_p1;
  wire [8:1]zext_ln2175_1_fu_707_p1;
  wire [0:0]zext_ln2175_2_fu_565_p1;
  wire [3:0]NLW_icmp_ln2052_fu_369_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2052_fu_369_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2062_fu_391_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2062_fu_391_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_x_fu_381_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_381_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_x_fu_381_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_out_x_fu_381_p2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_out_x_fu_381_p2_carry__2_O_UNCONNECTED;
  wire [1:0]\NLW_tmp_1_reg_993_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_1_reg_993_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_1_reg_993_reg[7]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_tmp_reg_988_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_988_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_reg_988_reg[7]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[0]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[0]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[2]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[2]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[2]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[3]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[3]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[3]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[4]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[4]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[4]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[5]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[5]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[5]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[6]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[6]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[6]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [14]));
  LUT6 #(
    .INIT(64'h008A000000000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [1]),
        .I1(ovrlayYUV_empty_n),
        .I2(flow_control_loop_pipe_sequential_init_U_n_22),
        .I3(tmp_3_reg_910_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(stream_out_hresampled_full_n),
        .O(push_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[7]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[7]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[7]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[1]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[1]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(push_0),
        .I1(bPassThru_loc_channel_dout),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[2]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[2]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[3]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[3]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[4]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[4]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[5]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[5]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[6]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[6]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[7]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_8_i_reg_983[7]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[0]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[0]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[0]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[1]),
        .I1(bPassThru_loc_channel_dout),
        .I2(tmp_reg_988[1]),
        .I3(odd_col_reg_891_pp0_iter3_reg),
        .I4(tmp_1_reg_993[1]),
        .O(\inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln2174_reg_958[0]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [0]),
        .O(zext_ln2174_2_fu_555_p1));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln2174_reg_958[1]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(p_0_1_0_0_0592_i_fu_158[1]),
        .O(add_ln2174_fu_559_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln2174_reg_958[2]_i_1 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [1]),
        .I1(p_0_1_0_0_0592_i_fu_158[1]),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [2]),
        .I3(cmp148_i_reg_900_pp0_iter1_reg),
        .I4(p_0_1_0_0_0592_i_fu_158[2]),
        .O(add_ln2174_fu_559_p2[2]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2174_reg_958[3]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[2]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [2]),
        .I2(\add_ln2174_reg_958[3]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [3]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[3]),
        .O(add_ln2174_fu_559_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln2174_reg_958[3]_i_2 
       (.I0(p_0_1_0_0_0592_i_fu_158[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [1]),
        .O(\add_ln2174_reg_958[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2174_reg_958[4]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[3]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [3]),
        .I2(\add_ln2174_reg_958[4]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [4]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[4]),
        .O(add_ln2174_fu_559_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln2174_reg_958[4]_i_2 
       (.I0(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [1]),
        .I1(p_0_1_0_0_0592_i_fu_158[1]),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [2]),
        .I3(cmp148_i_reg_900_pp0_iter1_reg),
        .I4(p_0_1_0_0_0592_i_fu_158[2]),
        .O(\add_ln2174_reg_958[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2174_reg_958[5]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[4]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [4]),
        .I2(\add_ln2174_reg_958[5]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [5]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[5]),
        .O(add_ln2174_fu_559_p2[5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2174_reg_958[5]_i_2 
       (.I0(p_0_1_0_0_0592_i_fu_158[2]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [2]),
        .I2(\add_ln2174_reg_958[3]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [3]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[3]),
        .O(\add_ln2174_reg_958[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2174_reg_958[6]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[5]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [5]),
        .I2(\add_ln2174_reg_958[6]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [6]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[6]),
        .O(add_ln2174_fu_559_p2[6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2174_reg_958[6]_i_2 
       (.I0(p_0_1_0_0_0592_i_fu_158[3]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [3]),
        .I2(\add_ln2174_reg_958[4]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [4]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[4]),
        .O(\add_ln2174_reg_958[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2174_reg_958[7]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[6]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [6]),
        .I2(\add_ln2174_reg_958[8]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [7]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[7]),
        .O(add_ln2174_fu_559_p2[7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2174_reg_958[8]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[6]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [6]),
        .I2(\add_ln2174_reg_958[8]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [7]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[7]),
        .O(add_ln2174_fu_559_p2[8]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2174_reg_958[8]_i_2 
       (.I0(p_0_1_0_0_0592_i_fu_158[4]),
        .I1(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [4]),
        .I2(\add_ln2174_reg_958[5]_i_2_n_3 ),
        .I3(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [5]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_1_0_0_0592_i_fu_158[5]),
        .O(\add_ln2174_reg_958[8]_i_2_n_3 ));
  FDRE \add_ln2174_reg_958_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln2174_2_fu_555_p1),
        .Q(add_ln2174_reg_958[0]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[1]),
        .Q(add_ln2174_reg_958[1]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[2]),
        .Q(add_ln2174_reg_958[2]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[3]),
        .Q(add_ln2174_reg_958[3]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[4]),
        .Q(add_ln2174_reg_958[4]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[5]),
        .Q(add_ln2174_reg_958[5]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[6]),
        .Q(add_ln2174_reg_958[6]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[7]),
        .Q(add_ln2174_reg_958[7]),
        .R(1'b0));
  FDRE \add_ln2174_reg_958_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2174_fu_559_p2[8]),
        .Q(add_ln2174_reg_958[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln2175_reg_963[0]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [0]),
        .O(zext_ln2175_2_fu_565_p1));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln2175_reg_963[1]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(p_0_2_0_0_0594_i_fu_162[1]),
        .O(add_ln2175_fu_569_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln2175_reg_963[2]_i_1 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [1]),
        .I1(p_0_2_0_0_0594_i_fu_162[1]),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [2]),
        .I3(cmp148_i_reg_900_pp0_iter1_reg),
        .I4(p_0_2_0_0_0594_i_fu_162[2]),
        .O(add_ln2175_fu_569_p2[2]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2175_reg_963[3]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[2]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [2]),
        .I2(\add_ln2175_reg_963[3]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [3]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[3]),
        .O(add_ln2175_fu_569_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln2175_reg_963[3]_i_2 
       (.I0(p_0_2_0_0_0594_i_fu_162[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [1]),
        .O(\add_ln2175_reg_963[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2175_reg_963[4]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[3]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [3]),
        .I2(\add_ln2175_reg_963[4]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [4]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[4]),
        .O(add_ln2175_fu_569_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln2175_reg_963[4]_i_2 
       (.I0(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [1]),
        .I1(p_0_2_0_0_0594_i_fu_162[1]),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [2]),
        .I3(cmp148_i_reg_900_pp0_iter1_reg),
        .I4(p_0_2_0_0_0594_i_fu_162[2]),
        .O(\add_ln2175_reg_963[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2175_reg_963[5]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[4]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [4]),
        .I2(\add_ln2175_reg_963[5]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [5]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[5]),
        .O(add_ln2175_fu_569_p2[5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2175_reg_963[5]_i_2 
       (.I0(p_0_2_0_0_0594_i_fu_162[2]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [2]),
        .I2(\add_ln2175_reg_963[3]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [3]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[3]),
        .O(\add_ln2175_reg_963[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2175_reg_963[6]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[5]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [5]),
        .I2(\add_ln2175_reg_963[6]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [6]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[6]),
        .O(add_ln2175_fu_569_p2[6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2175_reg_963[6]_i_2 
       (.I0(p_0_2_0_0_0594_i_fu_162[3]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [3]),
        .I2(\add_ln2175_reg_963[4]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [4]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[4]),
        .O(\add_ln2175_reg_963[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2175_reg_963[7]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[6]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [6]),
        .I2(\add_ln2175_reg_963[8]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [7]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[7]),
        .O(add_ln2175_fu_569_p2[7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2175_reg_963[8]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[6]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [6]),
        .I2(\add_ln2175_reg_963[8]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [7]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[7]),
        .O(add_ln2175_fu_569_p2[8]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2175_reg_963[8]_i_2 
       (.I0(p_0_2_0_0_0594_i_fu_162[4]),
        .I1(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [4]),
        .I2(\add_ln2175_reg_963[5]_i_2_n_3 ),
        .I3(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [5]),
        .I4(cmp148_i_reg_900_pp0_iter1_reg),
        .I5(p_0_2_0_0_0594_i_fu_162[5]),
        .O(\add_ln2175_reg_963[8]_i_2_n_3 ));
  FDRE \add_ln2175_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln2175_2_fu_565_p1),
        .Q(add_ln2175_reg_963[0]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[1]),
        .Q(add_ln2175_reg_963[1]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[2]),
        .Q(add_ln2175_reg_963[2]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[3]),
        .Q(add_ln2175_reg_963[3]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[4]),
        .Q(add_ln2175_reg_963[4]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[5]),
        .Q(add_ln2175_reg_963[5]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[6]),
        .Q(add_ln2175_reg_963[6]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[7]),
        .Q(add_ln2175_reg_963[7]),
        .R(1'b0));
  FDRE \add_ln2175_reg_963_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_fu_569_p2[8]),
        .Q(add_ln2175_reg_963[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(icmp_ln2052_reg_887_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(flow_control_loop_pipe_sequential_init_U_n_15),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_3));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_3),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_900_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp148_i_reg_900_reg_n_3_[0] ),
        .Q(cmp148_i_reg_900_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp148_i_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\cmp148_i_reg_900_reg_n_3_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_19 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln2052_fu_369_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6}),
        .E(x_fu_150),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_19),
        .\SRL_SIG_reg[0][15] ({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .\SRL_SIG_reg[0][15]_0 ({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}),
        .\SRL_SIG_reg[0][7] ({flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129}),
        .\SRL_SIG_reg[0]_44 (\SRL_SIG_reg[0]_44 ),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_22),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(p_0_1_0_0_0593601_i_fu_142),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .\cmp148_i_reg_900_reg[0] (flow_control_loop_pipe_sequential_init_U_n_24),
        .\cmp148_i_reg_900_reg[0]_0 (\cmp148_i_reg_900_reg_n_3_[0] ),
        .empty_n_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .full_n_reg(p_0_0_0_0_0450590_i_fu_154_0),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_ready),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_0({flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_1({flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125}),
        .grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg_reg_2({flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145}),
        .icmp_ln2052_reg_887(icmp_ln2052_reg_887),
        .icmp_ln2052_reg_887_pp0_iter1_reg(icmp_ln2052_reg_887_pp0_iter1_reg),
        .icmp_ln2062_reg_896(icmp_ln2062_reg_896),
        .\loopWidth_reg_517_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137}),
        .\odd_col_reg_891_reg[0] (\odd_col_reg_891_reg[0]_0 ),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .\p_0_0_0_0_0450590_i_fu_154_reg[7] (\p_0_0_0_0_0450590_i_fu_154_reg[7]_0 ),
        .\p_0_0_0_0_0450591_lcssa618_i_fu_88_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .\p_0_1_0_0_0592_i_fu_158_reg[7] (\p_0_1_0_0_0592_i_fu_158_reg[7]_2 ),
        .\p_0_1_0_0_0593601_i_fu_142_reg[7] (\p_0_1_0_0_0593601_i_fu_142_reg[7]_1 ),
        .\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 (p_0_1_0_0_0592_i_fu_158),
        .\p_0_1_0_0_0593602_lcssa644_i_fu_116_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88}),
        .\p_0_1_0_0_0593_lcssa621_i_fu_92_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96}),
        .\p_0_2_0_0_0594_i_fu_162_reg[7] (\p_0_2_0_0_0594_i_fu_162_reg[7]_2 ),
        .\p_0_2_0_0_0594_i_fu_162_reg[7]_0 (\p_0_2_0_0_0594_i_fu_162_reg[7]_3 ),
        .\p_0_2_0_0_0595604_i_fu_146_reg[7] (\p_0_2_0_0_0595604_i_fu_146_reg[7]_1 ),
        .\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 (p_0_2_0_0_0594_i_fu_162),
        .\p_0_2_0_0_0595605_lcssa647_i_fu_120_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72}),
        .\p_0_2_0_0_0595_lcssa624_i_fu_96_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80}),
        .\pixbuf_y_1_load_reg_537_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32}),
        .\pixbuf_y_2_load_reg_542_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40}),
        .\pixbuf_y_3_load_reg_547_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48}),
        .\pixbuf_y_4_fu_140_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56}),
        .\pixbuf_y_5_fu_170_reg[7] (\pixbuf_y_5_fu_170_reg[7]_0 ),
        .\pixbuf_y_5_fu_170_reg[7]_0 (pixbuf_y_6_fu_174),
        .\pixbuf_y_6_fu_174_reg[7] (\pixbuf_y_6_fu_174_reg[7]_0 ),
        .\pixbuf_y_6_fu_174_reg[7]_0 (pixbuf_y_7_fu_178),
        .\pixbuf_y_7_fu_178_reg[7] (\pixbuf_y_7_fu_178_reg[7]_0 ),
        .\pixbuf_y_7_fu_178_reg[7]_0 (p_0_0_0_0_0450590_i_fu_154),
        .\pixbuf_y_fu_166_reg[7] (\pixbuf_y_fu_166_reg[7]_0 ),
        .\pixbuf_y_fu_166_reg[7]_0 (pixbuf_y_5_fu_170),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .tmp_3_reg_910_pp0_iter3_reg(tmp_3_reg_910_pp0_iter3_reg),
        .\tmp_3_reg_910_reg[0] ({\x_fu_150_reg_n_3_[14] ,\x_fu_150_reg_n_3_[13] ,\x_fu_150_reg_n_3_[12] ,\x_fu_150_reg_n_3_[11] ,\x_fu_150_reg_n_3_[10] ,\x_fu_150_reg_n_3_[9] ,\x_fu_150_reg_n_3_[8] ,\x_fu_150_reg_n_3_[7] ,\x_fu_150_reg_n_3_[6] ,\x_fu_150_reg_n_3_[5] ,\x_fu_150_reg_n_3_[4] ,\x_fu_150_reg_n_3_[3] ,\x_fu_150_reg_n_3_[2] ,\x_fu_150_reg_n_3_[1] ,\x_fu_150_reg_n_3_[0] }),
        .\x_fu_150_reg[0] (flow_control_loop_pipe_sequential_init_U_n_161),
        .\x_fu_150_reg[14] (p_0_in_1),
        .\x_fu_150_reg[14]_0 (add_ln2052_fu_375_p2),
        .\x_fu_150_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133}),
        .\x_fu_150_reg[7]_0 ({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2052_fu_369_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln2052_fu_369_p2_carry_n_3,icmp_ln2052_fu_369_p2_carry_n_4,icmp_ln2052_fu_369_p2_carry_n_5,icmp_ln2052_fu_369_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137}),
        .O(NLW_icmp_ln2052_fu_369_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2052_fu_369_p2_carry__0
       (.CI(icmp_ln2052_fu_369_p2_carry_n_3),
        .CO({icmp_ln2052_fu_369_p2,icmp_ln2052_fu_369_p2_carry__0_n_4,icmp_ln2052_fu_369_p2_carry__0_n_5,icmp_ln2052_fu_369_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6}),
        .O(NLW_icmp_ln2052_fu_369_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}));
  FDRE \icmp_ln2052_reg_887_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln2052_reg_887),
        .Q(icmp_ln2052_reg_887_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln2052_reg_887_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln2052_reg_887_pp0_iter1_reg),
        .Q(icmp_ln2052_reg_887_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln2052_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln2052_fu_369_p2),
        .Q(icmp_ln2052_reg_887),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2062_fu_391_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln2062_fu_391_p2_carry_n_3,icmp_ln2062_fu_391_p2_carry_n_4,icmp_ln2062_fu_391_p2_carry_n_5,icmp_ln2062_fu_391_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129}),
        .O(NLW_icmp_ln2062_fu_391_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2062_fu_391_p2_carry__0
       (.CI(icmp_ln2062_fu_391_p2_carry_n_3),
        .CO({icmp_ln2062_fu_391_p2,icmp_ln2062_fu_391_p2_carry__0_n_4,icmp_ln2062_fu_391_p2_carry__0_n_5,icmp_ln2062_fu_391_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .O(NLW_icmp_ln2062_fu_391_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107}));
  LUT5 #(
    .INIT(32'hFBFB00FB)) 
    \icmp_ln2062_reg_896[0]_i_1 
       (.I0(stream_out_hresampled_full_n),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_3_reg_910_pp0_iter3_reg),
        .I3(flow_control_loop_pipe_sequential_init_U_n_22),
        .I4(ovrlayYUV_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln2062_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln2062_fu_391_p2),
        .Q(icmp_ln2062_reg_896),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[0]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [0]),
        .O(ap_enable_reg_pp0_iter1_reg_2[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[1]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_2[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[2]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [2]),
        .O(ap_enable_reg_pp0_iter1_reg_2[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[3]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [3]),
        .O(ap_enable_reg_pp0_iter1_reg_2[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[4]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [4]),
        .O(ap_enable_reg_pp0_iter1_reg_2[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[5]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [5]),
        .O(ap_enable_reg_pp0_iter1_reg_2[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[6]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [6]),
        .O(ap_enable_reg_pp0_iter1_reg_2[6]));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[7]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [1]),
        .I1(ovrlayYUV_empty_n),
        .I2(flow_control_loop_pipe_sequential_init_U_n_22),
        .I3(tmp_3_reg_910_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(stream_out_hresampled_full_n),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_0_0_0_0_load585_lcssa609_i_fu_76[7]_i_2 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [7]),
        .O(ap_enable_reg_pp0_iter1_reg_2[7]));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[0]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[1]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[2]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[3]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[4]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[5]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[6]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_0_0_0_0_load_reg_968[7]),
        .Q(inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [0]),
        .Q(inpix_0_0_0_0_0_load_reg_968[0]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [1]),
        .Q(inpix_0_0_0_0_0_load_reg_968[1]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [2]),
        .Q(inpix_0_0_0_0_0_load_reg_968[2]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [3]),
        .Q(inpix_0_0_0_0_0_load_reg_968[3]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [4]),
        .Q(inpix_0_0_0_0_0_load_reg_968[4]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [5]),
        .Q(inpix_0_0_0_0_0_load_reg_968[5]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [6]),
        .Q(inpix_0_0_0_0_0_load_reg_968[6]),
        .R(1'b0));
  FDRE \inpix_0_0_0_0_0_load_reg_968_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_0_0_0_0_load_reg_968_reg[7]_0 [7]),
        .Q(inpix_0_0_0_0_0_load_reg_968[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[0]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [0]),
        .O(ap_enable_reg_pp0_iter1_reg_1[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[1]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_1[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[2]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [2]),
        .O(ap_enable_reg_pp0_iter1_reg_1[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[3]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [3]),
        .O(ap_enable_reg_pp0_iter1_reg_1[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[4]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [12]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [4]),
        .O(ap_enable_reg_pp0_iter1_reg_1[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[5]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [13]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [5]),
        .O(ap_enable_reg_pp0_iter1_reg_1[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[6]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [14]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [6]),
        .O(ap_enable_reg_pp0_iter1_reg_1[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_1_0_0_0_load587_lcssa612_i_fu_80[7]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [15]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [7]),
        .O(ap_enable_reg_pp0_iter1_reg_1[7]));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[0]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[1]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[2]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[3]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[4]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[5]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[6]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_1_0_0_0_load_reg_973[7]),
        .Q(inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [0]),
        .Q(inpix_0_1_0_0_0_load_reg_973[0]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [1]),
        .Q(inpix_0_1_0_0_0_load_reg_973[1]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [2]),
        .Q(inpix_0_1_0_0_0_load_reg_973[2]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [3]),
        .Q(inpix_0_1_0_0_0_load_reg_973[3]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [4]),
        .Q(inpix_0_1_0_0_0_load_reg_973[4]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [5]),
        .Q(inpix_0_1_0_0_0_load_reg_973[5]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [6]),
        .Q(inpix_0_1_0_0_0_load_reg_973[6]),
        .R(1'b0));
  FDRE \inpix_0_1_0_0_0_load_reg_973_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_1_0_0_0_load_reg_973_reg[7]_0 [7]),
        .Q(inpix_0_1_0_0_0_load_reg_973[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[0]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [16]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [0]),
        .O(ap_enable_reg_pp0_iter1_reg_0[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[1]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [17]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[2]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [18]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [2]),
        .O(ap_enable_reg_pp0_iter1_reg_0[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[3]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [19]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [3]),
        .O(ap_enable_reg_pp0_iter1_reg_0[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[4]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [20]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [4]),
        .O(ap_enable_reg_pp0_iter1_reg_0[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[5]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [21]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [5]),
        .O(ap_enable_reg_pp0_iter1_reg_0[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[6]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [22]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [6]),
        .O(ap_enable_reg_pp0_iter1_reg_0[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \inpix_0_2_0_0_0_load589_lcssa615_i_fu_84[7]_i_1 
       (.I0(\p_0_2_0_0_0594_i_fu_162_reg[7]_2 [23]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln2052_reg_887),
        .I3(icmp_ln2062_reg_896),
        .I4(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [7]),
        .O(ap_enable_reg_pp0_iter1_reg_0[7]));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[0]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[1]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[2]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[3]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[4]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[5]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[6]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inpix_0_2_0_0_0_load_reg_978[7]),
        .Q(\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [0]),
        .Q(inpix_0_2_0_0_0_load_reg_978[0]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [1]),
        .Q(inpix_0_2_0_0_0_load_reg_978[1]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [2]),
        .Q(inpix_0_2_0_0_0_load_reg_978[2]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [3]),
        .Q(inpix_0_2_0_0_0_load_reg_978[3]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [4]),
        .Q(inpix_0_2_0_0_0_load_reg_978[4]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [5]),
        .Q(inpix_0_2_0_0_0_load_reg_978[5]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [6]),
        .Q(inpix_0_2_0_0_0_load_reg_978[6]),
        .R(1'b0));
  FDRE \inpix_0_2_0_0_0_load_reg_978_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\inpix_0_2_0_0_0_load_reg_978_reg[7]_0 [7]),
        .Q(inpix_0_2_0_0_0_load_reg_978[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1 
       (.I0(push_0),
        .I1(E),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[4]_1 ),
        .I1(push_1),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/odd_col_reg_891_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/odd_col_reg_891_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \odd_col_reg_891_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\odd_col_reg_891_reg_n_3_[0] ),
        .Q(\odd_col_reg_891_pp0_iter2_reg_reg[0]_srl2_n_3 ));
  FDRE \odd_col_reg_891_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\odd_col_reg_891_pp0_iter2_reg_reg[0]_srl2_n_3 ),
        .Q(odd_col_reg_891_pp0_iter3_reg),
        .R(1'b0));
  FDRE \odd_col_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(out_x_fu_381_p2_carry_n_10),
        .Q(\odd_col_reg_891_reg_n_3_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_x_fu_381_p2_carry
       (.CI(1'b0),
        .CO({out_x_fu_381_p2_carry_n_3,out_x_fu_381_p2_carry_n_4,out_x_fu_381_p2_carry_n_5,out_x_fu_381_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({p_0_in_1[3:1],flow_control_loop_pipe_sequential_init_U_n_161}),
        .O({NLW_out_x_fu_381_p2_carry_O_UNCONNECTED[3:1],out_x_fu_381_p2_carry_n_10}),
        .S({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_x_fu_381_p2_carry__0
       (.CI(out_x_fu_381_p2_carry_n_3),
        .CO({out_x_fu_381_p2_carry__0_n_3,out_x_fu_381_p2_carry__0_n_4,out_x_fu_381_p2_carry__0_n_5,out_x_fu_381_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(p_0_in_1[7:4]),
        .O(NLW_out_x_fu_381_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_x_fu_381_p2_carry__1
       (.CI(out_x_fu_381_p2_carry__0_n_3),
        .CO({out_x_fu_381_p2_carry__1_n_3,out_x_fu_381_p2_carry__1_n_4,out_x_fu_381_p2_carry__1_n_5,out_x_fu_381_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(p_0_in_1[11:8]),
        .O(NLW_out_x_fu_381_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_x_fu_381_p2_carry__2
       (.CI(out_x_fu_381_p2_carry__1_n_3),
        .CO({NLW_out_x_fu_381_p2_carry__2_CO_UNCONNECTED[3],out_x_fu_381_p2_carry__2_n_4,out_x_fu_381_p2_carry__2_n_5,out_x_fu_381_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,p_0_in_1[14:12]}),
        .O({p_0_in,NLW_out_x_fu_381_p2_carry__2_O_UNCONNECTED[2:0]}),
        .S({1'b1,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99}));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_0_0_0_0450590_i_fu_154[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_0_0_0_0450590_i_fu_154[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_0_0_0_0450590_i_fu_154[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_0_0_0_0450590_i_fu_154[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_0_0_0_0450590_i_fu_154[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_0_0_0_0450590_i_fu_154[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_0_0_0_0450590_i_fu_154[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_0450590_i_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_0_0_0_0450590_i_fu_154[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(p_0_1_0_0_0592_i_fu_158[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(p_0_1_0_0_0592_i_fu_158[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(p_0_1_0_0_0592_i_fu_158[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(p_0_1_0_0_0592_i_fu_158[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(p_0_1_0_0_0592_i_fu_158[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(p_0_1_0_0_0592_i_fu_158[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(p_0_1_0_0_0592_i_fu_158[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0592_i_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(p_0_1_0_0_0592_i_fu_158[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_0593601_i_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(p_0_2_0_0_0594_i_fu_162[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(p_0_2_0_0_0594_i_fu_162[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(p_0_2_0_0_0594_i_fu_162[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(p_0_2_0_0_0594_i_fu_162[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(p_0_2_0_0_0594_i_fu_162[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(p_0_2_0_0_0594_i_fu_162[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(p_0_2_0_0_0594_i_fu_162[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0594_i_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_0450590_i_fu_154_0),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(p_0_2_0_0_0594_i_fu_162[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_0595604_i_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_cast21_i_cast_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(not_bPassThru_i_reg_522),
        .Q(p_cast21_i_cast_reg_882),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[0]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [0]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[1]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [1]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[2]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [2]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[3]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [3]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[4]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [4]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[5]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [5]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[6]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [6]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa597632_i_fu_104[7]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [7]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[0]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [0]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[1]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [1]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[2]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [2]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[3]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [3]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[4]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [4]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[5]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [5]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[6]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [6]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \p_lcssa599638_i_fu_108[7]_i_1 
       (.I0(icmp_ln2052_reg_887_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[5] [1]),
        .I3(flow_control_loop_pipe_sequential_init_U_n_15),
        .O(\icmp_ln2052_reg_887_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa599638_i_fu_108[7]_i_2 
       (.I0(p_0_1_0_0_0592_i_fu_158[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_1_0_0_0593601_i_fu_142_reg[7]_0 [7]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[0]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [0]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[1]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [1]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[2]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [2]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[3]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [3]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[4]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [4]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[5]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [5]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[6]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [6]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa600641_i_fu_112[7]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\p_0_2_0_0_0595604_i_fu_146_reg[7]_0 [7]),
        .O(\p_0_2_0_0_0594_i_fu_162_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[0]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [0]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[1]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [1]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[2]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [2]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[3]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [3]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[4]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [4]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[5]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [5]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[6]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [6]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_lcssa627_i_fu_100[7]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [7]),
        .O(\p_0_1_0_0_0592_i_fu_158_reg[7]_1 [7]));
  FDRE \pixbuf_y_10_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[0]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[1]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[2]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[3]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[4]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[5]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_927_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[6]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_10_reg_927_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_6_fu_174[7]),
        .Q(\pixbuf_y_10_reg_927_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8AAA8A0000AA8A)) 
    \pixbuf_y_11_reg_933[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(stream_out_hresampled_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(tmp_3_reg_910_pp0_iter3_reg),
        .I4(flow_control_loop_pipe_sequential_init_U_n_22),
        .I5(ovrlayYUV_empty_n),
        .O(p_5_in));
  FDRE \pixbuf_y_11_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[0]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[1]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[2]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[3]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[4]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[5]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[6]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_11_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_7_fu_178[7]),
        .Q(\pixbuf_y_11_reg_933_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \pixbuf_y_3_fu_136[7]_i_1 
       (.I0(icmp_ln2052_reg_887_pp0_iter2_reg),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_15),
        .O(\icmp_ln2052_reg_887_pp0_iter2_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(pixbuf_y_5_fu_170[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(pixbuf_y_5_fu_170[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(pixbuf_y_5_fu_170[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(pixbuf_y_5_fu_170[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(pixbuf_y_5_fu_170[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(pixbuf_y_5_fu_170[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(pixbuf_y_5_fu_170[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_5_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(pixbuf_y_5_fu_170[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(pixbuf_y_6_fu_174[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(pixbuf_y_6_fu_174[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(pixbuf_y_6_fu_174[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(pixbuf_y_6_fu_174[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(pixbuf_y_6_fu_174[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(pixbuf_y_6_fu_174[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(pixbuf_y_6_fu_174[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_6_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(pixbuf_y_6_fu_174[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(pixbuf_y_7_fu_178[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(pixbuf_y_7_fu_178[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(pixbuf_y_7_fu_178[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(pixbuf_y_7_fu_178[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(pixbuf_y_7_fu_178[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(pixbuf_y_7_fu_178[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(pixbuf_y_7_fu_178[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_7_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(pixbuf_y_7_fu_178[7]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[0]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[1]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[2]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[3]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[4]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[5]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[6]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_8_reg_914_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_fu_166[7]),
        .Q(\pixbuf_y_8_reg_914_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[0]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[1]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[2]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[3]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[4]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[5]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[6]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pixbuf_y_9_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(pixbuf_y_5_fu_170[7]),
        .Q(\pixbuf_y_9_reg_921_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pixbuf_y_fu_124[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_15),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(pixbuf_y_fu_166[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(pixbuf_y_fu_166[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(pixbuf_y_fu_166[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(pixbuf_y_fu_166[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(pixbuf_y_fu_166[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(pixbuf_y_fu_166[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(pixbuf_y_fu_166[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixbuf_y_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_0593601_i_fu_142),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(pixbuf_y_fu_166[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[0]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [0]),
        .O(select_ln2143_2_fu_527_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[1]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [1]),
        .O(select_ln2143_2_fu_527_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[2]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [2]),
        .O(select_ln2143_2_fu_527_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[3]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [3]),
        .O(select_ln2143_2_fu_527_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[4]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [4]),
        .O(select_ln2143_2_fu_527_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[5]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [5]),
        .O(select_ln2143_2_fu_527_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[6]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [6]),
        .O(select_ln2143_2_fu_527_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_2_reg_938[7]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_2_reg_938_reg[7]_0 [7]),
        .O(select_ln2143_2_fu_527_p3[7]));
  FDRE \select_ln2143_2_reg_938_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[0]),
        .Q(select_ln2143_2_reg_938[0]),
        .R(1'b0));
  FDRE \select_ln2143_2_reg_938_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[1]),
        .Q(select_ln2143_2_reg_938[1]),
        .R(1'b0));
  FDRE \select_ln2143_2_reg_938_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[2]),
        .Q(select_ln2143_2_reg_938[2]),
        .R(1'b0));
  FDRE \select_ln2143_2_reg_938_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[3]),
        .Q(select_ln2143_2_reg_938[3]),
        .R(1'b0));
  FDRE \select_ln2143_2_reg_938_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[4]),
        .Q(select_ln2143_2_reg_938[4]),
        .R(1'b0));
  FDRE \select_ln2143_2_reg_938_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[5]),
        .Q(select_ln2143_2_reg_938[5]),
        .R(1'b0));
  FDRE \select_ln2143_2_reg_938_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[6]),
        .Q(select_ln2143_2_reg_938[6]),
        .R(1'b0));
  FDRE \select_ln2143_2_reg_938_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_2_fu_527_p3[7]),
        .Q(select_ln2143_2_reg_938[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[0]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [0]),
        .O(select_ln2143_3_fu_534_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[1]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [1]),
        .O(select_ln2143_3_fu_534_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[2]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [2]),
        .O(select_ln2143_3_fu_534_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[3]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [3]),
        .O(select_ln2143_3_fu_534_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[4]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [4]),
        .O(select_ln2143_3_fu_534_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[5]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [5]),
        .O(select_ln2143_3_fu_534_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[6]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [6]),
        .O(select_ln2143_3_fu_534_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_3_reg_943[7]_i_1 
       (.I0(p_0_2_0_0_0594_i_fu_162[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_3_reg_943_reg[7]_0 [7]),
        .O(select_ln2143_3_fu_534_p3[7]));
  FDRE \select_ln2143_3_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[0]),
        .Q(zext_ln2175_1_fu_707_p1[1]),
        .R(1'b0));
  FDRE \select_ln2143_3_reg_943_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[1]),
        .Q(zext_ln2175_1_fu_707_p1[2]),
        .R(1'b0));
  FDRE \select_ln2143_3_reg_943_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[2]),
        .Q(zext_ln2175_1_fu_707_p1[3]),
        .R(1'b0));
  FDRE \select_ln2143_3_reg_943_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[3]),
        .Q(zext_ln2175_1_fu_707_p1[4]),
        .R(1'b0));
  FDRE \select_ln2143_3_reg_943_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[4]),
        .Q(zext_ln2175_1_fu_707_p1[5]),
        .R(1'b0));
  FDRE \select_ln2143_3_reg_943_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[5]),
        .Q(zext_ln2175_1_fu_707_p1[6]),
        .R(1'b0));
  FDRE \select_ln2143_3_reg_943_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[6]),
        .Q(zext_ln2175_1_fu_707_p1[7]),
        .R(1'b0));
  FDRE \select_ln2143_3_reg_943_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_3_fu_534_p3[7]),
        .Q(zext_ln2175_1_fu_707_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[0]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [0]),
        .O(select_ln2143_4_fu_541_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[1]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [1]),
        .O(select_ln2143_4_fu_541_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[2]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [2]),
        .O(select_ln2143_4_fu_541_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[3]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [3]),
        .O(select_ln2143_4_fu_541_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[4]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [4]),
        .O(select_ln2143_4_fu_541_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[5]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [5]),
        .O(select_ln2143_4_fu_541_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[6]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [6]),
        .O(select_ln2143_4_fu_541_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_4_reg_948[7]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_4_reg_948_reg[7]_0 [7]),
        .O(select_ln2143_4_fu_541_p3[7]));
  FDRE \select_ln2143_4_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[0]),
        .Q(select_ln2143_4_reg_948[0]),
        .R(1'b0));
  FDRE \select_ln2143_4_reg_948_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[1]),
        .Q(select_ln2143_4_reg_948[1]),
        .R(1'b0));
  FDRE \select_ln2143_4_reg_948_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[2]),
        .Q(select_ln2143_4_reg_948[2]),
        .R(1'b0));
  FDRE \select_ln2143_4_reg_948_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[3]),
        .Q(select_ln2143_4_reg_948[3]),
        .R(1'b0));
  FDRE \select_ln2143_4_reg_948_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[4]),
        .Q(select_ln2143_4_reg_948[4]),
        .R(1'b0));
  FDRE \select_ln2143_4_reg_948_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[5]),
        .Q(select_ln2143_4_reg_948[5]),
        .R(1'b0));
  FDRE \select_ln2143_4_reg_948_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[6]),
        .Q(select_ln2143_4_reg_948[6]),
        .R(1'b0));
  FDRE \select_ln2143_4_reg_948_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_4_fu_541_p3[7]),
        .Q(select_ln2143_4_reg_948[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[0]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[0]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [0]),
        .O(select_ln2143_5_fu_548_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[1]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[1]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [1]),
        .O(select_ln2143_5_fu_548_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[2]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[2]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [2]),
        .O(select_ln2143_5_fu_548_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[3]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[3]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [3]),
        .O(select_ln2143_5_fu_548_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[4]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[4]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [4]),
        .O(select_ln2143_5_fu_548_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[5]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[5]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [5]),
        .O(select_ln2143_5_fu_548_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[6]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[6]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [6]),
        .O(select_ln2143_5_fu_548_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln2143_5_reg_953[7]_i_1 
       (.I0(p_0_1_0_0_0592_i_fu_158[7]),
        .I1(cmp148_i_reg_900_pp0_iter1_reg),
        .I2(\select_ln2143_5_reg_953_reg[7]_0 [7]),
        .O(select_ln2143_5_fu_548_p3[7]));
  FDRE \select_ln2143_5_reg_953_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[0]),
        .Q(zext_ln2174_1_fu_678_p1[1]),
        .R(1'b0));
  FDRE \select_ln2143_5_reg_953_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[1]),
        .Q(zext_ln2174_1_fu_678_p1[2]),
        .R(1'b0));
  FDRE \select_ln2143_5_reg_953_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[2]),
        .Q(zext_ln2174_1_fu_678_p1[3]),
        .R(1'b0));
  FDRE \select_ln2143_5_reg_953_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[3]),
        .Q(zext_ln2174_1_fu_678_p1[4]),
        .R(1'b0));
  FDRE \select_ln2143_5_reg_953_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[4]),
        .Q(zext_ln2174_1_fu_678_p1[5]),
        .R(1'b0));
  FDRE \select_ln2143_5_reg_953_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[5]),
        .Q(zext_ln2174_1_fu_678_p1[6]),
        .R(1'b0));
  FDRE \select_ln2143_5_reg_953_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[6]),
        .Q(zext_ln2174_1_fu_678_p1[7]),
        .R(1'b0));
  FDRE \select_ln2143_5_reg_953_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln2143_5_fu_548_p3[7]),
        .Q(zext_ln2174_1_fu_678_p1[8]),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_993[1]_i_2 
       (.I0(select_ln2143_4_reg_948[2]),
        .I1(zext_ln2174_1_fu_678_p1[2]),
        .I2(add_ln2174_reg_958[2]),
        .O(\tmp_1_reg_993[1]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_reg_993[1]_i_3 
       (.I0(add_ln2174_reg_958[2]),
        .I1(select_ln2143_4_reg_948[2]),
        .I2(zext_ln2174_1_fu_678_p1[2]),
        .O(\tmp_1_reg_993[1]_i_3_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_993[1]_i_4 
       (.I0(select_ln2143_4_reg_948[3]),
        .I1(zext_ln2174_1_fu_678_p1[3]),
        .I2(add_ln2174_reg_958[3]),
        .I3(\tmp_1_reg_993[1]_i_2_n_3 ),
        .O(\tmp_1_reg_993[1]_i_4_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_1_reg_993[1]_i_5 
       (.I0(select_ln2143_4_reg_948[2]),
        .I1(zext_ln2174_1_fu_678_p1[2]),
        .I2(add_ln2174_reg_958[2]),
        .I3(zext_ln2174_1_fu_678_p1[1]),
        .I4(select_ln2143_4_reg_948[1]),
        .O(\tmp_1_reg_993[1]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_reg_993[1]_i_6 
       (.I0(select_ln2143_4_reg_948[1]),
        .I1(zext_ln2174_1_fu_678_p1[1]),
        .I2(add_ln2174_reg_958[1]),
        .O(\tmp_1_reg_993[1]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_reg_993[1]_i_7 
       (.I0(add_ln2174_reg_958[0]),
        .I1(select_ln2143_4_reg_948[0]),
        .O(\tmp_1_reg_993[1]_i_7_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_993[5]_i_2 
       (.I0(select_ln2143_4_reg_948[6]),
        .I1(zext_ln2174_1_fu_678_p1[6]),
        .I2(add_ln2174_reg_958[6]),
        .O(\tmp_1_reg_993[5]_i_2_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_993[5]_i_3 
       (.I0(select_ln2143_4_reg_948[5]),
        .I1(zext_ln2174_1_fu_678_p1[5]),
        .I2(add_ln2174_reg_958[5]),
        .O(\tmp_1_reg_993[5]_i_3_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_993[5]_i_4 
       (.I0(select_ln2143_4_reg_948[4]),
        .I1(zext_ln2174_1_fu_678_p1[4]),
        .I2(add_ln2174_reg_958[4]),
        .O(\tmp_1_reg_993[5]_i_4_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_993[5]_i_5 
       (.I0(select_ln2143_4_reg_948[3]),
        .I1(zext_ln2174_1_fu_678_p1[3]),
        .I2(add_ln2174_reg_958[3]),
        .O(\tmp_1_reg_993[5]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_993[5]_i_6 
       (.I0(\tmp_1_reg_993[5]_i_2_n_3 ),
        .I1(zext_ln2174_1_fu_678_p1[7]),
        .I2(select_ln2143_4_reg_948[7]),
        .I3(add_ln2174_reg_958[7]),
        .O(\tmp_1_reg_993[5]_i_6_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_993[5]_i_7 
       (.I0(select_ln2143_4_reg_948[6]),
        .I1(zext_ln2174_1_fu_678_p1[6]),
        .I2(add_ln2174_reg_958[6]),
        .I3(\tmp_1_reg_993[5]_i_3_n_3 ),
        .O(\tmp_1_reg_993[5]_i_7_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_993[5]_i_8 
       (.I0(select_ln2143_4_reg_948[5]),
        .I1(zext_ln2174_1_fu_678_p1[5]),
        .I2(add_ln2174_reg_958[5]),
        .I3(\tmp_1_reg_993[5]_i_4_n_3 ),
        .O(\tmp_1_reg_993[5]_i_8_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_993[5]_i_9 
       (.I0(select_ln2143_4_reg_948[4]),
        .I1(zext_ln2174_1_fu_678_p1[4]),
        .I2(add_ln2174_reg_958[4]),
        .I3(\tmp_1_reg_993[5]_i_5_n_3 ),
        .O(\tmp_1_reg_993[5]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_993[7]_i_2 
       (.I0(select_ln2143_4_reg_948[7]),
        .I1(zext_ln2174_1_fu_678_p1[7]),
        .I2(add_ln2174_reg_958[7]),
        .O(\tmp_1_reg_993[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_993[7]_i_3 
       (.I0(zext_ln2174_1_fu_678_p1[8]),
        .I1(add_ln2174_reg_958[8]),
        .O(\tmp_1_reg_993[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_1_reg_993[7]_i_4 
       (.I0(add_ln2174_reg_958[7]),
        .I1(zext_ln2174_1_fu_678_p1[7]),
        .I2(select_ln2143_4_reg_948[7]),
        .I3(zext_ln2174_1_fu_678_p1[8]),
        .I4(add_ln2174_reg_958[8]),
        .O(\tmp_1_reg_993[7]_i_4_n_3 ));
  FDRE \tmp_1_reg_993_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[0]),
        .Q(tmp_1_reg_993[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_993_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[1]),
        .Q(tmp_1_reg_993[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_993_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_1_reg_993_reg[1]_i_1_n_3 ,\tmp_1_reg_993_reg[1]_i_1_n_4 ,\tmp_1_reg_993_reg[1]_i_1_n_5 ,\tmp_1_reg_993_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_993[1]_i_2_n_3 ,\tmp_1_reg_993[1]_i_3_n_3 ,add_ln2174_reg_958[1:0]}),
        .O({p_1_in[1:0],\NLW_tmp_1_reg_993_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\tmp_1_reg_993[1]_i_4_n_3 ,\tmp_1_reg_993[1]_i_5_n_3 ,\tmp_1_reg_993[1]_i_6_n_3 ,\tmp_1_reg_993[1]_i_7_n_3 }));
  FDRE \tmp_1_reg_993_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[2]),
        .Q(tmp_1_reg_993[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_993_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[3]),
        .Q(tmp_1_reg_993[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_993_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[4]),
        .Q(tmp_1_reg_993[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_993_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[5]),
        .Q(tmp_1_reg_993[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_993_reg[5]_i_1 
       (.CI(\tmp_1_reg_993_reg[1]_i_1_n_3 ),
        .CO({\tmp_1_reg_993_reg[5]_i_1_n_3 ,\tmp_1_reg_993_reg[5]_i_1_n_4 ,\tmp_1_reg_993_reg[5]_i_1_n_5 ,\tmp_1_reg_993_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_993[5]_i_2_n_3 ,\tmp_1_reg_993[5]_i_3_n_3 ,\tmp_1_reg_993[5]_i_4_n_3 ,\tmp_1_reg_993[5]_i_5_n_3 }),
        .O(p_1_in[5:2]),
        .S({\tmp_1_reg_993[5]_i_6_n_3 ,\tmp_1_reg_993[5]_i_7_n_3 ,\tmp_1_reg_993[5]_i_8_n_3 ,\tmp_1_reg_993[5]_i_9_n_3 }));
  FDRE \tmp_1_reg_993_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[6]),
        .Q(tmp_1_reg_993[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_993_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[7]),
        .Q(tmp_1_reg_993[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_reg_993_reg[7]_i_1 
       (.CI(\tmp_1_reg_993_reg[5]_i_1_n_3 ),
        .CO({\NLW_tmp_1_reg_993_reg[7]_i_1_CO_UNCONNECTED [3:1],\tmp_1_reg_993_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_1_reg_993[7]_i_2_n_3 }),
        .O({\NLW_tmp_1_reg_993_reg[7]_i_1_O_UNCONNECTED [3:2],p_1_in[7:6]}),
        .S({1'b0,1'b0,\tmp_1_reg_993[7]_i_3_n_3 ,\tmp_1_reg_993[7]_i_4_n_3 }));
  (* srl_bus_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/tmp_3_reg_910_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/tmp_3_reg_910_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_3_reg_910_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\tmp_3_reg_910_reg_n_3_[0] ),
        .Q(\tmp_3_reg_910_pp0_iter2_reg_reg[0]_srl2_n_3 ));
  FDRE \tmp_3_reg_910_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_3_reg_910_pp0_iter2_reg_reg[0]_srl2_n_3 ),
        .Q(tmp_3_reg_910_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_3_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_0_in),
        .Q(\tmp_3_reg_910_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[0]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [0]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [0]),
        .O(tmp_8_i_fu_648_p11[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[1]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [1]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [1]),
        .O(tmp_8_i_fu_648_p11[1]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[2]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [2]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [2]),
        .O(tmp_8_i_fu_648_p11[2]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[3]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [3]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [3]),
        .O(tmp_8_i_fu_648_p11[3]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[4]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [4]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [4]),
        .O(tmp_8_i_fu_648_p11[4]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[5]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [5]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [5]),
        .O(tmp_8_i_fu_648_p11[5]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[6]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [6]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [6]),
        .O(tmp_8_i_fu_648_p11[6]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_i_reg_983[7]_i_1 
       (.I0(\pixbuf_y_10_reg_927_reg[7]_0 [7]),
        .I1(p_cast21_i_cast_reg_882),
        .I2(\tmp_8_i_reg_983_reg[7]_0 [7]),
        .O(tmp_8_i_fu_648_p11[7]));
  FDRE \tmp_8_i_reg_983_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[0]),
        .Q(tmp_8_i_reg_983[0]),
        .R(1'b0));
  FDRE \tmp_8_i_reg_983_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[1]),
        .Q(tmp_8_i_reg_983[1]),
        .R(1'b0));
  FDRE \tmp_8_i_reg_983_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[2]),
        .Q(tmp_8_i_reg_983[2]),
        .R(1'b0));
  FDRE \tmp_8_i_reg_983_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[3]),
        .Q(tmp_8_i_reg_983[3]),
        .R(1'b0));
  FDRE \tmp_8_i_reg_983_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[4]),
        .Q(tmp_8_i_reg_983[4]),
        .R(1'b0));
  FDRE \tmp_8_i_reg_983_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[5]),
        .Q(tmp_8_i_reg_983[5]),
        .R(1'b0));
  FDRE \tmp_8_i_reg_983_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[6]),
        .Q(tmp_8_i_reg_983[6]),
        .R(1'b0));
  FDRE \tmp_8_i_reg_983_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_8_i_fu_648_p11[7]),
        .Q(tmp_8_i_reg_983[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_988[1]_i_2 
       (.I0(select_ln2143_2_reg_938[2]),
        .I1(zext_ln2175_1_fu_707_p1[2]),
        .I2(add_ln2175_reg_963[2]),
        .O(\tmp_reg_988[1]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_reg_988[1]_i_3 
       (.I0(add_ln2175_reg_963[2]),
        .I1(select_ln2143_2_reg_938[2]),
        .I2(zext_ln2175_1_fu_707_p1[2]),
        .O(\tmp_reg_988[1]_i_3_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_988[1]_i_4 
       (.I0(select_ln2143_2_reg_938[3]),
        .I1(zext_ln2175_1_fu_707_p1[3]),
        .I2(add_ln2175_reg_963[3]),
        .I3(\tmp_reg_988[1]_i_2_n_3 ),
        .O(\tmp_reg_988[1]_i_4_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_reg_988[1]_i_5 
       (.I0(select_ln2143_2_reg_938[2]),
        .I1(zext_ln2175_1_fu_707_p1[2]),
        .I2(add_ln2175_reg_963[2]),
        .I3(zext_ln2175_1_fu_707_p1[1]),
        .I4(select_ln2143_2_reg_938[1]),
        .O(\tmp_reg_988[1]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_reg_988[1]_i_6 
       (.I0(select_ln2143_2_reg_938[1]),
        .I1(zext_ln2175_1_fu_707_p1[1]),
        .I2(add_ln2175_reg_963[1]),
        .O(\tmp_reg_988[1]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_reg_988[1]_i_7 
       (.I0(add_ln2175_reg_963[0]),
        .I1(select_ln2143_2_reg_938[0]),
        .O(\tmp_reg_988[1]_i_7_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_988[5]_i_2 
       (.I0(select_ln2143_2_reg_938[6]),
        .I1(zext_ln2175_1_fu_707_p1[6]),
        .I2(add_ln2175_reg_963[6]),
        .O(\tmp_reg_988[5]_i_2_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_988[5]_i_3 
       (.I0(select_ln2143_2_reg_938[5]),
        .I1(zext_ln2175_1_fu_707_p1[5]),
        .I2(add_ln2175_reg_963[5]),
        .O(\tmp_reg_988[5]_i_3_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_988[5]_i_4 
       (.I0(select_ln2143_2_reg_938[4]),
        .I1(zext_ln2175_1_fu_707_p1[4]),
        .I2(add_ln2175_reg_963[4]),
        .O(\tmp_reg_988[5]_i_4_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_988[5]_i_5 
       (.I0(select_ln2143_2_reg_938[3]),
        .I1(zext_ln2175_1_fu_707_p1[3]),
        .I2(add_ln2175_reg_963[3]),
        .O(\tmp_reg_988[5]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_988[5]_i_6 
       (.I0(\tmp_reg_988[5]_i_2_n_3 ),
        .I1(zext_ln2175_1_fu_707_p1[7]),
        .I2(select_ln2143_2_reg_938[7]),
        .I3(add_ln2175_reg_963[7]),
        .O(\tmp_reg_988[5]_i_6_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_988[5]_i_7 
       (.I0(select_ln2143_2_reg_938[6]),
        .I1(zext_ln2175_1_fu_707_p1[6]),
        .I2(add_ln2175_reg_963[6]),
        .I3(\tmp_reg_988[5]_i_3_n_3 ),
        .O(\tmp_reg_988[5]_i_7_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_988[5]_i_8 
       (.I0(select_ln2143_2_reg_938[5]),
        .I1(zext_ln2175_1_fu_707_p1[5]),
        .I2(add_ln2175_reg_963[5]),
        .I3(\tmp_reg_988[5]_i_4_n_3 ),
        .O(\tmp_reg_988[5]_i_8_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_reg_988[5]_i_9 
       (.I0(select_ln2143_2_reg_938[4]),
        .I1(zext_ln2175_1_fu_707_p1[4]),
        .I2(add_ln2175_reg_963[4]),
        .I3(\tmp_reg_988[5]_i_5_n_3 ),
        .O(\tmp_reg_988[5]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_reg_988[7]_i_2 
       (.I0(select_ln2143_2_reg_938[7]),
        .I1(zext_ln2175_1_fu_707_p1[7]),
        .I2(add_ln2175_reg_963[7]),
        .O(\tmp_reg_988[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_reg_988[7]_i_3 
       (.I0(zext_ln2175_1_fu_707_p1[8]),
        .I1(add_ln2175_reg_963[8]),
        .O(\tmp_reg_988[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \tmp_reg_988[7]_i_4 
       (.I0(add_ln2175_reg_963[7]),
        .I1(zext_ln2175_1_fu_707_p1[7]),
        .I2(select_ln2143_2_reg_938[7]),
        .I3(zext_ln2175_1_fu_707_p1[8]),
        .I4(add_ln2175_reg_963[8]),
        .O(\tmp_reg_988[7]_i_4_n_3 ));
  FDRE \tmp_reg_988_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[2]),
        .Q(tmp_reg_988[0]),
        .R(1'b0));
  FDRE \tmp_reg_988_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[3]),
        .Q(tmp_reg_988[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_988_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_reg_988_reg[1]_i_1_n_3 ,\tmp_reg_988_reg[1]_i_1_n_4 ,\tmp_reg_988_reg[1]_i_1_n_5 ,\tmp_reg_988_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_988[1]_i_2_n_3 ,\tmp_reg_988[1]_i_3_n_3 ,add_ln2175_reg_963[1:0]}),
        .O({add_ln2175_2_fu_720_p2[3:2],\NLW_tmp_reg_988_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\tmp_reg_988[1]_i_4_n_3 ,\tmp_reg_988[1]_i_5_n_3 ,\tmp_reg_988[1]_i_6_n_3 ,\tmp_reg_988[1]_i_7_n_3 }));
  FDRE \tmp_reg_988_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[4]),
        .Q(tmp_reg_988[2]),
        .R(1'b0));
  FDRE \tmp_reg_988_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[5]),
        .Q(tmp_reg_988[3]),
        .R(1'b0));
  FDRE \tmp_reg_988_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[6]),
        .Q(tmp_reg_988[4]),
        .R(1'b0));
  FDRE \tmp_reg_988_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[7]),
        .Q(tmp_reg_988[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_988_reg[5]_i_1 
       (.CI(\tmp_reg_988_reg[1]_i_1_n_3 ),
        .CO({\tmp_reg_988_reg[5]_i_1_n_3 ,\tmp_reg_988_reg[5]_i_1_n_4 ,\tmp_reg_988_reg[5]_i_1_n_5 ,\tmp_reg_988_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_988[5]_i_2_n_3 ,\tmp_reg_988[5]_i_3_n_3 ,\tmp_reg_988[5]_i_4_n_3 ,\tmp_reg_988[5]_i_5_n_3 }),
        .O(add_ln2175_2_fu_720_p2[7:4]),
        .S({\tmp_reg_988[5]_i_6_n_3 ,\tmp_reg_988[5]_i_7_n_3 ,\tmp_reg_988[5]_i_8_n_3 ,\tmp_reg_988[5]_i_9_n_3 }));
  FDRE \tmp_reg_988_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[8]),
        .Q(tmp_reg_988[6]),
        .R(1'b0));
  FDRE \tmp_reg_988_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln2175_2_fu_720_p2[9]),
        .Q(tmp_reg_988[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_988_reg[7]_i_1 
       (.CI(\tmp_reg_988_reg[5]_i_1_n_3 ),
        .CO({\NLW_tmp_reg_988_reg[7]_i_1_CO_UNCONNECTED [3:1],\tmp_reg_988_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_reg_988[7]_i_2_n_3 }),
        .O({\NLW_tmp_reg_988_reg[7]_i_1_O_UNCONNECTED [3:2],add_ln2175_2_fu_720_p2[9:8]}),
        .S({1'b0,1'b0,\tmp_reg_988[7]_i_3_n_3 ,\tmp_reg_988[7]_i_4_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[0]),
        .Q(\x_fu_150_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[10]),
        .Q(\x_fu_150_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[11]),
        .Q(\x_fu_150_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[12]),
        .Q(\x_fu_150_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[13]),
        .Q(\x_fu_150_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[14]),
        .Q(\x_fu_150_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[1]),
        .Q(\x_fu_150_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[2]),
        .Q(\x_fu_150_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[3]),
        .Q(\x_fu_150_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[4]),
        .Q(\x_fu_150_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[5]),
        .Q(\x_fu_150_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[6]),
        .Q(\x_fu_150_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[7]),
        .Q(\x_fu_150_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[8]),
        .Q(\x_fu_150_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_150_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_150),
        .D(add_ln2052_fu_375_p2[9]),
        .Q(\x_fu_150_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "6'b000001" *) 
(* ap_ST_fsm_state2 = "6'b000010" *) (* ap_ST_fsm_state3 = "6'b000100" *) (* ap_ST_fsm_state4 = "6'b001000" *) 
(* ap_ST_fsm_state5 = "6'b010000" *) (* ap_ST_fsm_state6 = "6'b100000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpg
   (ap_clk,
    ap_rst_n,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [0:0]fid_in;
  output [23:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output [0:0]fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [15:0]ZplateHorContDelta;
  wire [15:0]ZplateHorContStart;
  wire [15:0]ZplateHorContStart_read_reg_724;
  wire [15:0]ZplateVerContDelta;
  wire [15:0]ZplateVerContDelta_read_reg_739;
  wire [15:0]ZplateVerContStart;
  wire [15:0]ZplateVerContStart_read_reg_734;
  wire [31:0]add_ln502_fu_584_p2;
  wire [31:0]add_ln502_reg_660;
  wire \add_ln502_reg_660_reg[12]_i_1_n_3 ;
  wire \add_ln502_reg_660_reg[12]_i_1_n_4 ;
  wire \add_ln502_reg_660_reg[12]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[12]_i_1_n_6 ;
  wire \add_ln502_reg_660_reg[16]_i_1_n_3 ;
  wire \add_ln502_reg_660_reg[16]_i_1_n_4 ;
  wire \add_ln502_reg_660_reg[16]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[16]_i_1_n_6 ;
  wire \add_ln502_reg_660_reg[20]_i_1_n_3 ;
  wire \add_ln502_reg_660_reg[20]_i_1_n_4 ;
  wire \add_ln502_reg_660_reg[20]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[20]_i_1_n_6 ;
  wire \add_ln502_reg_660_reg[24]_i_1_n_3 ;
  wire \add_ln502_reg_660_reg[24]_i_1_n_4 ;
  wire \add_ln502_reg_660_reg[24]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[24]_i_1_n_6 ;
  wire \add_ln502_reg_660_reg[28]_i_1_n_3 ;
  wire \add_ln502_reg_660_reg[28]_i_1_n_4 ;
  wire \add_ln502_reg_660_reg[28]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[28]_i_1_n_6 ;
  wire \add_ln502_reg_660_reg[31]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[31]_i_1_n_6 ;
  wire \add_ln502_reg_660_reg[4]_i_1_n_3 ;
  wire \add_ln502_reg_660_reg[4]_i_1_n_4 ;
  wire \add_ln502_reg_660_reg[4]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[4]_i_1_n_6 ;
  wire \add_ln502_reg_660_reg[8]_i_1_n_3 ;
  wire \add_ln502_reg_660_reg[8]_i_1_n_4 ;
  wire \add_ln502_reg_660_reg[8]_i_1_n_5 ;
  wire \add_ln502_reg_660_reg[8]_i_1_n_6 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg_n_3;
  wire [15:0]bck_motion_en;
  wire [7:0]bckgndId;
  wire [7:0]bckgndId_read_reg_689;
  wire [7:0]boxColorB;
  wire [7:0]boxColorG;
  wire [7:0]boxColorR;
  wire [15:0]boxSize;
  wire [15:0]boxSize_read_reg_744;
  wire [7:0]colorFormat;
  wire [7:0]colorFormat_read_reg_709;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_394;
  wire \count_new_0_reg_394[31]_i_2_n_3 ;
  wire \count_new_0_reg_394[31]_i_3_n_3 ;
  wire \count_new_0_reg_394[31]_i_4_n_3 ;
  wire \count_new_0_reg_394[31]_i_5_n_3 ;
  wire \count_new_0_reg_394[31]_i_6_n_3 ;
  wire \count_new_0_reg_394_reg_n_3_[0] ;
  wire \count_new_0_reg_394_reg_n_3_[10] ;
  wire \count_new_0_reg_394_reg_n_3_[11] ;
  wire \count_new_0_reg_394_reg_n_3_[12] ;
  wire \count_new_0_reg_394_reg_n_3_[13] ;
  wire \count_new_0_reg_394_reg_n_3_[14] ;
  wire \count_new_0_reg_394_reg_n_3_[15] ;
  wire \count_new_0_reg_394_reg_n_3_[16] ;
  wire \count_new_0_reg_394_reg_n_3_[17] ;
  wire \count_new_0_reg_394_reg_n_3_[18] ;
  wire \count_new_0_reg_394_reg_n_3_[19] ;
  wire \count_new_0_reg_394_reg_n_3_[1] ;
  wire \count_new_0_reg_394_reg_n_3_[20] ;
  wire \count_new_0_reg_394_reg_n_3_[21] ;
  wire \count_new_0_reg_394_reg_n_3_[22] ;
  wire \count_new_0_reg_394_reg_n_3_[23] ;
  wire \count_new_0_reg_394_reg_n_3_[24] ;
  wire \count_new_0_reg_394_reg_n_3_[25] ;
  wire \count_new_0_reg_394_reg_n_3_[26] ;
  wire \count_new_0_reg_394_reg_n_3_[27] ;
  wire \count_new_0_reg_394_reg_n_3_[28] ;
  wire \count_new_0_reg_394_reg_n_3_[29] ;
  wire \count_new_0_reg_394_reg_n_3_[2] ;
  wire \count_new_0_reg_394_reg_n_3_[30] ;
  wire \count_new_0_reg_394_reg_n_3_[31] ;
  wire \count_new_0_reg_394_reg_n_3_[3] ;
  wire \count_new_0_reg_394_reg_n_3_[4] ;
  wire \count_new_0_reg_394_reg_n_3_[5] ;
  wire \count_new_0_reg_394_reg_n_3_[6] ;
  wire \count_new_0_reg_394_reg_n_3_[7] ;
  wire \count_new_0_reg_394_reg_n_3_[8] ;
  wire \count_new_0_reg_394_reg_n_3_[9] ;
  wire [15:0]crossHairX;
  wire [15:0]crossHairX_read_reg_714;
  wire [15:0]crossHairY;
  wire [15:0]crossHairY_read_reg_719;
  wire [7:0]dpYUVCoef;
  wire [7:0]dpYUVCoef_read_reg_764;
  wire [7:0]empty_103_reg_754;
  wire [7:0]empty_104_reg_759;
  wire [7:0]empty_reg_749;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire [15:0]field_id;
  wire [15:0]field_id_read_reg_679;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire [23:0]grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TDATA;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  wire grp_v_tpgHlsDataFlow_fu_405_n_3;
  wire grp_v_tpgHlsDataFlow_fu_405_n_4;
  wire grp_v_tpgHlsDataFlow_fu_405_n_7;
  wire [15:0]height;
  wire [15:0]height_read_reg_669;
  wire icmp_ln500_fu_574_p2;
  wire icmp_ln500_reg_656;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]maskId;
  wire [7:0]maskId_read_reg_699;
  wire [7:0]motionSpeed;
  wire [7:0]motionSpeed_read_reg_704;
  wire [7:0]ovrlayId;
  wire [7:0]ovrlayId_read_reg_694;
  wire p_0_in;
  wire regslice_both_m_axis_video_V_data_V_U_n_7;
  wire s;
  wire \s[0]_i_11_n_3 ;
  wire \s[0]_i_12_n_3 ;
  wire \s[0]_i_13_n_3 ;
  wire \s[0]_i_15_n_3 ;
  wire \s[0]_i_16_n_3 ;
  wire \s[0]_i_17_n_3 ;
  wire \s[0]_i_18_n_3 ;
  wire \s[0]_i_20_n_3 ;
  wire \s[0]_i_21_n_3 ;
  wire \s[0]_i_22_n_3 ;
  wire \s[0]_i_23_n_3 ;
  wire \s[0]_i_24_n_3 ;
  wire \s[0]_i_25_n_3 ;
  wire \s[0]_i_26_n_3 ;
  wire \s[0]_i_27_n_3 ;
  wire \s[0]_i_28_n_3 ;
  wire \s[0]_i_3_n_3 ;
  wire \s[0]_i_4_n_3 ;
  wire \s[0]_i_5_n_3 ;
  wire \s[0]_i_7_n_3 ;
  wire \s[0]_i_8_n_3 ;
  wire \s[0]_i_9_n_3 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \s_reg[0]_i_10_n_3 ;
  wire \s_reg[0]_i_10_n_4 ;
  wire \s_reg[0]_i_10_n_5 ;
  wire \s_reg[0]_i_10_n_6 ;
  wire \s_reg[0]_i_14_n_3 ;
  wire \s_reg[0]_i_14_n_4 ;
  wire \s_reg[0]_i_14_n_5 ;
  wire \s_reg[0]_i_14_n_6 ;
  wire \s_reg[0]_i_19_n_3 ;
  wire \s_reg[0]_i_19_n_4 ;
  wire \s_reg[0]_i_19_n_5 ;
  wire \s_reg[0]_i_19_n_6 ;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_3 ;
  wire \s_reg[0]_i_2_n_4 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[0]_i_6_n_5 ;
  wire \s_reg[0]_i_6_n_6 ;
  wire \s_reg[12]_i_1_n_10 ;
  wire \s_reg[12]_i_1_n_3 ;
  wire \s_reg[12]_i_1_n_4 ;
  wire \s_reg[12]_i_1_n_5 ;
  wire \s_reg[12]_i_1_n_6 ;
  wire \s_reg[12]_i_1_n_7 ;
  wire \s_reg[12]_i_1_n_8 ;
  wire \s_reg[12]_i_1_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_3 ;
  wire \s_reg[16]_i_1_n_4 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[20]_i_1_n_10 ;
  wire \s_reg[20]_i_1_n_3 ;
  wire \s_reg[20]_i_1_n_4 ;
  wire \s_reg[20]_i_1_n_5 ;
  wire \s_reg[20]_i_1_n_6 ;
  wire \s_reg[20]_i_1_n_7 ;
  wire \s_reg[20]_i_1_n_8 ;
  wire \s_reg[20]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_3 ;
  wire \s_reg[24]_i_1_n_4 ;
  wire \s_reg[24]_i_1_n_5 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[28]_i_1_n_10 ;
  wire \s_reg[28]_i_1_n_4 ;
  wire \s_reg[28]_i_1_n_5 ;
  wire \s_reg[28]_i_1_n_6 ;
  wire \s_reg[28]_i_1_n_7 ;
  wire \s_reg[28]_i_1_n_8 ;
  wire \s_reg[28]_i_1_n_9 ;
  wire \s_reg[4]_i_1_n_10 ;
  wire \s_reg[4]_i_1_n_3 ;
  wire \s_reg[4]_i_1_n_4 ;
  wire \s_reg[4]_i_1_n_5 ;
  wire \s_reg[4]_i_1_n_6 ;
  wire \s_reg[4]_i_1_n_7 ;
  wire \s_reg[4]_i_1_n_8 ;
  wire \s_reg[4]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_3 ;
  wire \s_reg[8]_i_1_n_4 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_3_[0] ;
  wire \s_reg_n_3_[1] ;
  wire \s_reg_n_3_[2] ;
  wire [28:0]tmp_2_fu_599_p4;
  wire [15:0]width;
  wire [15:0]width_read_reg_674;
  wire [3:2]\NLW_add_ln502_reg_660_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln502_reg_660_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_s_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_s_reg[28]_i_1_CO_UNCONNECTED ;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[15]_0 (ZplateHorContStart),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .\int_ZplateVerContStart_reg[15]_0 (ZplateVerContStart),
        .\int_bck_motion_en_reg[15]_0 (bck_motion_en),
        .\int_bckgndId_reg[7]_0 (bckgndId),
        .\int_boxColorB_reg[7]_0 (boxColorB),
        .\int_boxColorG_reg[7]_0 (boxColorG),
        .\int_boxColorR_reg[7]_0 (boxColorR),
        .\int_boxSize_reg[15]_0 (boxSize),
        .\int_colorFormat_reg[7]_0 (colorFormat),
        .\int_crossHairX_reg[15]_0 (crossHairX),
        .\int_crossHairY_reg[15]_0 (crossHairY),
        .\int_dpYUVCoef_reg[7]_0 (dpYUVCoef),
        .\int_field_id_reg[15]_0 (field_id),
        .\int_height_reg[15]_0 (height),
        .\int_maskId_reg[7]_0 (maskId),
        .\int_motionSpeed_reg[7]_0 (motionSpeed),
        .\int_ovrlayId_reg[7]_0 (ovrlayId),
        .\int_width_reg[15]_0 (width),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  GND GND
       (.G(\<const0> ));
  FDRE \ZplateHorContStart_read_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[0]),
        .Q(ZplateHorContStart_read_reg_724[0]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[10]),
        .Q(ZplateHorContStart_read_reg_724[10]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[11]),
        .Q(ZplateHorContStart_read_reg_724[11]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[12]),
        .Q(ZplateHorContStart_read_reg_724[12]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[13]),
        .Q(ZplateHorContStart_read_reg_724[13]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[14]),
        .Q(ZplateHorContStart_read_reg_724[14]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[15]),
        .Q(ZplateHorContStart_read_reg_724[15]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[1]),
        .Q(ZplateHorContStart_read_reg_724[1]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[2]),
        .Q(ZplateHorContStart_read_reg_724[2]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[3]),
        .Q(ZplateHorContStart_read_reg_724[3]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[4]),
        .Q(ZplateHorContStart_read_reg_724[4]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[5]),
        .Q(ZplateHorContStart_read_reg_724[5]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[6]),
        .Q(ZplateHorContStart_read_reg_724[6]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[7]),
        .Q(ZplateHorContStart_read_reg_724[7]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[8]),
        .Q(ZplateHorContStart_read_reg_724[8]),
        .R(1'b0));
  FDRE \ZplateHorContStart_read_reg_724_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateHorContStart[9]),
        .Q(ZplateHorContStart_read_reg_724[9]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[0]),
        .Q(ZplateVerContDelta_read_reg_739[0]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[10]),
        .Q(ZplateVerContDelta_read_reg_739[10]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[11]),
        .Q(ZplateVerContDelta_read_reg_739[11]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[12]),
        .Q(ZplateVerContDelta_read_reg_739[12]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[13]),
        .Q(ZplateVerContDelta_read_reg_739[13]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[14]),
        .Q(ZplateVerContDelta_read_reg_739[14]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[15]),
        .Q(ZplateVerContDelta_read_reg_739[15]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[1]),
        .Q(ZplateVerContDelta_read_reg_739[1]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[2]),
        .Q(ZplateVerContDelta_read_reg_739[2]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[3]),
        .Q(ZplateVerContDelta_read_reg_739[3]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[4]),
        .Q(ZplateVerContDelta_read_reg_739[4]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[5]),
        .Q(ZplateVerContDelta_read_reg_739[5]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[6]),
        .Q(ZplateVerContDelta_read_reg_739[6]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[7]),
        .Q(ZplateVerContDelta_read_reg_739[7]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[8]),
        .Q(ZplateVerContDelta_read_reg_739[8]),
        .R(1'b0));
  FDRE \ZplateVerContDelta_read_reg_739_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContDelta[9]),
        .Q(ZplateVerContDelta_read_reg_739[9]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[0]),
        .Q(ZplateVerContStart_read_reg_734[0]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[10]),
        .Q(ZplateVerContStart_read_reg_734[10]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[11]),
        .Q(ZplateVerContStart_read_reg_734[11]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[12]),
        .Q(ZplateVerContStart_read_reg_734[12]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[13]),
        .Q(ZplateVerContStart_read_reg_734[13]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[14]),
        .Q(ZplateVerContStart_read_reg_734[14]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[15]),
        .Q(ZplateVerContStart_read_reg_734[15]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[1]),
        .Q(ZplateVerContStart_read_reg_734[1]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[2]),
        .Q(ZplateVerContStart_read_reg_734[2]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[3]),
        .Q(ZplateVerContStart_read_reg_734[3]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[4]),
        .Q(ZplateVerContStart_read_reg_734[4]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[5]),
        .Q(ZplateVerContStart_read_reg_734[5]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[6]),
        .Q(ZplateVerContStart_read_reg_734[6]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[7]),
        .Q(ZplateVerContStart_read_reg_734[7]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[8]),
        .Q(ZplateVerContStart_read_reg_734[8]),
        .R(1'b0));
  FDRE \ZplateVerContStart_read_reg_734_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ZplateVerContStart[9]),
        .Q(ZplateVerContStart_read_reg_734[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln502_reg_660[0]_i_1 
       (.I0(count[0]),
        .O(add_ln502_fu_584_p2[0]));
  FDRE \add_ln502_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[0]),
        .Q(add_ln502_reg_660[0]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[10]),
        .Q(add_ln502_reg_660[10]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[11]),
        .Q(add_ln502_reg_660[11]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[12]),
        .Q(add_ln502_reg_660[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[12]_i_1 
       (.CI(\add_ln502_reg_660_reg[8]_i_1_n_3 ),
        .CO({\add_ln502_reg_660_reg[12]_i_1_n_3 ,\add_ln502_reg_660_reg[12]_i_1_n_4 ,\add_ln502_reg_660_reg[12]_i_1_n_5 ,\add_ln502_reg_660_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln502_fu_584_p2[12:9]),
        .S(count[12:9]));
  FDRE \add_ln502_reg_660_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[13]),
        .Q(add_ln502_reg_660[13]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[14]),
        .Q(add_ln502_reg_660[14]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[15]),
        .Q(add_ln502_reg_660[15]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[16]),
        .Q(add_ln502_reg_660[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[16]_i_1 
       (.CI(\add_ln502_reg_660_reg[12]_i_1_n_3 ),
        .CO({\add_ln502_reg_660_reg[16]_i_1_n_3 ,\add_ln502_reg_660_reg[16]_i_1_n_4 ,\add_ln502_reg_660_reg[16]_i_1_n_5 ,\add_ln502_reg_660_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln502_fu_584_p2[16:13]),
        .S(count[16:13]));
  FDRE \add_ln502_reg_660_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[17]),
        .Q(add_ln502_reg_660[17]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[18]),
        .Q(add_ln502_reg_660[18]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[19]),
        .Q(add_ln502_reg_660[19]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[1]),
        .Q(add_ln502_reg_660[1]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[20]),
        .Q(add_ln502_reg_660[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[20]_i_1 
       (.CI(\add_ln502_reg_660_reg[16]_i_1_n_3 ),
        .CO({\add_ln502_reg_660_reg[20]_i_1_n_3 ,\add_ln502_reg_660_reg[20]_i_1_n_4 ,\add_ln502_reg_660_reg[20]_i_1_n_5 ,\add_ln502_reg_660_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln502_fu_584_p2[20:17]),
        .S(count[20:17]));
  FDRE \add_ln502_reg_660_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[21]),
        .Q(add_ln502_reg_660[21]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[22]),
        .Q(add_ln502_reg_660[22]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[23]),
        .Q(add_ln502_reg_660[23]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[24]),
        .Q(add_ln502_reg_660[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[24]_i_1 
       (.CI(\add_ln502_reg_660_reg[20]_i_1_n_3 ),
        .CO({\add_ln502_reg_660_reg[24]_i_1_n_3 ,\add_ln502_reg_660_reg[24]_i_1_n_4 ,\add_ln502_reg_660_reg[24]_i_1_n_5 ,\add_ln502_reg_660_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln502_fu_584_p2[24:21]),
        .S(count[24:21]));
  FDRE \add_ln502_reg_660_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[25]),
        .Q(add_ln502_reg_660[25]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[26]),
        .Q(add_ln502_reg_660[26]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[27]),
        .Q(add_ln502_reg_660[27]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[28]),
        .Q(add_ln502_reg_660[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[28]_i_1 
       (.CI(\add_ln502_reg_660_reg[24]_i_1_n_3 ),
        .CO({\add_ln502_reg_660_reg[28]_i_1_n_3 ,\add_ln502_reg_660_reg[28]_i_1_n_4 ,\add_ln502_reg_660_reg[28]_i_1_n_5 ,\add_ln502_reg_660_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln502_fu_584_p2[28:25]),
        .S(count[28:25]));
  FDRE \add_ln502_reg_660_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[29]),
        .Q(add_ln502_reg_660[29]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[2]),
        .Q(add_ln502_reg_660[2]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[30]),
        .Q(add_ln502_reg_660[30]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[31]),
        .Q(add_ln502_reg_660[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[31]_i_1 
       (.CI(\add_ln502_reg_660_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln502_reg_660_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln502_reg_660_reg[31]_i_1_n_5 ,\add_ln502_reg_660_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln502_reg_660_reg[31]_i_1_O_UNCONNECTED [3],add_ln502_fu_584_p2[31:29]}),
        .S({1'b0,count[31:29]}));
  FDRE \add_ln502_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[3]),
        .Q(add_ln502_reg_660[3]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[4]),
        .Q(add_ln502_reg_660[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln502_reg_660_reg[4]_i_1_n_3 ,\add_ln502_reg_660_reg[4]_i_1_n_4 ,\add_ln502_reg_660_reg[4]_i_1_n_5 ,\add_ln502_reg_660_reg[4]_i_1_n_6 }),
        .CYINIT(count[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln502_fu_584_p2[4:1]),
        .S(count[4:1]));
  FDRE \add_ln502_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[5]),
        .Q(add_ln502_reg_660[5]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[6]),
        .Q(add_ln502_reg_660[6]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[7]),
        .Q(add_ln502_reg_660[7]),
        .R(1'b0));
  FDRE \add_ln502_reg_660_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[8]),
        .Q(add_ln502_reg_660[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln502_reg_660_reg[8]_i_1 
       (.CI(\add_ln502_reg_660_reg[4]_i_1_n_3 ),
        .CO({\add_ln502_reg_660_reg[8]_i_1_n_3 ,\add_ln502_reg_660_reg[8]_i_1_n_4 ,\add_ln502_reg_660_reg[8]_i_1_n_5 ,\add_ln502_reg_660_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln502_fu_584_p2[8:5]),
        .S(count[8:5]));
  FDRE \add_ln502_reg_660_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln502_fu_584_p2[9]),
        .Q(add_ln502_reg_660[9]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_405_n_3),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_405_n_4),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg_n_3),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[0]),
        .Q(bckgndId_read_reg_689[0]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[1]),
        .Q(bckgndId_read_reg_689[1]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[2]),
        .Q(bckgndId_read_reg_689[2]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[3]),
        .Q(bckgndId_read_reg_689[3]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[4]),
        .Q(bckgndId_read_reg_689[4]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[5]),
        .Q(bckgndId_read_reg_689[5]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[6]),
        .Q(bckgndId_read_reg_689[6]),
        .R(1'b0));
  FDRE \bckgndId_read_reg_689_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(bckgndId[7]),
        .Q(bckgndId_read_reg_689[7]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[0]),
        .Q(boxSize_read_reg_744[0]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[10]),
        .Q(boxSize_read_reg_744[10]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[11]),
        .Q(boxSize_read_reg_744[11]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[12]),
        .Q(boxSize_read_reg_744[12]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[13]),
        .Q(boxSize_read_reg_744[13]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[14]),
        .Q(boxSize_read_reg_744[14]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[15]),
        .Q(boxSize_read_reg_744[15]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[1]),
        .Q(boxSize_read_reg_744[1]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[2]),
        .Q(boxSize_read_reg_744[2]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[3]),
        .Q(boxSize_read_reg_744[3]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[4]),
        .Q(boxSize_read_reg_744[4]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[5]),
        .Q(boxSize_read_reg_744[5]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[6]),
        .Q(boxSize_read_reg_744[6]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[7]),
        .Q(boxSize_read_reg_744[7]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[8]),
        .Q(boxSize_read_reg_744[8]),
        .R(1'b0));
  FDRE \boxSize_read_reg_744_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxSize[9]),
        .Q(boxSize_read_reg_744[9]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[0]),
        .Q(colorFormat_read_reg_709[0]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[1]),
        .Q(colorFormat_read_reg_709[1]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[2]),
        .Q(colorFormat_read_reg_709[2]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[3]),
        .Q(colorFormat_read_reg_709[3]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[4]),
        .Q(colorFormat_read_reg_709[4]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[5]),
        .Q(colorFormat_read_reg_709[5]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[6]),
        .Q(colorFormat_read_reg_709[6]),
        .R(1'b0));
  FDRE \colorFormat_read_reg_709_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(colorFormat[7]),
        .Q(colorFormat_read_reg_709[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln500_reg_656),
        .O(count0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \count_new_0_reg_394[31]_i_1 
       (.I0(\count_new_0_reg_394[31]_i_2_n_3 ),
        .I1(add_ln502_reg_660[17]),
        .I2(add_ln502_reg_660[1]),
        .I3(add_ln502_reg_660[14]),
        .I4(\count_new_0_reg_394[31]_i_3_n_3 ),
        .I5(\count_new_0_reg_394[31]_i_4_n_3 ),
        .O(count_new_0_reg_394));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_394[31]_i_2 
       (.I0(add_ln502_reg_660[7]),
        .I1(add_ln502_reg_660[20]),
        .I2(add_ln502_reg_660[2]),
        .I3(add_ln502_reg_660[30]),
        .I4(\count_new_0_reg_394[31]_i_5_n_3 ),
        .O(\count_new_0_reg_394[31]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_394[31]_i_3 
       (.I0(\count_new_0_reg_394[31]_i_6_n_3 ),
        .I1(add_ln502_reg_660[9]),
        .I2(add_ln502_reg_660[5]),
        .I3(add_ln502_reg_660[24]),
        .I4(add_ln502_reg_660[4]),
        .I5(\s[0]_i_3_n_3 ),
        .O(\count_new_0_reg_394[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_394[31]_i_4 
       (.I0(add_ln502_reg_660[25]),
        .I1(add_ln502_reg_660[23]),
        .I2(add_ln502_reg_660[10]),
        .I3(add_ln502_reg_660[19]),
        .I4(add_ln502_reg_660[22]),
        .I5(add_ln502_reg_660[26]),
        .O(\count_new_0_reg_394[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_394[31]_i_5 
       (.I0(add_ln502_reg_660[28]),
        .I1(add_ln502_reg_660[11]),
        .I2(add_ln502_reg_660[16]),
        .I3(add_ln502_reg_660[8]),
        .O(\count_new_0_reg_394[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_new_0_reg_394[31]_i_6 
       (.I0(add_ln502_reg_660[31]),
        .I1(add_ln502_reg_660[6]),
        .I2(ap_CS_fsm_state3),
        .I3(add_ln502_reg_660[29]),
        .O(\count_new_0_reg_394[31]_i_6_n_3 ));
  FDRE \count_new_0_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[0]),
        .Q(\count_new_0_reg_394_reg_n_3_[0] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[10]),
        .Q(\count_new_0_reg_394_reg_n_3_[10] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[11]),
        .Q(\count_new_0_reg_394_reg_n_3_[11] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[12]),
        .Q(\count_new_0_reg_394_reg_n_3_[12] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[13]),
        .Q(\count_new_0_reg_394_reg_n_3_[13] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[14]),
        .Q(\count_new_0_reg_394_reg_n_3_[14] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[15]),
        .Q(\count_new_0_reg_394_reg_n_3_[15] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[16]),
        .Q(\count_new_0_reg_394_reg_n_3_[16] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[17]),
        .Q(\count_new_0_reg_394_reg_n_3_[17] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[18]),
        .Q(\count_new_0_reg_394_reg_n_3_[18] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[19]),
        .Q(\count_new_0_reg_394_reg_n_3_[19] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[1]),
        .Q(\count_new_0_reg_394_reg_n_3_[1] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[20]),
        .Q(\count_new_0_reg_394_reg_n_3_[20] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[21]),
        .Q(\count_new_0_reg_394_reg_n_3_[21] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[22]),
        .Q(\count_new_0_reg_394_reg_n_3_[22] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[23]),
        .Q(\count_new_0_reg_394_reg_n_3_[23] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[24]),
        .Q(\count_new_0_reg_394_reg_n_3_[24] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[25]),
        .Q(\count_new_0_reg_394_reg_n_3_[25] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[26]),
        .Q(\count_new_0_reg_394_reg_n_3_[26] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[27]),
        .Q(\count_new_0_reg_394_reg_n_3_[27] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[28]),
        .Q(\count_new_0_reg_394_reg_n_3_[28] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[29]),
        .Q(\count_new_0_reg_394_reg_n_3_[29] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[2]),
        .Q(\count_new_0_reg_394_reg_n_3_[2] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[30]),
        .Q(\count_new_0_reg_394_reg_n_3_[30] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[31]),
        .Q(\count_new_0_reg_394_reg_n_3_[31] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[3]),
        .Q(\count_new_0_reg_394_reg_n_3_[3] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[4]),
        .Q(\count_new_0_reg_394_reg_n_3_[4] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[5]),
        .Q(\count_new_0_reg_394_reg_n_3_[5] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[6]),
        .Q(\count_new_0_reg_394_reg_n_3_[6] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[7]),
        .Q(\count_new_0_reg_394_reg_n_3_[7] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[8]),
        .Q(\count_new_0_reg_394_reg_n_3_[8] ),
        .R(count_new_0_reg_394));
  FDRE \count_new_0_reg_394_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln502_reg_660[9]),
        .Q(\count_new_0_reg_394_reg_n_3_[9] ),
        .R(count_new_0_reg_394));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_394_reg_n_3_[9] ),
        .Q(count[9]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[0]),
        .Q(crossHairX_read_reg_714[0]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[10]),
        .Q(crossHairX_read_reg_714[10]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[11]),
        .Q(crossHairX_read_reg_714[11]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[12]),
        .Q(crossHairX_read_reg_714[12]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[13]),
        .Q(crossHairX_read_reg_714[13]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[14]),
        .Q(crossHairX_read_reg_714[14]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[15]),
        .Q(crossHairX_read_reg_714[15]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[1]),
        .Q(crossHairX_read_reg_714[1]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[2]),
        .Q(crossHairX_read_reg_714[2]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[3]),
        .Q(crossHairX_read_reg_714[3]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[4]),
        .Q(crossHairX_read_reg_714[4]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[5]),
        .Q(crossHairX_read_reg_714[5]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[6]),
        .Q(crossHairX_read_reg_714[6]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[7]),
        .Q(crossHairX_read_reg_714[7]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[8]),
        .Q(crossHairX_read_reg_714[8]),
        .R(1'b0));
  FDRE \crossHairX_read_reg_714_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairX[9]),
        .Q(crossHairX_read_reg_714[9]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[0]),
        .Q(crossHairY_read_reg_719[0]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[10]),
        .Q(crossHairY_read_reg_719[10]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[11]),
        .Q(crossHairY_read_reg_719[11]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[12]),
        .Q(crossHairY_read_reg_719[12]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[13]),
        .Q(crossHairY_read_reg_719[13]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[14]),
        .Q(crossHairY_read_reg_719[14]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[15]),
        .Q(crossHairY_read_reg_719[15]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[1]),
        .Q(crossHairY_read_reg_719[1]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[2]),
        .Q(crossHairY_read_reg_719[2]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[3]),
        .Q(crossHairY_read_reg_719[3]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[4]),
        .Q(crossHairY_read_reg_719[4]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[5]),
        .Q(crossHairY_read_reg_719[5]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[6]),
        .Q(crossHairY_read_reg_719[6]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[7]),
        .Q(crossHairY_read_reg_719[7]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[8]),
        .Q(crossHairY_read_reg_719[8]),
        .R(1'b0));
  FDRE \crossHairY_read_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(crossHairY[9]),
        .Q(crossHairY_read_reg_719[9]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[0]),
        .Q(dpYUVCoef_read_reg_764[0]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[1]),
        .Q(dpYUVCoef_read_reg_764[1]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[2]),
        .Q(dpYUVCoef_read_reg_764[2]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[3]),
        .Q(dpYUVCoef_read_reg_764[3]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[4]),
        .Q(dpYUVCoef_read_reg_764[4]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[5]),
        .Q(dpYUVCoef_read_reg_764[5]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[6]),
        .Q(dpYUVCoef_read_reg_764[6]),
        .R(1'b0));
  FDRE \dpYUVCoef_read_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(dpYUVCoef[7]),
        .Q(dpYUVCoef_read_reg_764[7]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[0]),
        .Q(empty_103_reg_754[0]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[1]),
        .Q(empty_103_reg_754[1]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[2]),
        .Q(empty_103_reg_754[2]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[3]),
        .Q(empty_103_reg_754[3]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[4]),
        .Q(empty_103_reg_754[4]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[5]),
        .Q(empty_103_reg_754[5]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[6]),
        .Q(empty_103_reg_754[6]),
        .R(1'b0));
  FDRE \empty_103_reg_754_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorG[7]),
        .Q(empty_103_reg_754[7]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[0]),
        .Q(empty_104_reg_759[0]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[1]),
        .Q(empty_104_reg_759[1]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[2]),
        .Q(empty_104_reg_759[2]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[3]),
        .Q(empty_104_reg_759[3]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[4]),
        .Q(empty_104_reg_759[4]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[5]),
        .Q(empty_104_reg_759[5]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[6]),
        .Q(empty_104_reg_759[6]),
        .R(1'b0));
  FDRE \empty_104_reg_759_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorB[7]),
        .Q(empty_104_reg_759[7]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[0]),
        .Q(empty_reg_749[0]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[1]),
        .Q(empty_reg_749[1]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[2]),
        .Q(empty_reg_749[2]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[3]),
        .Q(empty_reg_749[3]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[4]),
        .Q(empty_reg_749[4]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[5]),
        .Q(empty_reg_749[5]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[6]),
        .Q(empty_reg_749[6]),
        .R(1'b0));
  FDRE \empty_reg_749_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(boxColorR[7]),
        .Q(empty_reg_749[7]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[0]),
        .Q(field_id_read_reg_679[0]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[10]),
        .Q(field_id_read_reg_679[10]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[11]),
        .Q(field_id_read_reg_679[11]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[12]),
        .Q(field_id_read_reg_679[12]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[13]),
        .Q(field_id_read_reg_679[13]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[14]),
        .Q(field_id_read_reg_679[14]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[15]),
        .Q(field_id_read_reg_679[15]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[1]),
        .Q(field_id_read_reg_679[1]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[2]),
        .Q(field_id_read_reg_679[2]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[3]),
        .Q(field_id_read_reg_679[3]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[4]),
        .Q(field_id_read_reg_679[4]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[5]),
        .Q(field_id_read_reg_679[5]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[6]),
        .Q(field_id_read_reg_679[6]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[7]),
        .Q(field_id_read_reg_679[7]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[8]),
        .Q(field_id_read_reg_679[8]),
        .R(1'b0));
  FDRE \field_id_read_reg_679_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(field_id[9]),
        .Q(field_id_read_reg_679[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_568
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[15]_0 (bck_motion_en),
        .icmp_ln500_fu_574_p2(icmp_ln500_fu_574_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_405
       (.D(ap_NS_fsm[5:4]),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .\SRL_SIG_reg[0][15] (width_read_reg_674),
        .\SRL_SIG_reg[0][15]_0 (height_read_reg_669),
        .\SRL_SIG_reg[0][7] (grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TDATA),
        .\SRL_SIG_reg[0][7]_0 (motionSpeed_read_reg_704),
        .SS(ap_rst_n_inv),
        .ZplateHorContDelta_val25(ZplateHorContDelta),
        .\ap_CS_fsm_reg[4] (grp_v_tpgHlsDataFlow_fu_405_n_7),
        .\ap_CS_fsm_reg[5] (regslice_both_m_axis_video_V_data_V_U_n_7),
        .ap_clk(ap_clk),
        .ap_predicate_pred423_state21_reg(bckgndId_read_reg_689),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_v_tpgHlsDataFlow_fu_405_n_3),
        .ap_rst_n_1(grp_v_tpgHlsDataFlow_fu_405_n_4),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .\boxColorB_val_read_reg_421_reg[7] (empty_104_reg_759),
        .\boxColorG_val_read_reg_426_reg[7] (empty_103_reg_754),
        .\boxColorR_val_read_reg_431_reg[7] (empty_reg_749),
        .\boxSize_val_read_reg_436_reg[15] (boxSize_read_reg_744),
        .\cmp121_i_reg_1113_reg[0] (dpYUVCoef_read_reg_764),
        .\colorFormat_val_read_reg_453_reg[7] (colorFormat_read_reg_709),
        .\crossHairX_val_read_reg_448_reg[15] (crossHairX_read_reg_714),
        .\crossHairY_val_read_reg_443_reg[15] (crossHairY_read_reg_719),
        .fid(fid),
        .fid_in(fid_in),
        .\field_id_val13_read_reg_299_reg[15] (field_id_read_reg_679),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg_n_3),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\patternId_val_read_reg_465_reg[7] (ovrlayId_read_reg_694),
        .\phi_mul_fu_426_reg[15] (ZplateHorContStart_read_reg_724),
        .s({\s_reg_n_3_[2] ,\s_reg_n_3_[1] ,\s_reg_n_3_[0] }),
        .\tobool_reg_482[0]_i_3 (maskId_read_reg_699),
        .\zonePlateVDelta_reg[15] (ZplateVerContStart_read_reg_734),
        .\zonePlateVDelta_reg[15]_0 (ZplateVerContDelta_read_reg_739));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_405_n_7),
        .Q(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \height_read_reg_669_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[0]),
        .Q(height_read_reg_669[0]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[10]),
        .Q(height_read_reg_669[10]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[11]),
        .Q(height_read_reg_669[11]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[12]),
        .Q(height_read_reg_669[12]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[13]),
        .Q(height_read_reg_669[13]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[14]),
        .Q(height_read_reg_669[14]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[15]),
        .Q(height_read_reg_669[15]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[1]),
        .Q(height_read_reg_669[1]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[2]),
        .Q(height_read_reg_669[2]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[3]),
        .Q(height_read_reg_669[3]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[4]),
        .Q(height_read_reg_669[4]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[5]),
        .Q(height_read_reg_669[5]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[6]),
        .Q(height_read_reg_669[6]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[7]),
        .Q(height_read_reg_669[7]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[8]),
        .Q(height_read_reg_669[8]),
        .R(1'b0));
  FDRE \height_read_reg_669_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(height[9]),
        .Q(height_read_reg_669[9]),
        .R(1'b0));
  FDRE \icmp_ln500_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(icmp_ln500_fu_574_p2),
        .Q(icmp_ln500_reg_656),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[0]),
        .Q(maskId_read_reg_699[0]),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[1]),
        .Q(maskId_read_reg_699[1]),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[2]),
        .Q(maskId_read_reg_699[2]),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[3]),
        .Q(maskId_read_reg_699[3]),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[4]),
        .Q(maskId_read_reg_699[4]),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[5]),
        .Q(maskId_read_reg_699[5]),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[6]),
        .Q(maskId_read_reg_699[6]),
        .R(1'b0));
  FDRE \maskId_read_reg_699_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(maskId[7]),
        .Q(maskId_read_reg_699[7]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[0]),
        .Q(motionSpeed_read_reg_704[0]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[1]),
        .Q(motionSpeed_read_reg_704[1]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[2]),
        .Q(motionSpeed_read_reg_704[2]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[3]),
        .Q(motionSpeed_read_reg_704[3]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[4]),
        .Q(motionSpeed_read_reg_704[4]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[5]),
        .Q(motionSpeed_read_reg_704[5]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[6]),
        .Q(motionSpeed_read_reg_704[6]),
        .R(1'b0));
  FDRE \motionSpeed_read_reg_704_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(motionSpeed[7]),
        .Q(motionSpeed_read_reg_704[7]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[0]),
        .Q(ovrlayId_read_reg_694[0]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[1]),
        .Q(ovrlayId_read_reg_694[1]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[2]),
        .Q(ovrlayId_read_reg_694[2]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[3]),
        .Q(ovrlayId_read_reg_694[3]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[4]),
        .Q(ovrlayId_read_reg_694[4]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[5]),
        .Q(ovrlayId_read_reg_694[5]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[6]),
        .Q(ovrlayId_read_reg_694[6]),
        .R(1'b0));
  FDRE \ovrlayId_read_reg_694_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(ovrlayId[7]),
        .Q(ovrlayId_read_reg_694[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[23]_0 (grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TDATA),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_m_axis_video_V_data_V_U_n_7),
        .D(ap_NS_fsm[0]),
        .Q({ap_CS_fsm_state6,\ap_CS_fsm_reg_n_3_[0] }),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  LUT5 #(
    .INIT(32'h00000100)) 
    \s[0]_i_1 
       (.I0(\count_new_0_reg_394[31]_i_4_n_3 ),
        .I1(\s[0]_i_3_n_3 ),
        .I2(\s[0]_i_4_n_3 ),
        .I3(\s[0]_i_5_n_3 ),
        .I4(p_0_in),
        .O(s));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_11 
       (.I0(tmp_2_fu_599_p4[28]),
        .O(\s[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_2_fu_599_p4[27]),
        .I1(tmp_2_fu_599_p4[26]),
        .O(\s[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_2_fu_599_p4[25]),
        .I1(tmp_2_fu_599_p4[24]),
        .O(\s[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_2_fu_599_p4[23]),
        .I1(tmp_2_fu_599_p4[22]),
        .O(\s[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_2_fu_599_p4[21]),
        .I1(tmp_2_fu_599_p4[20]),
        .O(\s[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_2_fu_599_p4[19]),
        .I1(tmp_2_fu_599_p4[18]),
        .O(\s[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_2_fu_599_p4[17]),
        .I1(tmp_2_fu_599_p4[16]),
        .O(\s[0]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_2_fu_599_p4[15]),
        .I1(tmp_2_fu_599_p4[14]),
        .O(\s[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_21 
       (.I0(tmp_2_fu_599_p4[13]),
        .I1(tmp_2_fu_599_p4[12]),
        .O(\s[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_22 
       (.I0(tmp_2_fu_599_p4[11]),
        .I1(tmp_2_fu_599_p4[10]),
        .O(\s[0]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_23 
       (.I0(tmp_2_fu_599_p4[9]),
        .I1(tmp_2_fu_599_p4[8]),
        .O(\s[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_24 
       (.I0(tmp_2_fu_599_p4[0]),
        .I1(tmp_2_fu_599_p4[1]),
        .O(\s[0]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_25 
       (.I0(tmp_2_fu_599_p4[7]),
        .I1(tmp_2_fu_599_p4[6]),
        .O(\s[0]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_26 
       (.I0(tmp_2_fu_599_p4[5]),
        .I1(tmp_2_fu_599_p4[4]),
        .O(\s[0]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_27 
       (.I0(tmp_2_fu_599_p4[3]),
        .I1(tmp_2_fu_599_p4[2]),
        .O(\s[0]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_28 
       (.I0(tmp_2_fu_599_p4[0]),
        .I1(tmp_2_fu_599_p4[1]),
        .O(\s[0]_i_28_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[0]_i_3 
       (.I0(add_ln502_reg_660[15]),
        .I1(add_ln502_reg_660[27]),
        .I2(add_ln502_reg_660[13]),
        .I3(add_ln502_reg_660[18]),
        .I4(\s[0]_i_8_n_3 ),
        .O(\s[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \s[0]_i_4 
       (.I0(add_ln502_reg_660[4]),
        .I1(add_ln502_reg_660[24]),
        .I2(add_ln502_reg_660[5]),
        .I3(add_ln502_reg_660[9]),
        .I4(\count_new_0_reg_394[31]_i_6_n_3 ),
        .O(\s[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \s[0]_i_5 
       (.I0(add_ln502_reg_660[14]),
        .I1(add_ln502_reg_660[1]),
        .I2(add_ln502_reg_660[17]),
        .I3(\count_new_0_reg_394[31]_i_5_n_3 ),
        .I4(\s[0]_i_9_n_3 ),
        .O(\s[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_7 
       (.I0(\s_reg_n_3_[0] ),
        .O(\s[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \s[0]_i_8 
       (.I0(add_ln502_reg_660[12]),
        .I1(add_ln502_reg_660[0]),
        .I2(add_ln502_reg_660[3]),
        .I3(add_ln502_reg_660[21]),
        .O(\s[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \s[0]_i_9 
       (.I0(add_ln502_reg_660[30]),
        .I1(add_ln502_reg_660[2]),
        .I2(add_ln502_reg_660[20]),
        .I3(add_ln502_reg_660[7]),
        .O(\s[0]_i_9_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[0]_i_2_n_10 ),
        .Q(\s_reg_n_3_[0] ),
        .R(s));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_10 
       (.CI(\s_reg[0]_i_14_n_3 ),
        .CO({\s_reg[0]_i_10_n_3 ,\s_reg[0]_i_10_n_4 ,\s_reg[0]_i_10_n_5 ,\s_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_15_n_3 ,\s[0]_i_16_n_3 ,\s[0]_i_17_n_3 ,\s[0]_i_18_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_14 
       (.CI(\s_reg[0]_i_19_n_3 ),
        .CO({\s_reg[0]_i_14_n_3 ,\s_reg[0]_i_14_n_4 ,\s_reg[0]_i_14_n_5 ,\s_reg[0]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_20_n_3 ,\s[0]_i_21_n_3 ,\s[0]_i_22_n_3 ,\s[0]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_19_n_3 ,\s_reg[0]_i_19_n_4 ,\s_reg[0]_i_19_n_5 ,\s_reg[0]_i_19_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\s[0]_i_24_n_3 }),
        .O(\NLW_s_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\s[0]_i_25_n_3 ,\s[0]_i_26_n_3 ,\s[0]_i_27_n_3 ,\s[0]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\s_reg[0]_i_2_n_3 ,\s_reg[0]_i_2_n_4 ,\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 }),
        .S({tmp_2_fu_599_p4[0],\s_reg_n_3_[2] ,\s_reg_n_3_[1] ,\s[0]_i_7_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \s_reg[0]_i_6 
       (.CI(\s_reg[0]_i_10_n_3 ),
        .CO({\NLW_s_reg[0]_i_6_CO_UNCONNECTED [3],p_0_in,\s_reg[0]_i_6_n_5 ,\s_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_2_fu_599_p4[28],1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\s[0]_i_11_n_3 ,\s[0]_i_12_n_3 ,\s[0]_i_13_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[8]_i_1_n_8 ),
        .Q(tmp_2_fu_599_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[8]_i_1_n_7 ),
        .Q(tmp_2_fu_599_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[12]_i_1_n_10 ),
        .Q(tmp_2_fu_599_p4[9]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[12]_i_1 
       (.CI(\s_reg[8]_i_1_n_3 ),
        .CO({\s_reg[12]_i_1_n_3 ,\s_reg[12]_i_1_n_4 ,\s_reg[12]_i_1_n_5 ,\s_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[12]_i_1_n_7 ,\s_reg[12]_i_1_n_8 ,\s_reg[12]_i_1_n_9 ,\s_reg[12]_i_1_n_10 }),
        .S(tmp_2_fu_599_p4[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[12]_i_1_n_9 ),
        .Q(tmp_2_fu_599_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[12]_i_1_n_8 ),
        .Q(tmp_2_fu_599_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[12]_i_1_n_7 ),
        .Q(tmp_2_fu_599_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[16]_i_1_n_10 ),
        .Q(tmp_2_fu_599_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[16]_i_1 
       (.CI(\s_reg[12]_i_1_n_3 ),
        .CO({\s_reg[16]_i_1_n_3 ,\s_reg[16]_i_1_n_4 ,\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 }),
        .S(tmp_2_fu_599_p4[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[16]_i_1_n_9 ),
        .Q(tmp_2_fu_599_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[16]_i_1_n_8 ),
        .Q(tmp_2_fu_599_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[16]_i_1_n_7 ),
        .Q(tmp_2_fu_599_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[0]_i_2_n_9 ),
        .Q(\s_reg_n_3_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[20]_i_1_n_10 ),
        .Q(tmp_2_fu_599_p4[17]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[20]_i_1 
       (.CI(\s_reg[16]_i_1_n_3 ),
        .CO({\s_reg[20]_i_1_n_3 ,\s_reg[20]_i_1_n_4 ,\s_reg[20]_i_1_n_5 ,\s_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[20]_i_1_n_7 ,\s_reg[20]_i_1_n_8 ,\s_reg[20]_i_1_n_9 ,\s_reg[20]_i_1_n_10 }),
        .S(tmp_2_fu_599_p4[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[20]_i_1_n_9 ),
        .Q(tmp_2_fu_599_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[20]_i_1_n_8 ),
        .Q(tmp_2_fu_599_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[20]_i_1_n_7 ),
        .Q(tmp_2_fu_599_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[24]_i_1_n_10 ),
        .Q(tmp_2_fu_599_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[24]_i_1 
       (.CI(\s_reg[20]_i_1_n_3 ),
        .CO({\s_reg[24]_i_1_n_3 ,\s_reg[24]_i_1_n_4 ,\s_reg[24]_i_1_n_5 ,\s_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 }),
        .S(tmp_2_fu_599_p4[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[24]_i_1_n_9 ),
        .Q(tmp_2_fu_599_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[24]_i_1_n_8 ),
        .Q(tmp_2_fu_599_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[24]_i_1_n_7 ),
        .Q(tmp_2_fu_599_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[28]_i_1_n_10 ),
        .Q(tmp_2_fu_599_p4[25]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[28]_i_1 
       (.CI(\s_reg[24]_i_1_n_3 ),
        .CO({\NLW_s_reg[28]_i_1_CO_UNCONNECTED [3],\s_reg[28]_i_1_n_4 ,\s_reg[28]_i_1_n_5 ,\s_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[28]_i_1_n_7 ,\s_reg[28]_i_1_n_8 ,\s_reg[28]_i_1_n_9 ,\s_reg[28]_i_1_n_10 }),
        .S(tmp_2_fu_599_p4[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[28]_i_1_n_9 ),
        .Q(tmp_2_fu_599_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[0]_i_2_n_8 ),
        .Q(\s_reg_n_3_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[28]_i_1_n_8 ),
        .Q(tmp_2_fu_599_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[28]_i_1_n_7 ),
        .Q(tmp_2_fu_599_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[0]_i_2_n_7 ),
        .Q(tmp_2_fu_599_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[4]_i_1_n_10 ),
        .Q(tmp_2_fu_599_p4[1]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[4]_i_1 
       (.CI(\s_reg[0]_i_2_n_3 ),
        .CO({\s_reg[4]_i_1_n_3 ,\s_reg[4]_i_1_n_4 ,\s_reg[4]_i_1_n_5 ,\s_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[4]_i_1_n_7 ,\s_reg[4]_i_1_n_8 ,\s_reg[4]_i_1_n_9 ,\s_reg[4]_i_1_n_10 }),
        .S(tmp_2_fu_599_p4[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[4]_i_1_n_9 ),
        .Q(tmp_2_fu_599_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[4]_i_1_n_8 ),
        .Q(tmp_2_fu_599_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[4]_i_1_n_7 ),
        .Q(tmp_2_fu_599_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[8]_i_1_n_10 ),
        .Q(tmp_2_fu_599_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \s_reg[8]_i_1 
       (.CI(\s_reg[4]_i_1_n_3 ),
        .CO({\s_reg[8]_i_1_n_3 ,\s_reg[8]_i_1_n_4 ,\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 }),
        .S(tmp_2_fu_599_p4[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_394),
        .D(\s_reg[8]_i_1_n_9 ),
        .Q(tmp_2_fu_599_p4[6]),
        .R(s));
  FDRE \width_read_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[0]),
        .Q(width_read_reg_674[0]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[10]),
        .Q(width_read_reg_674[10]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[11]),
        .Q(width_read_reg_674[11]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[12]),
        .Q(width_read_reg_674[12]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[13]),
        .Q(width_read_reg_674[13]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[14]),
        .Q(width_read_reg_674[14]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[15]),
        .Q(width_read_reg_674[15]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[1]),
        .Q(width_read_reg_674[1]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[2]),
        .Q(width_read_reg_674[2]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[3]),
        .Q(width_read_reg_674[3]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[4]),
        .Q(width_read_reg_674[4]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[5]),
        .Q(width_read_reg_674[5]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[6]),
        .Q(width_read_reg_674[6]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[7]),
        .Q(width_read_reg_674[7]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[8]),
        .Q(width_read_reg_674[8]),
        .R(1'b0));
  FDRE \width_read_reg_674_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(width[9]),
        .Q(width_read_reg_674[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow
   (ap_rst_n_0,
    ap_rst_n_1,
    D,
    \ap_CS_fsm_reg[4] ,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID,
    fid,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER,
    \SRL_SIG_reg[0][7] ,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST,
    ap_clk,
    ap_rst_n,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done,
    Q,
    \ap_CS_fsm_reg[5] ,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg,
    ap_predicate_pred423_state21_reg,
    \SRL_SIG_reg[0][15] ,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    \SRL_SIG_reg[0][15]_0 ,
    \colorFormat_val_read_reg_453_reg[7] ,
    SS,
    ZplateHorContDelta_val25,
    \zonePlateVDelta_reg[15] ,
    \zonePlateVDelta_reg[15]_0 ,
    \phi_mul_fu_426_reg[15] ,
    s,
    \field_id_val13_read_reg_299_reg[15] ,
    fid_in,
    \patternId_val_read_reg_465_reg[7] ,
    \tobool_reg_482[0]_i_3 ,
    \crossHairX_val_read_reg_448_reg[15] ,
    \crossHairY_val_read_reg_443_reg[15] ,
    \boxSize_val_read_reg_436_reg[15] ,
    \boxColorR_val_read_reg_431_reg[7] ,
    \boxColorG_val_read_reg_426_reg[7] ,
    \boxColorB_val_read_reg_421_reg[7] ,
    \SRL_SIG_reg[0][7]_0 ,
    \cmp121_i_reg_1113_reg[0] ,
    m_axis_video_TREADY_int_regslice);
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [1:0]D;
  output \ap_CS_fsm_reg[4] ;
  output grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  output [0:0]fid;
  output grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  output [23:0]\SRL_SIG_reg[0][7] ;
  output grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  input ap_clk;
  input ap_rst_n;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done;
  input [2:0]Q;
  input \ap_CS_fsm_reg[5] ;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg;
  input [7:0]ap_predicate_pred423_state21_reg;
  input [15:0]\SRL_SIG_reg[0][15] ;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input [7:0]\colorFormat_val_read_reg_453_reg[7] ;
  input [0:0]SS;
  input [15:0]ZplateHorContDelta_val25;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\phi_mul_fu_426_reg[15] ;
  input [2:0]s;
  input [15:0]\field_id_val13_read_reg_299_reg[15] ;
  input [0:0]fid_in;
  input [7:0]\patternId_val_read_reg_465_reg[7] ;
  input [7:0]\tobool_reg_482[0]_i_3 ;
  input [15:0]\crossHairX_val_read_reg_448_reg[15] ;
  input [15:0]\crossHairY_val_read_reg_443_reg[15] ;
  input [15:0]\boxSize_val_read_reg_436_reg[15] ;
  input [7:0]\boxColorR_val_read_reg_431_reg[7] ;
  input [7:0]\boxColorG_val_read_reg_426_reg[7] ;
  input [7:0]\boxColorB_val_read_reg_421_reg[7] ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]\cmp121_i_reg_1113_reg[0] ;
  input m_axis_video_TREADY_int_regslice;

  wire [1:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_field_id_val13_read;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire MultiPixStream2AXIvideo_U0_n_19;
  wire MultiPixStream2AXIvideo_U0_n_5;
  wire MultiPixStream2AXIvideo_U0_n_8;
  wire [2:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [23:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_35 ;
  wire [12:0]\SRL_SIG_reg[0]_43 ;
  wire [15:0]\SRL_SIG_reg[0]_44 ;
  wire [11:0]\SRL_SIG_reg[0]_45 ;
  wire [11:0]\SRL_SIG_reg[0]_46 ;
  wire [12:0]\SRL_SIG_reg[0]_47 ;
  wire [15:0]\SRL_SIG_reg[1]_36 ;
  wire [0:0]SS;
  wire [15:0]ZplateHorContDelta_val25;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_13;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state3_14;
  wire ap_CS_fsm_state3_6;
  wire [1:1]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_10;
  wire [7:0]ap_predicate_pred423_state21_reg;
  wire ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_bPassThru_loc_channel;
  wire ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg_n_3;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done;
  wire ap_sync_reg_tpgBackground_U0_ap_ready;
  wire ap_sync_reg_v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_ready_reg_n_3;
  wire bPassThru_1_loc_channel_U_n_7;
  wire bPassThru_1_loc_channel_dout;
  wire bPassThru_loc_channel_U_n_6;
  wire bPassThru_loc_channel_U_n_7;
  wire bPassThru_loc_channel_dout;
  wire bPassThru_loc_channel_full_n;
  wire bckgndYUV_U_n_10;
  wire bckgndYUV_U_n_5;
  wire bckgndYUV_U_n_6;
  wire bckgndYUV_U_n_7;
  wire bckgndYUV_U_n_8;
  wire [23:0]bckgndYUV_dout;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire [7:0]boxColorB_val31_c_dout;
  wire boxColorB_val31_c_empty_n;
  wire boxColorB_val31_c_full_n;
  wire [7:0]\boxColorB_val_read_reg_421_reg[7] ;
  wire boxColorG_val30_c_U_n_5;
  wire [7:0]boxColorG_val30_c_dout;
  wire boxColorG_val30_c_empty_n;
  wire boxColorG_val30_c_full_n;
  wire [7:0]\boxColorG_val_read_reg_426_reg[7] ;
  wire boxColorR_val29_c_U_n_5;
  wire boxColorR_val29_c_U_n_6;
  wire [7:0]boxColorR_val29_c_dout;
  wire boxColorR_val29_c_empty_n;
  wire boxColorR_val29_c_full_n;
  wire [7:0]\boxColorR_val_read_reg_431_reg[7] ;
  wire [15:0]boxSize_val28_c_dout;
  wire boxSize_val28_c_empty_n;
  wire boxSize_val28_c_full_n;
  wire [12:0]boxSize_val_read_reg_436;
  wire [15:0]\boxSize_val_read_reg_436_reg[15] ;
  wire [7:0]\cmp121_i_reg_1113_reg[0] ;
  wire colorFormat_val_c25_U_n_5;
  wire [7:0]colorFormat_val_c25_dout;
  wire colorFormat_val_c25_empty_n;
  wire colorFormat_val_c25_full_n;
  wire colorFormat_val_c_U_n_5;
  wire [7:0]colorFormat_val_c_dout;
  wire colorFormat_val_c_empty_n;
  wire colorFormat_val_c_full_n;
  wire [7:0]\colorFormat_val_read_reg_453_reg[7] ;
  wire crossHairX_val22_c_U_n_5;
  wire [15:0]crossHairX_val22_c_dout;
  wire crossHairX_val22_c_empty_n;
  wire crossHairX_val22_c_full_n;
  wire [15:0]\crossHairX_val_read_reg_448_reg[15] ;
  wire crossHairY_val23_c_U_n_5;
  wire [15:0]crossHairY_val23_c_dout;
  wire crossHairY_val23_c_empty_n;
  wire crossHairY_val23_c_full_n;
  wire [15:0]\crossHairY_val_read_reg_443_reg[15] ;
  wire entry_proc_U0_n_4;
  wire entry_proc_U0_n_5;
  wire entry_proc_U0_n_7;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire fid_in_val14_c_U_n_6;
  wire fid_in_val14_c_U_n_7;
  wire fid_in_val14_c_dout;
  wire fid_in_val14_c_empty_n;
  wire fid_in_val14_c_full_n;
  wire [15:0]field_id_val13_c_dout;
  wire field_id_val13_c_empty_n;
  wire field_id_val13_c_full_n;
  wire [15:0]\field_id_val13_read_reg_299_reg[15] ;
  wire full_n;
  wire \grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_block_pp0_stage0_subdone ;
  wire \grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_enable_reg_pp0_iter23 ;
  wire [11:0]\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132_reg ;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  wire height_val7_c19_U_n_17;
  wire height_val7_c19_U_n_18;
  wire height_val7_c19_U_n_19;
  wire height_val7_c19_U_n_20;
  wire height_val7_c19_U_n_21;
  wire height_val7_c19_U_n_22;
  wire [15:0]height_val7_c19_dout;
  wire height_val7_c19_empty_n;
  wire height_val7_c19_full_n;
  wire [15:0]height_val7_c20_dout;
  wire height_val7_c20_empty_n;
  wire height_val7_c20_full_n;
  wire height_val7_c21_U_n_5;
  wire [15:0]height_val7_c21_dout;
  wire height_val7_c21_empty_n;
  wire height_val7_c21_full_n;
  wire height_val7_c_U_n_16;
  wire height_val7_c_U_n_17;
  wire height_val7_c_U_n_18;
  wire height_val7_c_U_n_19;
  wire height_val7_c_U_n_20;
  wire height_val7_c_U_n_21;
  wire height_val7_c_U_n_22;
  wire [11:0]height_val7_c_dout;
  wire height_val7_c_full_n;
  wire icmp_ln2049_fu_268_p2;
  wire icmp_ln2272_fu_197_p2;
  wire icmp_ln377_1_loc_channel_U_n_5;
  wire icmp_ln377_1_loc_channel_full_n;
  wire icmp_ln772_fu_373_p2;
  wire icmp_ln979_1_fu_240_p2;
  wire inpix_0_2_0_0_0_load589_lcssa615_i_fu_840;
  wire [7:0]inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg;
  wire [15:0]loopHeight_fu_184_p2;
  wire [15:0]loopHeight_reg_476;
  wire [15:12]loopHeight_reg_507;
  wire [15:0]loopWidth_fu_245_p2;
  wire [11:8]loopWidth_reg_279;
  wire [15:13]loopWidth_reg_470;
  wire [0:0]mOutPtr;
  wire mOutPtr16_out;
  wire mOutPtr16_out_4;
  wire mOutPtr16_out_5;
  wire [0:0]mOutPtr_0;
  wire m_axis_video_TREADY_int_regslice;
  wire maskId_val17_c_U_n_4;
  wire maskId_val17_c_U_n_5;
  wire maskId_val17_c_U_n_6;
  wire [2:0]maskId_val17_c_dout;
  wire maskId_val17_c_full_n;
  wire motionSpeed_val19_c_U_n_5;
  wire [7:0]motionSpeed_val19_c_dout;
  wire motionSpeed_val19_c_empty_n;
  wire motionSpeed_val19_c_full_n;
  wire [7:0]ovrlayId_val16_c_dout;
  wire ovrlayId_val16_c_empty_n;
  wire ovrlayId_val16_c_full_n;
  wire [23:0]ovrlayYUV_dout;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire p_0_0335491_lcssa513_i_fu_820;
  wire [7:0]p_0_0_0_0_0214_lcssa221_fu_202;
  wire [7:0]p_0_1_0_0_0216_lcssa224_fu_206;
  wire [7:0]p_0_2_0_0_0218_lcssa227_fu_210;
  wire [7:0]\patternId_val_read_reg_465_reg[7] ;
  wire [15:0]\phi_mul_fu_426_reg[15] ;
  wire [7:0]pix_0_2_0_0_0_load_reg_530;
  wire push;
  wire push_1;
  wire push_11;
  wire push_12;
  wire push_2;
  wire push_3;
  wire push_7;
  wire push_8;
  wire push_9;
  wire [2:0]s;
  wire [1:1]select_ln2047_1_fu_238_p3;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_U_n_6;
  wire start_for_tpgForeground_U0_U_n_7;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire stream_out_hresampled_U_n_62;
  wire [23:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_hresampled_full_n;
  wire stream_out_vresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire [0:0]sub_i_fu_211_p2;
  wire [7:0]\tobool_reg_482[0]_i_3 ;
  wire tpgBackground_U0_n_35;
  wire tpgBackground_U0_n_37;
  wire tpgBackground_U0_n_38;
  wire tpgBackground_U0_n_39;
  wire tpgBackground_U0_n_6;
  wire tpgBackground_U0_n_7;
  wire tpgBackground_U0_n_8;
  wire tpgForeground_U0_ap_start;
  wire tpgForeground_U0_n_45;
  wire tpgForeground_U0_n_48;
  wire tpgForeground_U0_n_73;
  wire tpgForeground_U0_n_74;
  wire tpgForeground_U0_n_75;
  wire tpgForeground_U0_n_76;
  wire [23:0]tpgForeground_U0_ovrlayYUV_din;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_n_23;
  wire v_hcresampler_core_U0_n_24;
  wire v_hcresampler_core_U0_n_27;
  wire v_hcresampler_core_U0_n_28;
  wire v_hcresampler_core_U0_n_9;
  wire [15:0]v_hcresampler_core_U0_stream_out_hresampled_din;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_n_10;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_n_11;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_n_12;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_n_7;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_n_8;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_n_9;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_n_23;
  wire v_vcresampler_core_U0_n_25;
  wire [15:0]v_vcresampler_core_U0_stream_out_vresampled_din;
  wire width_val12_c22_U_n_21;
  wire width_val12_c22_U_n_22;
  wire width_val12_c22_U_n_23;
  wire width_val12_c22_U_n_24;
  wire width_val12_c22_U_n_41;
  wire width_val12_c22_U_n_42;
  wire width_val12_c22_U_n_43;
  wire width_val12_c22_U_n_44;
  wire width_val12_c22_U_n_45;
  wire width_val12_c22_U_n_46;
  wire width_val12_c22_U_n_47;
  wire width_val12_c22_U_n_48;
  wire width_val12_c22_U_n_49;
  wire width_val12_c22_U_n_50;
  wire width_val12_c22_U_n_51;
  wire width_val12_c22_U_n_52;
  wire width_val12_c22_U_n_53;
  wire [15:0]width_val12_c22_dout;
  wire width_val12_c22_empty_n;
  wire width_val12_c22_full_n;
  wire width_val12_c23_U_n_18;
  wire width_val12_c23_U_n_19;
  wire width_val12_c23_U_n_20;
  wire width_val12_c23_U_n_21;
  wire width_val12_c23_U_n_22;
  wire width_val12_c23_U_n_23;
  wire width_val12_c23_U_n_24;
  wire width_val12_c23_U_n_25;
  wire width_val12_c23_U_n_26;
  wire width_val12_c23_U_n_27;
  wire width_val12_c23_U_n_28;
  wire width_val12_c23_U_n_29;
  wire width_val12_c23_U_n_30;
  wire width_val12_c23_U_n_31;
  wire width_val12_c23_U_n_32;
  wire width_val12_c23_U_n_33;
  wire width_val12_c23_U_n_34;
  wire width_val12_c23_U_n_35;
  wire [15:0]width_val12_c23_dout;
  wire width_val12_c23_empty_n;
  wire width_val12_c23_full_n;
  wire width_val12_c24_U_n_5;
  wire [15:0]width_val12_c24_dout;
  wire width_val12_c24_empty_n;
  wire width_val12_c24_full_n;
  wire width_val12_c_U_n_14;
  wire width_val12_c_U_n_28;
  wire width_val12_c_U_n_29;
  wire width_val12_c_U_n_30;
  wire width_val12_c_U_n_31;
  wire width_val12_c_U_n_32;
  wire width_val12_c_U_n_33;
  wire width_val12_c_U_n_34;
  wire width_val12_c_U_n_35;
  wire width_val12_c_U_n_36;
  wire width_val12_c_U_n_37;
  wire width_val12_c_U_n_38;
  wire width_val12_c_U_n_39;
  wire width_val12_c_U_n_41;
  wire width_val12_c_U_n_42;
  wire width_val12_c_U_n_43;
  wire width_val12_c_U_n_44;
  wire width_val12_c_U_n_45;
  wire width_val12_c_U_n_46;
  wire width_val12_c_U_n_47;
  wire width_val12_c_U_n_48;
  wire width_val12_c_U_n_49;
  wire width_val12_c_U_n_50;
  wire width_val12_c_U_n_51;
  wire [12:0]width_val12_c_dout;
  wire width_val12_c_empty_n;
  wire width_val12_c_full_n;
  wire yOffset_fu_175_p2;
  wire [11:0]y_2_fu_72_reg;
  wire [11:0]y_fu_90_reg;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.CO(icmp_ln979_1_fu_240_p2),
        .D(sub_i_fu_211_p2),
        .DI({width_val12_c_U_n_41,width_val12_c_U_n_42,width_val12_c_U_n_43,width_val12_c_U_n_44}),
        .E(MultiPixStream2AXIvideo_U0_n_15),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .Q(Q[1:0]),
        .S({width_val12_c_U_n_28,width_val12_c_U_n_29,width_val12_c_U_n_30,width_val12_c_U_n_31}),
        .SS(SS),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .\ap_CS_fsm_reg[3]_0 (D[0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg(tpgBackground_U0_n_6),
        .colorFormat_val_c_empty_n(colorFormat_val_c_empty_n),
        .\cols_reg_304_reg[12]_0 (width_val12_c_dout),
        .\cols_reg_304_reg[12]_1 (height_val7_c_U_n_22),
        .empty_n_reg(MultiPixStream2AXIvideo_U0_n_19),
        .fid(fid),
        .fid_in_val14_c_dout(fid_in_val14_c_dout),
        .\field_id_val13_read_reg_299_reg[15]_0 (field_id_val13_c_dout),
        .grp_v_tpgHlsDataFlow_fu_405_ap_done(grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TUSER),
        .\icmp_ln1020_reg_484_reg[0] (MultiPixStream2AXIvideo_U0_n_5),
        .\icmp_ln979_reg_322_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\icmp_ln979_reg_322_reg[0]_1 (width_val12_c_U_n_14),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[3] (entry_proc_U0_n_4),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(colorFormat_val_c_dout),
        .\rows_reg_309_reg[11]_0 (height_val7_c_dout),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n),
        .\sub_i_reg_317_reg[12]_0 ({width_val12_c_U_n_49,width_val12_c_U_n_50,width_val12_c_U_n_51}),
        .\sub_i_reg_317_reg[12]_1 ({width_val12_c_U_n_36,width_val12_c_U_n_37,width_val12_c_U_n_38,width_val12_c_U_n_39}),
        .\sub_i_reg_317_reg[8]_0 ({width_val12_c_U_n_45,width_val12_c_U_n_46,width_val12_c_U_n_47,width_val12_c_U_n_48}),
        .\sub_i_reg_317_reg[8]_1 ({width_val12_c_U_n_32,width_val12_c_U_n_33,width_val12_c_U_n_34,width_val12_c_U_n_35}),
        .width_val12_c_empty_n(width_val12_c_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThru_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_12),
        .Q(ap_sync_reg_channel_write_bPassThru_loc_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_11),
        .Q(ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_9),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(tpgBackground_U0_n_39),
        .Q(ap_sync_reg_tpgBackground_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_10),
        .Q(ap_sync_reg_v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_ready_reg_n_3),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S bPassThru_1_loc_channel_U
       (.CO(icmp_ln2272_fu_197_p2),
        .Q(ap_CS_fsm_state3_14),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_10),
        .ap_rst_n(ap_rst_n),
        .bPassThru_1_loc_channel_dout(bPassThru_1_loc_channel_dout),
        .full_n(full_n),
        .full_n_reg_0(bPassThru_1_loc_channel_U_n_7),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .yOffset_fu_175_p2(yOffset_fu_175_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d3_S_1 bPassThru_loc_channel_U
       (.CO(icmp_ln2049_fu_268_p2),
        .Q(ap_CS_fsm_state3_6),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_done_reg_reg(ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg_n_3),
        .ap_done_reg_reg_0(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_7),
        .\ap_return_1_preg_reg[0] (\colorFormat_val_read_reg_453_reg[7] [7:4]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bPassThru_loc_channel_U_n_6),
        .ap_sync_reg_channel_write_bPassThru_loc_channel(ap_sync_reg_channel_write_bPassThru_loc_channel),
        .bPassThru_loc_channel_dout(bPassThru_loc_channel_dout),
        .bPassThru_loc_channel_full_n(bPassThru_loc_channel_full_n),
        .\colorFormat_read_reg_709_reg[7] (bPassThru_loc_channel_U_n_7),
        .icmp_ln377_1_loc_channel_full_n(icmp_ln377_1_loc_channel_full_n),
        .\mOutPtr_reg[2]_0 (v_hcresampler_core_U0_n_28),
        .push(push_9),
        .select_ln2047_1_fu_238_p3(select_ln2047_1_fu_238_p3),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S bckgndYUV_U
       (.E(tpgForeground_U0_n_45),
        .SS(SS),
        .ap_block_pp0_stage0_subdone(\grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter23(\grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_enable_reg_pp0_iter23 ),
        .ap_predicate_pred1703_state19_reg({ap_predicate_pred423_state21_reg[3],ap_predicate_pred423_state21_reg[1:0]}),
        .ap_predicate_pred1703_state19_reg_0(tpgBackground_U0_n_7),
        .ap_predicate_pred1809_state19_reg(tpgBackground_U0_n_8),
        .ap_predicate_pred1947_state23_reg(tpgBackground_U0_n_35),
        .\bckgndId_read_reg_689_reg[0] (bckgndYUV_U_n_6),
        .\bckgndId_read_reg_689_reg[3] (bckgndYUV_U_n_5),
        .\bckgndId_read_reg_689_reg[3]_0 (bckgndYUV_U_n_7),
        .\bckgndId_read_reg_689_reg[3]_1 (bckgndYUV_U_n_8),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .empty_n_reg_0(tpgForeground_U0_n_76),
        .full_n_reg_0(tpgForeground_U0_n_48),
        .in({p_0_2_0_0_0218_lcssa227_fu_210,p_0_1_0_0_0216_lcssa224_fu_206,p_0_0_0_0_0214_lcssa221_fu_202}),
        .mOutPtr16_out(mOutPtr16_out_5),
        .\mOutPtr_reg[3]_0 (bckgndYUV_U_n_10),
        .out(bckgndYUV_dout),
        .push(push_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S boxColorB_val31_c_U
       (.E(entry_proc_U0_n_7),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxColorB_val31_c_empty_n(boxColorB_val31_c_empty_n),
        .boxColorB_val31_c_full_n(boxColorB_val31_c_full_n),
        .\boxColorB_val_read_reg_421_reg[7] (\boxColorB_val_read_reg_421_reg[7] ),
        .out(boxColorB_val31_c_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_2 boxColorG_val30_c_U
       (.E(entry_proc_U0_n_7),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxColorG_val30_c_empty_n(boxColorG_val30_c_empty_n),
        .boxColorG_val30_c_full_n(boxColorG_val30_c_full_n),
        .\boxColorG_val_read_reg_426_reg[7] (\boxColorG_val_read_reg_426_reg[7] ),
        .boxSize_val28_c_full_n(boxSize_val28_c_full_n),
        .fid_in_val14_c_full_n(fid_in_val14_c_full_n),
        .full_n_reg_0(boxColorG_val30_c_U_n_5),
        .maskId_val17_c_full_n(maskId_val17_c_full_n),
        .out(boxColorG_val30_c_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_3 boxColorR_val29_c_U
       (.E(entry_proc_U0_n_7),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (width_val12_c23_U_n_32),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxColorR_val29_c_empty_n(boxColorR_val29_c_empty_n),
        .boxColorR_val29_c_full_n(boxColorR_val29_c_full_n),
        .\boxColorR_val_read_reg_431_reg[7] (\boxColorR_val_read_reg_431_reg[7] ),
        .colorFormat_val_c_full_n(colorFormat_val_c_full_n),
        .crossHairX_val22_c_empty_n(crossHairX_val22_c_empty_n),
        .crossHairX_val22_c_full_n(crossHairX_val22_c_full_n),
        .crossHairY_val23_c_empty_n(crossHairY_val23_c_empty_n),
        .crossHairY_val23_c_full_n(crossHairY_val23_c_full_n),
        .empty_n_reg_0(boxColorR_val29_c_U_n_6),
        .full_n_reg_0(boxColorR_val29_c_U_n_5),
        .out(boxColorR_val29_c_dout),
        .ovrlayId_val16_c_full_n(ovrlayId_val16_c_full_n),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S boxSize_val28_c_U
       (.E(entry_proc_U0_n_7),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxSize_val28_c_empty_n(boxSize_val28_c_empty_n),
        .boxSize_val28_c_full_n(boxSize_val28_c_full_n),
        .\boxSize_val_read_reg_436_reg[15] (\boxSize_val_read_reg_436_reg[15] ),
        .out(boxSize_val28_c_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_4 colorFormat_val_c25_U
       (.E(entry_proc_U0_n_7),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxColorB_val31_c_full_n(boxColorB_val31_c_full_n),
        .colorFormat_val_c25_empty_n(colorFormat_val_c25_empty_n),
        .colorFormat_val_c25_full_n(colorFormat_val_c25_full_n),
        .\colorFormat_val_read_reg_453_reg[7] (\colorFormat_val_read_reg_453_reg[7] ),
        .field_id_val13_c_full_n(field_id_val13_c_full_n),
        .full_n_reg_0(colorFormat_val_c25_U_n_5),
        .out(colorFormat_val_c25_dout),
        .push(push),
        .start_once_reg_reg(boxColorG_val30_c_U_n_5),
        .start_once_reg_reg_0(boxColorR_val29_c_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d4_S colorFormat_val_c_U
       (.MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .colorFormat_val_c_empty_n(colorFormat_val_c_empty_n),
        .colorFormat_val_c_full_n(colorFormat_val_c_full_n),
        .full_n_reg_0(colorFormat_val_c_U_n_5),
        .height_val7_c20_full_n(height_val7_c20_full_n),
        .in(colorFormat_val_c25_dout),
        .\mOutPtr[1]_i_2 (height_val7_c21_U_n_5),
        .\mOutPtr_reg[2]_0 (tpgForeground_U0_n_74),
        .motionSpeed_val19_c_empty_n(motionSpeed_val19_c_empty_n),
        .out(colorFormat_val_c_dout),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .width_val12_c23_full_n(width_val12_c23_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_5 crossHairX_val22_c_U
       (.E(entry_proc_U0_n_7),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxColorG_val30_c_full_n(boxColorG_val30_c_full_n),
        .boxColorR_val29_c_full_n(boxColorR_val29_c_full_n),
        .boxSize_val28_c_full_n(boxSize_val28_c_full_n),
        .crossHairX_val22_c_empty_n(crossHairX_val22_c_empty_n),
        .crossHairX_val22_c_full_n(crossHairX_val22_c_full_n),
        .\crossHairX_val_read_reg_448_reg[15] (\crossHairX_val_read_reg_448_reg[15] ),
        .crossHairY_val23_c_full_n(crossHairY_val23_c_full_n),
        .full_n_reg_0(crossHairX_val22_c_U_n_5),
        .out(crossHairX_val22_c_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d3_S_6 crossHairY_val23_c_U
       (.E(entry_proc_U0_n_7),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxColorG_val30_c_empty_n(boxColorG_val30_c_empty_n),
        .boxColorR_val29_c_empty_n(boxColorR_val29_c_empty_n),
        .boxSize_val28_c_empty_n(boxSize_val28_c_empty_n),
        .crossHairY_val23_c_empty_n(crossHairY_val23_c_empty_n),
        .crossHairY_val23_c_full_n(crossHairY_val23_c_full_n),
        .\crossHairY_val_read_reg_443_reg[15] (\crossHairY_val_read_reg_443_reg[15] ),
        .empty_n_reg_0(crossHairY_val23_c_U_n_5),
        .\mOutPtr[1]_i_2 (maskId_val17_c_U_n_5),
        .out(crossHairY_val23_c_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_entry_proc entry_proc_U0
       (.E(entry_proc_U0_n_5),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(entry_proc_U0_n_4),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(entry_proc_U0_n_7),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .\mOutPtr_reg[3] (fid_in_val14_c_U_n_6),
        .\mOutPtr_reg[3]_0 (colorFormat_val_c25_U_n_5),
        .push(push),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_tpgForeground_U0_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d6_S fid_in_val14_c_U
       (.E(entry_proc_U0_n_5),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .boxColorB_val31_c_full_n(boxColorB_val31_c_full_n),
        .colorFormat_val_c25_full_n(colorFormat_val_c25_full_n),
        .empty_n_reg_0(crossHairX_val22_c_U_n_5),
        .empty_n_reg_1(start_for_tpgForeground_U0_U_n_6),
        .fid_in(fid_in),
        .fid_in_val14_c_dout(fid_in_val14_c_dout),
        .fid_in_val14_c_empty_n(fid_in_val14_c_empty_n),
        .fid_in_val14_c_full_n(fid_in_val14_c_full_n),
        .field_id_val13_c_full_n(field_id_val13_c_full_n),
        .full_n_reg_0(fid_in_val14_c_U_n_6),
        .full_n_reg_1(fid_in_val14_c_U_n_7),
        .maskId_val17_c_full_n(maskId_val17_c_full_n),
        .ovrlayId_val16_c_full_n(ovrlayId_val16_c_full_n),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d6_S field_id_val13_c_U
       (.E(entry_proc_U0_n_5),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .field_id_val13_c_empty_n(field_id_val13_c_empty_n),
        .field_id_val13_c_full_n(field_id_val13_c_full_n),
        .\field_id_val13_read_reg_299_reg[15] (\field_id_val13_read_reg_299_reg[15] ),
        .out(field_id_val13_c_dout),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S height_val7_c19_U
       (.D(loopHeight_fu_184_p2),
        .DI({height_val7_c19_U_n_17,height_val7_c19_U_n_18,height_val7_c19_U_n_19,height_val7_c19_U_n_20}),
        .E(v_hcresampler_core_U0_n_27),
        .\SRL_SIG_reg[0][11] ({height_val7_c19_U_n_21,height_val7_c19_U_n_22}),
        .\SRL_SIG_reg[0]_45 (\SRL_SIG_reg[0]_45 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .bPassThru_1_loc_channel_dout(bPassThru_1_loc_channel_dout),
        .height_val7_c19_dout(height_val7_c19_dout),
        .height_val7_c19_empty_n(height_val7_c19_empty_n),
        .height_val7_c19_full_n(height_val7_c19_full_n),
        .height_val7_c20_dout(height_val7_c20_dout[11:0]),
        .loopHeight_reg_507(loopHeight_reg_507),
        .out(y_2_fu_72_reg),
        .push(push_8),
        .push_0(push_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_7 height_val7_c20_U
       (.E(tpgForeground_U0_n_73),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .height_val7_c20_dout(height_val7_c20_dout),
        .height_val7_c20_empty_n(height_val7_c20_empty_n),
        .height_val7_c20_full_n(height_val7_c20_full_n),
        .loopHeight_reg_476(loopHeight_reg_476),
        .\mOutPtr_reg[1]_0 (tpgForeground_U0_n_74),
        .push(push_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_8 height_val7_c21_U
       (.E(tpgBackground_U0_n_37),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15]_0 ),
        .SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .empty_n_reg_0(height_val7_c21_U_n_5),
        .height_val7_c21_dout(height_val7_c21_dout),
        .height_val7_c21_empty_n(height_val7_c21_empty_n),
        .height_val7_c21_full_n(height_val7_c21_full_n),
        .push(push_2),
        .width_val12_c24_empty_n(width_val12_c24_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w12_d2_S height_val7_c_U
       (.DI({height_val7_c_U_n_16,height_val7_c_U_n_17,height_val7_c_U_n_18,height_val7_c_U_n_19}),
        .E(width_val12_c22_U_n_53),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .\SRL_SIG_reg[0][11] ({height_val7_c_U_n_20,height_val7_c_U_n_21}),
        .\SRL_SIG_reg[0][11]_0 (height_val7_c_dout),
        .\SRL_SIG_reg[0]_46 (\SRL_SIG_reg[0]_46 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .empty_n_reg_0(height_val7_c_U_n_22),
        .fid_in_val14_c_empty_n(fid_in_val14_c_empty_n),
        .field_id_val13_c_empty_n(field_id_val13_c_empty_n),
        .height_val7_c19_dout(height_val7_c19_dout[11:0]),
        .height_val7_c_full_n(height_val7_c_full_n),
        .out(y_fu_90_reg),
        .push(push_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w1_d2_S icmp_ln377_1_loc_channel_U
       (.\SRL_SIG_reg[0][0] (ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg_n_3),
        .\SRL_SIG_reg[0][0]_0 (ap_sync_reg_v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_ready_reg_n_3),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_10),
        .\ap_return_0_preg_reg[0] (bPassThru_loc_channel_U_n_7),
        .\ap_return_0_preg_reg[0]_0 (\colorFormat_val_read_reg_453_reg[7] [3:0]),
        .ap_return_preg(ap_return_preg),
        .\colorFormat_read_reg_709_reg[1] (icmp_ln377_1_loc_channel_U_n_5),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .icmp_ln377_1_loc_channel_full_n(icmp_ln377_1_loc_channel_full_n),
        .v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_9 maskId_val17_c_U
       (.SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .boxColorB_val31_c_empty_n(boxColorB_val31_c_empty_n),
        .boxColorG_val30_c_empty_n(boxColorG_val30_c_empty_n),
        .colorFormat_val_c25_empty_n(colorFormat_val_c25_empty_n),
        .crossHairX_val22_c_empty_n(crossHairX_val22_c_empty_n),
        .empty_n_reg_0(maskId_val17_c_U_n_4),
        .empty_n_reg_1(maskId_val17_c_U_n_5),
        .\mOutPtr_reg[2]_0 (entry_proc_U0_n_7),
        .\maskId_read_reg_699_reg[0] (maskId_val17_c_U_n_6),
        .maskId_val17_c_full_n(maskId_val17_c_full_n),
        .out(maskId_val17_c_dout),
        .ovrlayId_val16_c_empty_n(ovrlayId_val16_c_empty_n),
        .push(push),
        .\tobool_reg_482[0]_i_3 (\tobool_reg_482[0]_i_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d2_S motionSpeed_val19_c_U
       (.D(motionSpeed_val19_c_dout),
        .E(tpgBackground_U0_n_37),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7]_0 ),
        .SS(SS),
        .\ap_CS_fsm[0]_i_2__0 (maskId_val17_c_U_n_4),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .empty_n_reg_0(motionSpeed_val19_c_U_n_5),
        .height_val7_c20_full_n(height_val7_c20_full_n),
        .height_val7_c21_empty_n(height_val7_c21_empty_n),
        .motionSpeed_val19_c_empty_n(motionSpeed_val19_c_empty_n),
        .motionSpeed_val19_c_full_n(motionSpeed_val19_c_full_n),
        .push(push_2),
        .width_val12_c24_empty_n(width_val12_c24_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w8_d3_S_10 ovrlayId_val16_c_U
       (.SS(SS),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[2]_0 (entry_proc_U0_n_7),
        .out(ovrlayId_val16_c_dout),
        .ovrlayId_val16_c_empty_n(ovrlayId_val16_c_empty_n),
        .ovrlayId_val16_c_full_n(ovrlayId_val16_c_full_n),
        .\patternId_val_read_reg_465_reg[7] (\patternId_val_read_reg_465_reg[7] ),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d16_S_11 ovrlayYUV_U
       (.E(v_hcresampler_core_U0_n_24),
        .SS(SS),
        .ap_clk(ap_clk),
        .in(tpgForeground_U0_ovrlayYUV_din),
        .inpix_0_2_0_0_0_load589_lcssa615_i_fu_840(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .mOutPtr16_out(mOutPtr16_out_4),
        .out(ovrlayYUV_dout),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .push(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.CO(icmp_ln979_1_fu_240_p2),
        .E(MultiPixStream2AXIvideo_U0_n_15),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .SS(SS),
        .ap_clk(ap_clk),
        .empty_n_reg_0(entry_proc_U0_n_4),
        .full_n_reg_0(MultiPixStream2AXIvideo_U0_n_19),
        .mOutPtr16_out(mOutPtr16_out),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state2),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_start_for_tpgForeground_U0 start_for_tpgForeground_U0_U
       (.CO(icmp_ln772_fu_373_p2),
        .Q(ap_CS_fsm_state3),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(crossHairX_val22_c_U_n_5),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(fid_in_val14_c_U_n_7),
        .full_n_reg_0(start_for_tpgForeground_U0_U_n_6),
        .full_n_reg_1(start_for_tpgForeground_U0_U_n_7),
        .full_n_reg_2(tpgForeground_U0_n_75),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .\mOutPtr_reg[1]_0 (entry_proc_U0_n_4),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(colorFormat_val_c25_U_n_5),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S stream_out_hresampled_U
       (.D(v_hcresampler_core_U0_stream_out_hresampled_din),
        .Q(\SRL_SIG_reg[0]_35 ),
        .\SRL_SIG_reg[0][23] (v_hcresampler_core_U0_n_9),
        .\SRL_SIG_reg[0][23]_0 (inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg),
        .\SRL_SIG_reg[1][15] (\SRL_SIG_reg[1]_36 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (v_hcresampler_core_U0_n_23),
        .\mOutPtr_reg[2]_0 (stream_out_hresampled_U_n_62),
        .p_0_0335491_lcssa513_i_fu_820(p_0_0335491_lcssa513_i_fu_820),
        .push(push_7),
        .stream_out_hresampled_dout(stream_out_hresampled_dout),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w24_d2_S_12 stream_out_vresampled_U
       (.\B_V_data_1_payload_A_reg[23] (MultiPixStream2AXIvideo_U0_n_5),
        .D(v_vcresampler_core_U0_stream_out_vresampled_din),
        .Q(pix_0_2_0_0_0_load_reg_530),
        .\SRL_SIG_reg[0][23] (v_vcresampler_core_U0_n_23),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .SS(SS),
        .ap_clk(ap_clk),
        .full_n_reg_0(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .\mOutPtr_reg[0]_0 (mOutPtr_0),
        .\mOutPtr_reg[0]_1 (v_vcresampler_core_U0_n_25),
        .push(push_11),
        .stream_out_vresampled_empty_n(stream_out_vresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.D(D[1]),
        .E(tpgBackground_U0_n_37),
        .Q(Q),
        .SS(SS),
        .ZplateHorContDelta_val25(ZplateHorContDelta_val25),
        .\ap_CS_fsm_reg[0]_0 (width_val12_c24_U_n_5),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (v_tpgHlsDataFlow_Block_entry36_proc_U0_n_8),
        .ap_NS_fsm__0(ap_NS_fsm__0),
        .ap_block_pp0_stage0_subdone(\grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_block_pp0_stage0_subdone ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter23(\grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_enable_reg_pp0_iter23 ),
        .ap_predicate_pred1703_state19_reg(bckgndYUV_U_n_8),
        .ap_predicate_pred1754_state19_reg(bckgndYUV_U_n_7),
        .ap_predicate_pred1809_state19_reg(bckgndYUV_U_n_6),
        .ap_predicate_pred1947_state23_reg(bckgndYUV_U_n_5),
        .ap_predicate_pred423_state21_reg(ap_predicate_pred423_state21_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_405_ap_ready_reg(tpgBackground_U0_n_6),
        .ap_sync_reg_tpgBackground_U0_ap_ready(ap_sync_reg_tpgBackground_U0_ap_ready),
        .ap_sync_reg_tpgBackground_U0_ap_ready_reg(tpgBackground_U0_n_38),
        .ap_sync_reg_tpgBackground_U0_ap_ready_reg_0(tpgBackground_U0_n_39),
        .\bckgndId_read_reg_689_reg[4] (tpgBackground_U0_n_7),
        .\bckgndId_read_reg_689_reg[5] (tpgBackground_U0_n_8),
        .\bckgndId_read_reg_689_reg[7] (tpgBackground_U0_n_35),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .\cmp121_i_reg_1113_reg[0]_0 (\cmp121_i_reg_1113_reg[0] ),
        .grp_v_tpgHlsDataFlow_fu_405_ap_done(grp_v_tpgHlsDataFlow_fu_405_ap_done),
        .grp_v_tpgHlsDataFlow_fu_405_ap_ready(grp_v_tpgHlsDataFlow_fu_405_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg),
        .height_val7_c21_full_n(height_val7_c21_full_n),
        .in({p_0_2_0_0_0218_lcssa227_fu_210,p_0_1_0_0_0216_lcssa224_fu_206,p_0_0_0_0_0214_lcssa221_fu_202}),
        .motionSpeed_val19_c_full_n(motionSpeed_val19_c_full_n),
        .\phi_mul_fu_426_reg[15] (\phi_mul_fu_426_reg[15] ),
        .push(push_2),
        .push_0(push_1),
        .\rampStart_reg[7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .s(s),
        .\sub10_i_reg_1108_reg[16]_0 (\SRL_SIG_reg[0][15]_0 ),
        .\sub35_i_reg_1103_reg[16]_0 (\SRL_SIG_reg[0][15] ),
        .width_val12_c24_full_n(width_val12_c24_full_n),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_tpgForeground tpgForeground_U0
       (.CO(icmp_ln772_fu_373_p2),
        .D(crossHairX_val22_c_dout),
        .E(tpgForeground_U0_n_45),
        .Q(ap_CS_fsm_state3),
        .S({width_val12_c23_U_n_33,width_val12_c23_U_n_34}),
        .\SRL_SIG_reg[0]_43 (\SRL_SIG_reg[0]_43 ),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm__0),
        .\ap_CS_fsm_reg[0]_1 (tpgForeground_U0_n_73),
        .\ap_CS_fsm_reg[0]_2 (tpgForeground_U0_n_74),
        .\ap_CS_fsm_reg[0]_3 (width_val12_c23_U_n_31),
        .\ap_CS_fsm_reg[1]_0 (height_val7_c21_U_n_5),
        .\ap_CS_fsm_reg[1]_1 (maskId_val17_c_U_n_4),
        .\ap_CS_fsm_reg[1]_2 (boxColorR_val29_c_U_n_6),
        .\ap_CS_fsm_reg[4]_0 (tpgForeground_U0_n_48),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .boxColorB_val31_c_empty_n(boxColorB_val31_c_empty_n),
        .\boxColorB_val_read_reg_421_reg[7]_0 (boxColorB_val31_c_dout),
        .\boxColorG_val_read_reg_426_reg[7]_0 (boxColorG_val30_c_dout),
        .\boxColorR_val_read_reg_431_reg[7]_0 (boxColorR_val29_c_dout),
        .\boxSize_val_read_reg_436_reg[12]_0 (boxSize_val_read_reg_436),
        .\boxSize_val_read_reg_436_reg[15]_0 (boxSize_val28_c_dout),
        .\colorFormat_val_read_reg_453_reg[7]_0 (colorFormat_val_c25_dout),
        .\crossHairY_val_read_reg_443_reg[15]_0 (crossHairY_val23_c_dout),
        .empty_n_reg(tpgForeground_U0_n_75),
        .empty_n_reg_0(bckgndYUV_U_n_10),
        .\hMax_reg_512_reg[11]_0 ({width_val12_c23_U_n_19,width_val12_c23_U_n_20,width_val12_c23_U_n_21,width_val12_c23_U_n_22}),
        .\hMax_reg_512_reg[15]_0 (width_val12_c23_U_n_18),
        .\hMax_reg_512_reg[3]_0 ({width_val12_c23_U_n_27,width_val12_c23_U_n_28,width_val12_c23_U_n_29,width_val12_c23_U_n_30}),
        .\hMax_reg_512_reg[7]_0 ({width_val12_c23_U_n_23,width_val12_c23_U_n_24,width_val12_c23_U_n_25,width_val12_c23_U_n_26}),
        .height_val7_c20_full_n(height_val7_c20_full_n),
        .height_val7_c21_dout(height_val7_c21_dout),
        .\icmp_ln774_reg_910_reg[0] (tpgForeground_U0_n_76),
        .in(tpgForeground_U0_ovrlayYUV_din),
        .inpix_0_2_0_0_0_load589_lcssa615_i_fu_840(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .loopHeight_reg_476(loopHeight_reg_476),
        .loopWidth_reg_470(loopWidth_reg_470),
        .mOutPtr16_out(mOutPtr16_out_5),
        .mOutPtr16_out_0(mOutPtr16_out_4),
        .\mOutPtr_reg[1] (crossHairY_val23_c_U_n_5),
        .\mOutPtr_reg[1]_0 (colorFormat_val_c_U_n_5),
        .motionSpeed_val19_c_empty_n(motionSpeed_val19_c_empty_n),
        .\motionSpeed_val_read_reg_459_reg[7]_0 (motionSpeed_val19_c_dout),
        .out(maskId_val17_c_dout),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\patternId_val_read_reg_465_reg[7]_0 (ovrlayId_val16_c_dout),
        .\pixIn_6_reg_970_reg[7] (bckgndYUV_dout),
        .push(push_3),
        .push_1(push_1),
        .push_2(push_8),
        .\tobool_reg_482_reg[0]_0 (maskId_val17_c_U_n_6),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .width_val12_c24_dout(width_val12_c24_dout[15:13]),
        .\x_fu_132_reg[11] ({\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132_reg [11:9],\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132_reg [2:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_hcresampler_core v_hcresampler_core_U0
       (.CO(icmp_ln2049_fu_268_p2),
        .D(v_hcresampler_core_U0_stream_out_hresampled_din),
        .DI({height_val7_c19_U_n_17,height_val7_c19_U_n_18,height_val7_c19_U_n_19,height_val7_c19_U_n_20}),
        .E(p_0_0335491_lcssa513_i_fu_820),
        .Q(ap_CS_fsm_state3_6),
        .S({width_val12_c22_U_n_41,width_val12_c22_U_n_42,width_val12_c22_U_n_43,width_val12_c22_U_n_44}),
        .\SRL_SIG_reg[0]_44 (\SRL_SIG_reg[0]_44 ),
        .\SRL_SIG_reg[0]_45 (\SRL_SIG_reg[0]_45 ),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 ({height_val7_c19_U_n_21,height_val7_c19_U_n_22}),
        .\ap_CS_fsm_reg[0]_1 (width_val12_c23_U_n_35),
        .\ap_CS_fsm_reg[4]_0 (v_hcresampler_core_U0_n_9),
        .\ap_CS_fsm_reg[4]_1 (v_hcresampler_core_U0_n_24),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThru_loc_channel_dout(bPassThru_loc_channel_dout),
        .\cmp36580_i_reg_527_reg[0]_0 ({width_val12_c22_U_n_21,width_val12_c22_U_n_22,width_val12_c22_U_n_23,width_val12_c22_U_n_24}),
        .\cmp36580_i_reg_527_reg[0]_1 ({width_val12_c22_U_n_45,width_val12_c22_U_n_46,width_val12_c22_U_n_47,width_val12_c22_U_n_48}),
        .\cmp36580_i_reg_527_reg[0]_2 ({width_val12_c22_U_n_49,width_val12_c22_U_n_50,width_val12_c22_U_n_51,width_val12_c22_U_n_52}),
        .empty_n_reg(v_hcresampler_core_U0_n_27),
        .empty_n_reg_0(v_hcresampler_core_U0_n_28),
        .height_val7_c19_empty_n(height_val7_c19_empty_n),
        .height_val7_c19_full_n(height_val7_c19_full_n),
        .height_val7_c20_dout(height_val7_c20_dout[15:12]),
        .height_val7_c20_empty_n(height_val7_c20_empty_n),
        .height_val7_c_full_n(height_val7_c_full_n),
        .inpix_0_2_0_0_0_load589_lcssa615_i_fu_840(inpix_0_2_0_0_0_load589_lcssa615_i_fu_840),
        .\inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg_reg[7] (inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg),
        .loopHeight_reg_507(loopHeight_reg_507),
        .\loopWidth_reg_517_reg[15]_0 (loopWidth_fu_245_p2),
        .\mOutPtr_reg[0] (v_hcresampler_core_U0_n_23),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (ap_CS_fsm_state2_13),
        .out(y_2_fu_72_reg),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .\p_0_2_0_0_0594_i_fu_162_reg[7] (ovrlayYUV_dout),
        .push(push_8),
        .push_0(push_7),
        .push_1(push_3),
        .select_ln2047_1_fu_238_p3(select_ln2047_1_fu_238_p3),
        .stream_out_hresampled_full_n(stream_out_hresampled_full_n),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .width_val12_c22_empty_n(width_val12_c22_empty_n),
        .width_val12_c22_full_n(width_val12_c22_full_n),
        .width_val12_c23_empty_n(width_val12_c23_empty_n),
        .width_val12_c_full_n(width_val12_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow_Block_entry36_proc v_tpgHlsDataFlow_Block_entry36_proc_U0
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_7),
        .ap_done_reg_reg_1(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_10),
        .ap_done_reg_reg_2(bPassThru_loc_channel_U_n_6),
        .\ap_return_0_preg_reg[0]_0 (icmp_ln377_1_loc_channel_U_n_5),
        .\ap_return_1_preg_reg[0]_0 (\colorFormat_val_read_reg_453_reg[7] [3:1]),
        .\ap_return_1_preg_reg[0]_1 (bPassThru_loc_channel_U_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_9),
        .ap_rst_n_1(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_11),
        .ap_rst_n_2(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_12),
        .ap_sync_entry_proc_U0_ap_ready(ap_sync_entry_proc_U0_ap_ready),
        .ap_sync_reg_channel_write_bPassThru_loc_channel(ap_sync_reg_channel_write_bPassThru_loc_channel),
        .ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg(ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg_n_3),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(ap_sync_reg_v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_ready_reg_n_3),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(tpgBackground_U0_n_38),
        .bPassThru_loc_channel_full_n(bPassThru_loc_channel_full_n),
        .grp_v_tpgHlsDataFlow_fu_405_ap_ready(grp_v_tpgHlsDataFlow_fu_405_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg(v_tpgHlsDataFlow_Block_entry36_proc_U0_n_8),
        .icmp_ln377_1_loc_channel_full_n(icmp_ln377_1_loc_channel_full_n),
        .push(push_9),
        .v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0),
        .v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow_Block_entry38_proc v_tpgHlsDataFlow_Block_entry38_proc_U0
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_10),
        .ap_done_reg_reg_0(bPassThru_1_loc_channel_U_n_7),
        .ap_return_preg(ap_return_preg),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core v_vcresampler_core_U0
       (.CO(icmp_ln2272_fu_197_p2),
        .D(v_vcresampler_core_U0_stream_out_vresampled_din),
        .DI({height_val7_c_U_n_16,height_val7_c_U_n_17,height_val7_c_U_n_18,height_val7_c_U_n_19}),
        .E(p_0_0335491_lcssa513_i_fu_820),
        .Q({ap_CS_fsm_state3_14,ap_CS_fsm_state2_13}),
        .\SRL_SIG_reg[0]_46 (\SRL_SIG_reg[0]_46 ),
        .\SRL_SIG_reg[0]_47 ({\SRL_SIG_reg[0]_47 [12],\SRL_SIG_reg[0]_47 [7:0]}),
        .SS(SS),
        .\ap_CS_fsm_reg[4]_0 (v_vcresampler_core_U0_n_23),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_10),
        .ap_rst_n(ap_rst_n),
        .bPassThru_1_loc_channel_dout(bPassThru_1_loc_channel_dout),
        .\cmp33_i_reg_307_reg[0]_0 ({height_val7_c_U_n_20,height_val7_c_U_n_21}),
        .full_n(full_n),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .height_val7_c19_empty_n(height_val7_c19_empty_n),
        .height_val7_c_full_n(height_val7_c_full_n),
        .\height_val7_read_reg_284_reg[15]_0 (height_val7_c19_dout[15:12]),
        .\loopHeight_reg_294_reg[15]_0 (loopHeight_fu_184_p2),
        .\loopWidth_reg_279_reg[11]_0 (loopWidth_reg_279),
        .\mOutPtr_reg[0] (v_vcresampler_core_U0_n_25),
        .\mOutPtr_reg[0]_0 (mOutPtr_0),
        .out(y_fu_90_reg),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 (\SRL_SIG_reg[0]_35 ),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 (stream_out_hresampled_U_n_62),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 (\SRL_SIG_reg[1]_36 ),
        .\pix_0_2_0_0_0_load_reg_530_reg[7] (pix_0_2_0_0_0_load_reg_530),
        .push(push_12),
        .push_0(push_11),
        .stream_out_hresampled_dout(stream_out_hresampled_dout),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .width_val12_c22_dout({width_val12_c22_dout[15:13],width_val12_c22_dout[11:8]}),
        .width_val12_c22_empty_n(width_val12_c22_empty_n),
        .width_val12_c_full_n(width_val12_c_full_n),
        .yOffset_fu_175_p2(yOffset_fu_175_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_13 width_val12_c22_U
       (.E(width_val12_c22_U_n_53),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .Q(ap_CS_fsm_state2_13),
        .S({width_val12_c22_U_n_41,width_val12_c22_U_n_42,width_val12_c22_U_n_43,width_val12_c22_U_n_44}),
        .\SRL_SIG_reg[0][15] (loopWidth_fu_245_p2),
        .\SRL_SIG_reg[0][15]_0 ({width_val12_c22_U_n_45,width_val12_c22_U_n_46,width_val12_c22_U_n_47,width_val12_c22_U_n_48}),
        .\SRL_SIG_reg[0][15]_1 ({width_val12_c22_U_n_49,width_val12_c22_U_n_50,width_val12_c22_U_n_51,width_val12_c22_U_n_52}),
        .\SRL_SIG_reg[0][7] ({width_val12_c22_U_n_21,width_val12_c22_U_n_22,width_val12_c22_U_n_23,width_val12_c22_U_n_24}),
        .\SRL_SIG_reg[0]_44 (\SRL_SIG_reg[0]_44 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .bPassThru_loc_channel_dout(bPassThru_loc_channel_dout),
        .height_val7_c19_empty_n(height_val7_c19_empty_n),
        .height_val7_c_full_n(height_val7_c_full_n),
        .\mOutPtr_reg[0]_0 (v_hcresampler_core_U0_n_27),
        .push(push_8),
        .push_0(push_12),
        .width_val12_c22_dout(width_val12_c22_dout),
        .width_val12_c22_empty_n(width_val12_c22_empty_n),
        .width_val12_c22_full_n(width_val12_c22_full_n),
        .width_val12_c23_dout(width_val12_c23_dout),
        .width_val12_c_full_n(width_val12_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_14 width_val12_c23_U
       (.D(loopWidth_reg_470),
        .E(tpgForeground_U0_n_73),
        .S({width_val12_c23_U_n_33,width_val12_c23_U_n_34}),
        .\SRL_SIG_reg[0][11] ({width_val12_c23_U_n_19,width_val12_c23_U_n_20,width_val12_c23_U_n_21,width_val12_c23_U_n_22}),
        .\SRL_SIG_reg[0][12] (width_val12_c23_U_n_18),
        .\SRL_SIG_reg[0][12]_0 (ap_NS_fsm__0),
        .\SRL_SIG_reg[0][3] ({width_val12_c23_U_n_27,width_val12_c23_U_n_28,width_val12_c23_U_n_29,width_val12_c23_U_n_30}),
        .\SRL_SIG_reg[0][7] ({width_val12_c23_U_n_23,width_val12_c23_U_n_24,width_val12_c23_U_n_25,width_val12_c23_U_n_26}),
        .\SRL_SIG_reg[0]_43 (\SRL_SIG_reg[0]_43 ),
        .SS(SS),
        .\ap_CS_fsm_reg[0] (motionSpeed_val19_c_U_n_5),
        .ap_clk(ap_clk),
        .boxColorR_val29_c_empty_n(boxColorR_val29_c_empty_n),
        .boxSize_val28_c_empty_n(boxSize_val28_c_empty_n),
        .colorFormat_val_c25_empty_n(colorFormat_val_c25_empty_n),
        .colorFormat_val_c_full_n(colorFormat_val_c_full_n),
        .crossHairX_val22_c_empty_n(crossHairX_val22_c_empty_n),
        .crossHairY_val23_c_empty_n(crossHairY_val23_c_empty_n),
        .empty_n_reg_0(width_val12_c23_U_n_31),
        .empty_n_reg_1(width_val12_c23_U_n_35),
        .full_n_reg_0(width_val12_c23_U_n_32),
        .\hMax_reg_512_reg[15] (boxSize_val_read_reg_436),
        .height_val7_c19_full_n(height_val7_c19_full_n),
        .height_val7_c20_empty_n(height_val7_c20_empty_n),
        .\icmp_ln774_fu_434_p2_inferred__0/i__carry ({\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132_reg [11:9],\grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132_reg [2:0]}),
        .\mOutPtr_reg[1]_0 (tpgForeground_U0_n_74),
        .push(push_8),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .width_val12_c22_full_n(width_val12_c22_full_n),
        .width_val12_c23_dout(width_val12_c23_dout),
        .width_val12_c23_empty_n(width_val12_c23_empty_n),
        .width_val12_c23_full_n(width_val12_c23_full_n),
        .width_val12_c24_dout(width_val12_c24_dout[12:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w16_d2_S_15 width_val12_c24_U
       (.E(tpgBackground_U0_n_37),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0][15] ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_sync_reg_tpgBackground_U0_ap_ready(ap_sync_reg_tpgBackground_U0_ap_ready),
        .empty_n_reg_0(ap_NS_fsm__0),
        .full_n_reg_0(width_val12_c24_U_n_5),
        .grp_v_tpgHlsDataFlow_fu_405_ap_start_reg(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .height_val7_c21_full_n(height_val7_c21_full_n),
        .motionSpeed_val19_c_full_n(motionSpeed_val19_c_full_n),
        .push(push_2),
        .width_val12_c24_dout(width_val12_c24_dout),
        .width_val12_c24_empty_n(width_val12_c24_empty_n),
        .width_val12_c24_full_n(width_val12_c24_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_fifo_w13_d2_S width_val12_c_U
       (.D(sub_i_fu_211_p2),
        .DI({width_val12_c_U_n_41,width_val12_c_U_n_42,width_val12_c_U_n_43,width_val12_c_U_n_44}),
        .E(width_val12_c22_U_n_53),
        .MultiPixStream2AXIvideo_U0_field_id_val13_read(MultiPixStream2AXIvideo_U0_field_id_val13_read),
        .S({width_val12_c_U_n_28,width_val12_c_U_n_29,width_val12_c_U_n_30,width_val12_c_U_n_31}),
        .\SRL_SIG_reg[0][12] (width_val12_c_dout),
        .\SRL_SIG_reg[0]_47 ({\SRL_SIG_reg[0]_47 [12],\SRL_SIG_reg[0]_47 [7:0]}),
        .\SRL_SIG_reg[1][11] (loopWidth_reg_279),
        .\SRL_SIG_reg[1][12] ({width_val12_c_U_n_36,width_val12_c_U_n_37,width_val12_c_U_n_38,width_val12_c_U_n_39}),
        .\SRL_SIG_reg[1][8] ({width_val12_c_U_n_32,width_val12_c_U_n_33,width_val12_c_U_n_34,width_val12_c_U_n_35}),
        .SS(SS),
        .ap_clk(ap_clk),
        .\icmp_ln979_reg_322_reg[0] (width_val12_c_U_n_14),
        .\icmp_ln979_reg_322_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_8),
        .\loopWidth_reg_279_reg[11] ({width_val12_c_U_n_49,width_val12_c_U_n_50,width_val12_c_U_n_51}),
        .\loopWidth_reg_279_reg[8] ({width_val12_c_U_n_45,width_val12_c_U_n_46,width_val12_c_U_n_47,width_val12_c_U_n_48}),
        .push(push_12),
        .width_val12_c22_dout({width_val12_c22_dout[12],width_val12_c22_dout[7:0]}),
        .width_val12_c_empty_n(width_val12_c_empty_n),
        .width_val12_c_full_n(width_val12_c_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow_Block_entry36_proc
   (v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0,
    v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1,
    ap_done_reg,
    push,
    ap_done_reg_reg_0,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg,
    ap_rst_n_0,
    ap_done_reg_reg_1,
    ap_rst_n_1,
    ap_rst_n_2,
    SS,
    ap_clk,
    ap_done_reg_reg_2,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    grp_v_tpgHlsDataFlow_fu_405_ap_start_reg,
    \ap_return_1_preg_reg[0]_0 ,
    \ap_return_1_preg_reg[0]_1 ,
    \ap_return_0_preg_reg[0]_0 ,
    bPassThru_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThru_loc_channel,
    ap_rst_n,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    ap_sync_entry_proc_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_405_ap_ready,
    icmp_ln377_1_loc_channel_full_n,
    ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg);
  output v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0;
  output v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1;
  output ap_done_reg;
  output push;
  output ap_done_reg_reg_0;
  output grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg;
  output ap_rst_n_0;
  output ap_done_reg_reg_1;
  output ap_rst_n_1;
  output ap_rst_n_2;
  input [0:0]SS;
  input ap_clk;
  input ap_done_reg_reg_2;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg;
  input grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  input [2:0]\ap_return_1_preg_reg[0]_0 ;
  input \ap_return_1_preg_reg[0]_1 ;
  input \ap_return_0_preg_reg[0]_0 ;
  input bPassThru_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThru_loc_channel;
  input ap_rst_n;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  input ap_sync_entry_proc_U0_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_405_ap_ready;
  input icmp_ln377_1_loc_channel_full_n;
  input ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg;

  wire \SRL_SIG_reg[2][0]_srl3_i_6_n_3 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire ap_return_0_preg;
  wire \ap_return_0_preg_reg[0]_0 ;
  wire ap_return_1_preg;
  wire [2:0]\ap_return_1_preg_reg[0]_0 ;
  wire \ap_return_1_preg_reg[0]_1 ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_bPassThru_loc_channel;
  wire ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire bPassThru_loc_channel_full_n;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg;
  wire icmp_ln377_1_loc_channel_full_n;
  wire push;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0;
  wire v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1;

  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(ap_done_reg),
        .I1(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I3(bPassThru_loc_channel_full_n),
        .I4(ap_sync_reg_channel_write_bPassThru_loc_channel),
        .O(push));
  LUT6 #(
    .INIT(64'hEFFFFFFFEFFF0000)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__9 
       (.I0(\ap_return_1_preg_reg[0]_0 [1]),
        .I1(\ap_return_1_preg_reg[0]_0 [2]),
        .I2(\ap_return_1_preg_reg[0]_0 [0]),
        .I3(\ap_return_1_preg_reg[0]_1 ),
        .I4(\SRL_SIG_reg[2][0]_srl3_i_6_n_3 ),
        .I5(ap_return_1_preg),
        .O(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG_reg[2][0]_srl3_i_6 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I1(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I2(ap_done_reg),
        .O(\SRL_SIG_reg[2][0]_srl3_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h51)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg),
        .I1(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    ap_done_reg_i_4
       (.I0(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .O(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_2),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(\ap_return_0_preg_reg[0]_0 ),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I3(ap_done_reg),
        .I4(ap_return_0_preg),
        .O(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_0),
        .Q(ap_return_0_preg),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_return_1),
        .Q(ap_return_1_preg),
        .R(SS));
  LUT6 #(
    .INIT(64'h888C0004888C0000)) 
    ap_sync_reg_channel_write_bPassThru_loc_channel_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(ap_rst_n),
        .I2(icmp_ln377_1_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg),
        .I4(ap_sync_reg_channel_write_bPassThru_loc_channel),
        .I5(bPassThru_loc_channel_full_n),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h880088008800CC40)) 
    ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(ap_rst_n),
        .I2(icmp_ln377_1_loc_channel_full_n),
        .I3(ap_sync_reg_channel_write_icmp_ln377_1_loc_channel_reg),
        .I4(ap_sync_reg_channel_write_bPassThru_loc_channel),
        .I5(bPassThru_loc_channel_full_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hAAAA20AA00000000)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_done_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I5(ap_sync_entry_proc_U0_ap_ready),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h00C0D0C0)) 
    ap_sync_reg_v_tpgHlsDataFlow_Block_entry36_proc_U0_ap_ready_i_1
       (.I0(ap_done_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I2(ap_rst_n),
        .I3(grp_v_tpgHlsDataFlow_fu_405_ap_start_reg),
        .I4(grp_v_tpgHlsDataFlow_fu_405_ap_ready),
        .O(ap_done_reg_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_tpgHlsDataFlow_Block_entry38_proc
   (ap_return_preg,
    ap_done_reg,
    SS,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return,
    ap_clk,
    ap_done_reg_reg_0);
  output ap_return_preg;
  output ap_done_reg;
  input [0:0]SS;
  input v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;
  input ap_clk;
  input ap_done_reg_reg_0;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_return_preg;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_return),
        .Q(ap_return_preg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core
   (Q,
    push,
    out,
    CO,
    \loopWidth_reg_279_reg[11]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    push_0,
    \mOutPtr_reg[0] ,
    E,
    full_n,
    D,
    \pix_0_2_0_0_0_load_reg_530_reg[7] ,
    ap_clk,
    yOffset_fu_175_p2,
    DI,
    \cmp33_i_reg_307_reg[0]_0 ,
    width_val12_c22_dout,
    SS,
    bPassThru_1_loc_channel_dout,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    stream_out_hresampled_empty_n,
    stream_out_vresampled_full_n,
    \p_0_0324493_lcssa516_i_fu_86_reg[7]_0 ,
    \p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ,
    \p_0_0324493_lcssa516_i_fu_86_reg[7]_2 ,
    width_val12_c22_empty_n,
    height_val7_c19_empty_n,
    width_val12_c_full_n,
    height_val7_c_full_n,
    v_vcresampler_core_U0_ap_start,
    \SRL_SIG_reg[0]_47 ,
    \SRL_SIG_reg[0]_46 ,
    ap_done_reg,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start,
    v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue,
    \height_val7_read_reg_284_reg[15]_0 ,
    stream_out_hresampled_dout,
    \loopHeight_reg_294_reg[15]_0 );
  output [1:0]Q;
  output push;
  output [11:0]out;
  output [0:0]CO;
  output [3:0]\loopWidth_reg_279_reg[11]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output push_0;
  output \mOutPtr_reg[0] ;
  output [0:0]E;
  output full_n;
  output [15:0]D;
  output [7:0]\pix_0_2_0_0_0_load_reg_530_reg[7] ;
  input ap_clk;
  input yOffset_fu_175_p2;
  input [3:0]DI;
  input [1:0]\cmp33_i_reg_307_reg[0]_0 ;
  input [6:0]width_val12_c22_dout;
  input [0:0]SS;
  input bPassThru_1_loc_channel_dout;
  input grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input stream_out_hresampled_empty_n;
  input stream_out_vresampled_full_n;
  input [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 ;
  input \p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ;
  input [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 ;
  input width_val12_c22_empty_n;
  input height_val7_c19_empty_n;
  input width_val12_c_full_n;
  input height_val7_c_full_n;
  input v_vcresampler_core_U0_ap_start;
  input [8:0]\SRL_SIG_reg[0]_47 ;
  input [11:0]\SRL_SIG_reg[0]_46 ;
  input ap_done_reg;
  input v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  input v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue;
  input [3:0]\height_val7_read_reg_284_reg[15]_0 ;
  input [23:0]stream_out_hresampled_dout;
  input [15:0]\loopHeight_reg_294_reg[15]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [7:0]LineBufVal_1_reg_472;
  wire [7:0]LineBufVal_2_reg_495;
  wire [7:0]LineBufVal_reg_510;
  wire [7:0]PixBufVal_fu_307_p3;
  wire [1:0]Q;
  wire [11:0]\SRL_SIG_reg[0]_46 ;
  wire [8:0]\SRL_SIG_reg[0]_47 ;
  wire [0:0]SS;
  wire [8:1]add_ln2416_1_fu_317_p2;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire bPassThru_1_loc_channel_dout;
  wire cmp107_i_fu_222_p2;
  wire cmp107_i_reg_312;
  wire \cmp107_i_reg_312[0]_i_2_n_3 ;
  wire \cmp107_i_reg_312[0]_i_3_n_3 ;
  wire \cmp107_i_reg_312[0]_i_4_n_3 ;
  wire cmp33_i_fu_217_p2;
  wire cmp33_i_fu_217_p2_carry__0_i_1_n_3;
  wire cmp33_i_fu_217_p2_carry__0_i_2_n_3;
  wire cmp33_i_fu_217_p2_carry__0_i_5_n_3;
  wire cmp33_i_fu_217_p2_carry__0_i_6_n_3;
  wire cmp33_i_fu_217_p2_carry__0_i_7_n_3;
  wire cmp33_i_fu_217_p2_carry__0_i_8_n_3;
  wire cmp33_i_fu_217_p2_carry__0_n_4;
  wire cmp33_i_fu_217_p2_carry__0_n_5;
  wire cmp33_i_fu_217_p2_carry__0_n_6;
  wire cmp33_i_fu_217_p2_carry_i_5_n_3;
  wire cmp33_i_fu_217_p2_carry_i_6_n_3;
  wire cmp33_i_fu_217_p2_carry_i_7_n_3;
  wire cmp33_i_fu_217_p2_carry_i_8_n_3;
  wire cmp33_i_fu_217_p2_carry_n_3;
  wire cmp33_i_fu_217_p2_carry_n_4;
  wire cmp33_i_fu_217_p2_carry_n_5;
  wire cmp33_i_fu_217_p2_carry_n_6;
  wire cmp33_i_reg_307;
  wire [1:0]\cmp33_i_reg_307_reg[0]_0 ;
  wire empty_77_reg_302;
  wire full_n;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg;
  wire [11:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_address0;
  wire [11:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_address1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_d0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_we0;
  wire [11:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_address1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0;
  wire [11:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_y_address0;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_83;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o;
  wire [7:0]grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld;
  wire height_val7_c19_empty_n;
  wire height_val7_c_full_n;
  wire [15:12]height_val7_read_reg_284;
  wire [3:0]\height_val7_read_reg_284_reg[15]_0 ;
  wire icmp_ln2272_fu_197_p2_carry__0_i_1_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_i_2_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_i_3_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_i_4_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_i_5_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_i_6_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_i_7_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_i_8_n_3;
  wire icmp_ln2272_fu_197_p2_carry__0_n_4;
  wire icmp_ln2272_fu_197_p2_carry__0_n_5;
  wire icmp_ln2272_fu_197_p2_carry__0_n_6;
  wire icmp_ln2272_fu_197_p2_carry_i_1_n_3;
  wire icmp_ln2272_fu_197_p2_carry_i_2_n_3;
  wire icmp_ln2272_fu_197_p2_carry_i_3_n_3;
  wire icmp_ln2272_fu_197_p2_carry_i_4_n_3;
  wire icmp_ln2272_fu_197_p2_carry_i_5_n_3;
  wire icmp_ln2272_fu_197_p2_carry_i_6_n_3;
  wire icmp_ln2272_fu_197_p2_carry_i_7_n_3;
  wire icmp_ln2272_fu_197_p2_carry_i_8_n_3;
  wire icmp_ln2272_fu_197_p2_carry_n_3;
  wire icmp_ln2272_fu_197_p2_carry_n_4;
  wire icmp_ln2272_fu_197_p2_carry_n_5;
  wire icmp_ln2272_fu_197_p2_carry_n_6;
  wire [15:0]loopHeight_reg_294;
  wire [15:0]\loopHeight_reg_294_reg[15]_0 ;
  wire [15:13]loopWidth_reg_279;
  wire [3:0]\loopWidth_reg_279_reg[11]_0 ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [11:0]out;
  wire out_y_fu_208_p2_carry__0_i_1_n_3;
  wire out_y_fu_208_p2_carry__0_i_2_n_3;
  wire out_y_fu_208_p2_carry__0_i_3_n_3;
  wire out_y_fu_208_p2_carry__0_i_4_n_3;
  wire out_y_fu_208_p2_carry__0_n_3;
  wire out_y_fu_208_p2_carry__0_n_4;
  wire out_y_fu_208_p2_carry__0_n_5;
  wire out_y_fu_208_p2_carry__0_n_6;
  wire out_y_fu_208_p2_carry__1_i_1_n_3;
  wire out_y_fu_208_p2_carry__1_i_2_n_3;
  wire out_y_fu_208_p2_carry__1_i_3_n_3;
  wire out_y_fu_208_p2_carry__1_i_4_n_3;
  wire out_y_fu_208_p2_carry__1_n_3;
  wire out_y_fu_208_p2_carry__1_n_4;
  wire out_y_fu_208_p2_carry__1_n_5;
  wire out_y_fu_208_p2_carry__1_n_6;
  wire out_y_fu_208_p2_carry__2_i_1_n_3;
  wire out_y_fu_208_p2_carry__2_i_2_n_3;
  wire out_y_fu_208_p2_carry__2_i_3_n_3;
  wire out_y_fu_208_p2_carry__2_n_4;
  wire out_y_fu_208_p2_carry__2_n_5;
  wire out_y_fu_208_p2_carry__2_n_6;
  wire out_y_fu_208_p2_carry_i_1_n_3;
  wire out_y_fu_208_p2_carry_i_2_n_3;
  wire out_y_fu_208_p2_carry_i_3_n_3;
  wire out_y_fu_208_p2_carry_i_4_n_3;
  wire out_y_fu_208_p2_carry_n_10;
  wire out_y_fu_208_p2_carry_n_3;
  wire out_y_fu_208_p2_carry_n_4;
  wire out_y_fu_208_p2_carry_n_5;
  wire out_y_fu_208_p2_carry_n_6;
  wire [7:0]p_0_0324493_lcssa516_i_fu_86;
  wire [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 ;
  wire \p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ;
  wire [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 ;
  wire [7:0]p_0_0335491_lcssa513_i_fu_82;
  wire p_0_in;
  wire [7:0]pix_0_0_0_0_0_load485_lcssa504_i_fu_70;
  wire [7:0]pix_0_1_0_0_0_load487_lcssa507_i_fu_74;
  wire [7:0]pix_0_2_0_0_0_load489_lcssa510_i_fu_78;
  wire [7:0]\pix_0_2_0_0_0_load_reg_530_reg[7] ;
  wire push;
  wire push_0;
  wire [23:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire tmp_reg_317;
  wire [7:0]trunc_ln2287_3_reg_490;
  wire [7:0]trunc_ln2287_reg_479;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue;
  wire v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start;
  wire v_vcresampler_core_U0_ap_start;
  wire [6:0]width_val12_c22_dout;
  wire width_val12_c22_empty_n;
  wire width_val12_c_full_n;
  wire yOffset_fu_175_p2;
  wire \y_fu_90[0]_i_3_n_3 ;
  wire [14:12]y_fu_90_reg;
  wire \y_fu_90_reg[0]_i_2_n_10 ;
  wire \y_fu_90_reg[0]_i_2_n_3 ;
  wire \y_fu_90_reg[0]_i_2_n_4 ;
  wire \y_fu_90_reg[0]_i_2_n_5 ;
  wire \y_fu_90_reg[0]_i_2_n_6 ;
  wire \y_fu_90_reg[0]_i_2_n_7 ;
  wire \y_fu_90_reg[0]_i_2_n_8 ;
  wire \y_fu_90_reg[0]_i_2_n_9 ;
  wire \y_fu_90_reg[12]_i_1_n_10 ;
  wire \y_fu_90_reg[12]_i_1_n_5 ;
  wire \y_fu_90_reg[12]_i_1_n_6 ;
  wire \y_fu_90_reg[12]_i_1_n_8 ;
  wire \y_fu_90_reg[12]_i_1_n_9 ;
  wire \y_fu_90_reg[4]_i_1_n_10 ;
  wire \y_fu_90_reg[4]_i_1_n_3 ;
  wire \y_fu_90_reg[4]_i_1_n_4 ;
  wire \y_fu_90_reg[4]_i_1_n_5 ;
  wire \y_fu_90_reg[4]_i_1_n_6 ;
  wire \y_fu_90_reg[4]_i_1_n_7 ;
  wire \y_fu_90_reg[4]_i_1_n_8 ;
  wire \y_fu_90_reg[4]_i_1_n_9 ;
  wire \y_fu_90_reg[8]_i_1_n_10 ;
  wire \y_fu_90_reg[8]_i_1_n_3 ;
  wire \y_fu_90_reg[8]_i_1_n_4 ;
  wire \y_fu_90_reg[8]_i_1_n_5 ;
  wire \y_fu_90_reg[8]_i_1_n_6 ;
  wire \y_fu_90_reg[8]_i_1_n_7 ;
  wire \y_fu_90_reg[8]_i_1_n_8 ;
  wire \y_fu_90_reg[8]_i_1_n_9 ;
  wire zext_ln2232_reg_289_reg;
  wire [0:0]zext_ln2416_2_fu_313_p1;
  wire [3:0]NLW_cmp33_i_fu_217_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp33_i_fu_217_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2272_fu_197_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2272_fu_197_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_out_y_fu_208_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_out_y_fu_208_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_out_y_fu_208_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_out_y_fu_208_p2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_out_y_fu_208_p2_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_y_fu_90_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_fu_90_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_NS_fsm10_out),
        .I1(width_val12_c22_empty_n),
        .I2(height_val7_c19_empty_n),
        .I3(width_val12_c_full_n),
        .I4(height_val7_c_full_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp107_i_reg_312[0]_i_1 
       (.I0(\cmp107_i_reg_312[0]_i_2_n_3 ),
        .I1(\cmp107_i_reg_312[0]_i_3_n_3 ),
        .I2(\cmp107_i_reg_312[0]_i_4_n_3 ),
        .I3(out[8]),
        .I4(y_fu_90_reg[14]),
        .I5(out[9]),
        .O(cmp107_i_fu_222_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp107_i_reg_312[0]_i_2 
       (.I0(out[4]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(out[3]),
        .O(\cmp107_i_reg_312[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp107_i_reg_312[0]_i_3 
       (.I0(out[7]),
        .I1(out[6]),
        .I2(out[10]),
        .I3(out[1]),
        .O(\cmp107_i_reg_312[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp107_i_reg_312[0]_i_4 
       (.I0(y_fu_90_reg[12]),
        .I1(out[0]),
        .I2(y_fu_90_reg[13]),
        .I3(out[11]),
        .O(\cmp107_i_reg_312[0]_i_4_n_3 ));
  FDRE \cmp107_i_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(cmp107_i_fu_222_p2),
        .Q(cmp107_i_reg_312),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp33_i_fu_217_p2_carry
       (.CI(1'b0),
        .CO({cmp33_i_fu_217_p2_carry_n_3,cmp33_i_fu_217_p2_carry_n_4,cmp33_i_fu_217_p2_carry_n_5,cmp33_i_fu_217_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_cmp33_i_fu_217_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp33_i_fu_217_p2_carry_i_5_n_3,cmp33_i_fu_217_p2_carry_i_6_n_3,cmp33_i_fu_217_p2_carry_i_7_n_3,cmp33_i_fu_217_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 cmp33_i_fu_217_p2_carry__0
       (.CI(cmp33_i_fu_217_p2_carry_n_3),
        .CO({cmp33_i_fu_217_p2,cmp33_i_fu_217_p2_carry__0_n_4,cmp33_i_fu_217_p2_carry__0_n_5,cmp33_i_fu_217_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp33_i_fu_217_p2_carry__0_i_1_n_3,cmp33_i_fu_217_p2_carry__0_i_2_n_3,\cmp33_i_reg_307_reg[0]_0 }),
        .O(NLW_cmp33_i_fu_217_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp33_i_fu_217_p2_carry__0_i_5_n_3,cmp33_i_fu_217_p2_carry__0_i_6_n_3,cmp33_i_fu_217_p2_carry__0_i_7_n_3,cmp33_i_fu_217_p2_carry__0_i_8_n_3}));
  LUT3 #(
    .INIT(8'hBA)) 
    cmp33_i_fu_217_p2_carry__0_i_1
       (.I0(height_val7_read_reg_284[15]),
        .I1(y_fu_90_reg[14]),
        .I2(height_val7_read_reg_284[14]),
        .O(cmp33_i_fu_217_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp33_i_fu_217_p2_carry__0_i_2
       (.I0(height_val7_read_reg_284[13]),
        .I1(y_fu_90_reg[13]),
        .I2(height_val7_read_reg_284[12]),
        .I3(y_fu_90_reg[12]),
        .O(cmp33_i_fu_217_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    cmp33_i_fu_217_p2_carry__0_i_5
       (.I0(height_val7_read_reg_284[15]),
        .I1(y_fu_90_reg[14]),
        .I2(height_val7_read_reg_284[14]),
        .O(cmp33_i_fu_217_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp33_i_fu_217_p2_carry__0_i_6
       (.I0(y_fu_90_reg[13]),
        .I1(height_val7_read_reg_284[13]),
        .I2(y_fu_90_reg[12]),
        .I3(height_val7_read_reg_284[12]),
        .O(cmp33_i_fu_217_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp33_i_fu_217_p2_carry__0_i_7
       (.I0(out[11]),
        .I1(\SRL_SIG_reg[0]_46 [11]),
        .I2(out[10]),
        .I3(\SRL_SIG_reg[0]_46 [10]),
        .O(cmp33_i_fu_217_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp33_i_fu_217_p2_carry__0_i_8
       (.I0(out[9]),
        .I1(\SRL_SIG_reg[0]_46 [9]),
        .I2(out[8]),
        .I3(\SRL_SIG_reg[0]_46 [8]),
        .O(cmp33_i_fu_217_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp33_i_fu_217_p2_carry_i_5
       (.I0(out[7]),
        .I1(\SRL_SIG_reg[0]_46 [7]),
        .I2(out[6]),
        .I3(\SRL_SIG_reg[0]_46 [6]),
        .O(cmp33_i_fu_217_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp33_i_fu_217_p2_carry_i_6
       (.I0(out[5]),
        .I1(\SRL_SIG_reg[0]_46 [5]),
        .I2(out[4]),
        .I3(\SRL_SIG_reg[0]_46 [4]),
        .O(cmp33_i_fu_217_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp33_i_fu_217_p2_carry_i_7
       (.I0(out[3]),
        .I1(\SRL_SIG_reg[0]_46 [3]),
        .I2(out[2]),
        .I3(\SRL_SIG_reg[0]_46 [2]),
        .O(cmp33_i_fu_217_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp33_i_fu_217_p2_carry_i_8
       (.I0(out[1]),
        .I1(\SRL_SIG_reg[0]_46 [1]),
        .I2(out[0]),
        .I3(\SRL_SIG_reg[0]_46 [0]),
        .O(cmp33_i_fu_217_p2_carry_i_8_n_3));
  FDRE \cmp33_i_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(cmp33_i_fu_217_p2),
        .Q(cmp33_i_reg_307),
        .R(1'b0));
  FDRE \empty_77_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(out_y_fu_208_p2_carry_n_10),
        .Q(empty_77_reg_302),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002020202020)) 
    empty_n_i_2__3
       (.I0(Q[1]),
        .I1(CO),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(ap_done_reg),
        .I4(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_start),
        .I5(v_tpgHlsDataFlow_Block_entry38_proc_U0_ap_continue),
        .O(full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2 grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138
       (.ADDRBWRADDR(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_address1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_y_address0),
        .DOADO(LineBufVal_reg_510),
        .DOBDO(LineBufVal_1_reg_472),
        .E(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .\PixBufVal_reg_500_reg[7]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_d0),
        .\PixBufVal_reg_500_reg[7]_1 (PixBufVal_fu_307_p3),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .\SRL_SIG_reg[0]_47 (\SRL_SIG_reg[0]_47 ),
        .SS(SS),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_we0),
        .\add_ln2416_1_reg_505_reg[8]_0 ({add_ln2416_1_fu_317_p2,zext_ln2416_2_fu_313_p1}),
        .\ap_CS_fsm_reg[2] (push),
        .\ap_CS_fsm_reg[3] ({ap_NS_fsm[4],ap_NS_fsm[2]}),
        .\ap_CS_fsm_reg[3]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_83),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce0),
        .ap_rst_n(ap_rst_n),
        .bPassThru_1_loc_channel_dout(bPassThru_1_loc_channel_dout),
        .cmp33_i_reg_307(cmp33_i_reg_307),
        .empty_77_reg_302(empty_77_reg_302),
        .full_n_reg(E),
        .grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld),
        .icmp_ln2275_fu_215_p2_carry__0_0(loopWidth_reg_279),
        .icmp_ln2275_fu_215_p2_carry__0_1(\loopWidth_reg_279_reg[11]_0 ),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\out_x_fu_96_reg[11]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_address1),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 (\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 ),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 (\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 (\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 ),
        .\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 (p_0_0324493_lcssa516_i_fu_86),
        .\p_0_0335491_lcssa513_i_fu_82_reg[7] (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o),
        .\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 (p_0_0335491_lcssa513_i_fu_82),
        .\pix_0_0_0_0_0_load_reg_520_reg[7]_0 (pix_0_0_0_0_0_load485_lcssa504_i_fu_70),
        .\pix_0_1_0_0_0_load_reg_525_reg[7]_0 (D),
        .\pix_0_1_0_0_0_load_reg_525_reg[7]_1 (pix_0_1_0_0_0_load487_lcssa507_i_fu_74),
        .\pix_0_2_0_0_0_load_reg_530_reg[7]_0 (\pix_0_2_0_0_0_load_reg_530_reg[7] ),
        .\pix_0_2_0_0_0_load_reg_530_reg[7]_1 (pix_0_2_0_0_0_load489_lcssa510_i_fu_78),
        .push_0(push_0),
        .stream_out_hresampled_dout(stream_out_hresampled_dout),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .tmp_reg_317(tmp_reg_317),
        .\trunc_ln2287_2_reg_484_reg[7]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0),
        .\trunc_ln2287_3_reg_490_reg[7]_0 (trunc_ln2287_3_reg_490),
        .\trunc_ln2287_reg_479_reg[7]_0 (trunc_ln2287_reg_479),
        .\trunc_ln_reg_515_reg[5]_0 (LineBufVal_2_reg_495),
        .\x_reg_441_pp0_iter2_reg_reg[11]_0 (grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_83),
        .Q(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .R(SS));
  FDRE \height_val7_read_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\height_val7_read_reg_284_reg[15]_0 [0]),
        .Q(height_val7_read_reg_284[12]),
        .R(1'b0));
  FDRE \height_val7_read_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\height_val7_read_reg_284_reg[15]_0 [1]),
        .Q(height_val7_read_reg_284[13]),
        .R(1'b0));
  FDRE \height_val7_read_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\height_val7_read_reg_284_reg[15]_0 [2]),
        .Q(height_val7_read_reg_284[14]),
        .R(1'b0));
  FDRE \height_val7_read_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\height_val7_read_reg_284_reg[15]_0 [3]),
        .Q(height_val7_read_reg_284[15]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2272_fu_197_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln2272_fu_197_p2_carry_n_3,icmp_ln2272_fu_197_p2_carry_n_4,icmp_ln2272_fu_197_p2_carry_n_5,icmp_ln2272_fu_197_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln2272_fu_197_p2_carry_i_1_n_3,icmp_ln2272_fu_197_p2_carry_i_2_n_3,icmp_ln2272_fu_197_p2_carry_i_3_n_3,icmp_ln2272_fu_197_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln2272_fu_197_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln2272_fu_197_p2_carry_i_5_n_3,icmp_ln2272_fu_197_p2_carry_i_6_n_3,icmp_ln2272_fu_197_p2_carry_i_7_n_3,icmp_ln2272_fu_197_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2272_fu_197_p2_carry__0
       (.CI(icmp_ln2272_fu_197_p2_carry_n_3),
        .CO({CO,icmp_ln2272_fu_197_p2_carry__0_n_4,icmp_ln2272_fu_197_p2_carry__0_n_5,icmp_ln2272_fu_197_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln2272_fu_197_p2_carry__0_i_1_n_3,icmp_ln2272_fu_197_p2_carry__0_i_2_n_3,icmp_ln2272_fu_197_p2_carry__0_i_3_n_3,icmp_ln2272_fu_197_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln2272_fu_197_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln2272_fu_197_p2_carry__0_i_5_n_3,icmp_ln2272_fu_197_p2_carry__0_i_6_n_3,icmp_ln2272_fu_197_p2_carry__0_i_7_n_3,icmp_ln2272_fu_197_p2_carry__0_i_8_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln2272_fu_197_p2_carry__0_i_1
       (.I0(loopHeight_reg_294[15]),
        .I1(loopHeight_reg_294[14]),
        .I2(y_fu_90_reg[14]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln2272_fu_197_p2_carry__0_i_2
       (.I0(y_fu_90_reg[13]),
        .I1(loopHeight_reg_294[13]),
        .I2(loopHeight_reg_294[12]),
        .I3(y_fu_90_reg[12]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln2272_fu_197_p2_carry__0_i_3
       (.I0(out[11]),
        .I1(loopHeight_reg_294[11]),
        .I2(loopHeight_reg_294[10]),
        .I3(out[10]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln2272_fu_197_p2_carry__0_i_4
       (.I0(out[9]),
        .I1(loopHeight_reg_294[9]),
        .I2(loopHeight_reg_294[8]),
        .I3(out[8]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_4_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln2272_fu_197_p2_carry__0_i_5
       (.I0(loopHeight_reg_294[15]),
        .I1(loopHeight_reg_294[14]),
        .I2(y_fu_90_reg[14]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2272_fu_197_p2_carry__0_i_6
       (.I0(loopHeight_reg_294[13]),
        .I1(y_fu_90_reg[13]),
        .I2(loopHeight_reg_294[12]),
        .I3(y_fu_90_reg[12]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2272_fu_197_p2_carry__0_i_7
       (.I0(loopHeight_reg_294[11]),
        .I1(out[11]),
        .I2(loopHeight_reg_294[10]),
        .I3(out[10]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2272_fu_197_p2_carry__0_i_8
       (.I0(loopHeight_reg_294[9]),
        .I1(out[9]),
        .I2(loopHeight_reg_294[8]),
        .I3(out[8]),
        .O(icmp_ln2272_fu_197_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln2272_fu_197_p2_carry_i_1
       (.I0(out[7]),
        .I1(loopHeight_reg_294[7]),
        .I2(loopHeight_reg_294[6]),
        .I3(out[6]),
        .O(icmp_ln2272_fu_197_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln2272_fu_197_p2_carry_i_2
       (.I0(out[5]),
        .I1(loopHeight_reg_294[5]),
        .I2(loopHeight_reg_294[4]),
        .I3(out[4]),
        .O(icmp_ln2272_fu_197_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln2272_fu_197_p2_carry_i_3
       (.I0(out[3]),
        .I1(loopHeight_reg_294[3]),
        .I2(loopHeight_reg_294[2]),
        .I3(out[2]),
        .O(icmp_ln2272_fu_197_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln2272_fu_197_p2_carry_i_4
       (.I0(out[1]),
        .I1(loopHeight_reg_294[1]),
        .I2(loopHeight_reg_294[0]),
        .I3(out[0]),
        .O(icmp_ln2272_fu_197_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2272_fu_197_p2_carry_i_5
       (.I0(loopHeight_reg_294[7]),
        .I1(out[7]),
        .I2(loopHeight_reg_294[6]),
        .I3(out[6]),
        .O(icmp_ln2272_fu_197_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2272_fu_197_p2_carry_i_6
       (.I0(loopHeight_reg_294[5]),
        .I1(out[5]),
        .I2(loopHeight_reg_294[4]),
        .I3(out[4]),
        .O(icmp_ln2272_fu_197_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2272_fu_197_p2_carry_i_7
       (.I0(loopHeight_reg_294[3]),
        .I1(out[3]),
        .I2(loopHeight_reg_294[2]),
        .I3(out[2]),
        .O(icmp_ln2272_fu_197_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln2272_fu_197_p2_carry_i_8
       (.I0(loopHeight_reg_294[1]),
        .I1(out[1]),
        .I2(loopHeight_reg_294[0]),
        .I3(out[0]),
        .O(icmp_ln2272_fu_197_p2_carry_i_8_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W linebuf_c_1_U
       (.ADDRBWRADDR(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_address1),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_we0),
        .ap_clk(ap_clk),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1),
        .ram_reg_0(LineBufVal_2_reg_495),
        .ram_reg_1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce0),
        .ram_reg_2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_address0),
        .ram_reg_3(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_d0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_18 linebuf_c_U
       (.D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_y_address0),
        .DOBDO(LineBufVal_1_reg_472),
        .Q(p_0_0324493_lcssa516_i_fu_86),
        .ap_clk(ap_clk),
        .cmp107_i_reg_312(cmp107_i_reg_312),
        .\cmp107_i_reg_312_reg[0] (PixBufVal_fu_307_p3),
        .cmp33_i_reg_307(cmp33_i_reg_307),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld),
        .\p_0_0324493_lcssa516_i_fu_86_reg[6] ({add_ln2416_1_fu_317_p2,zext_ln2416_2_fu_313_p1}),
        .ram_reg_0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_address1),
        .ram_reg_1(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0),
        .ram_reg_2(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W linebuf_y_U
       (.D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_y_address0),
        .DOADO(LineBufVal_reg_510),
        .Q(p_0_0335491_lcssa513_i_fu_82),
        .WEA(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_we0),
        .ap_clk(ap_clk),
        .ram_reg_0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce0));
  FDRE \loopHeight_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [0]),
        .Q(loopHeight_reg_294[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [10]),
        .Q(loopHeight_reg_294[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [11]),
        .Q(loopHeight_reg_294[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [12]),
        .Q(loopHeight_reg_294[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [13]),
        .Q(loopHeight_reg_294[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [14]),
        .Q(loopHeight_reg_294[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [15]),
        .Q(loopHeight_reg_294[15]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [1]),
        .Q(loopHeight_reg_294[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [2]),
        .Q(loopHeight_reg_294[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [3]),
        .Q(loopHeight_reg_294[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [4]),
        .Q(loopHeight_reg_294[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [5]),
        .Q(loopHeight_reg_294[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [6]),
        .Q(loopHeight_reg_294[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [7]),
        .Q(loopHeight_reg_294[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [8]),
        .Q(loopHeight_reg_294[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\loopHeight_reg_294_reg[15]_0 [9]),
        .Q(loopHeight_reg_294[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \loopWidth_reg_279[15]_i_1 
       (.I0(Q[0]),
        .I1(height_val7_c_full_n),
        .I2(width_val12_c_full_n),
        .I3(height_val7_c19_empty_n),
        .I4(width_val12_c22_empty_n),
        .O(push));
  FDRE \loopWidth_reg_279_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[2]),
        .Q(\loopWidth_reg_279_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[3]),
        .Q(\loopWidth_reg_279_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[4]),
        .Q(loopWidth_reg_279[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[5]),
        .Q(loopWidth_reg_279[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[6]),
        .Q(loopWidth_reg_279[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[0]),
        .Q(\loopWidth_reg_279_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \loopWidth_reg_279_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(width_val12_c22_dout[1]),
        .Q(\loopWidth_reg_279_reg[11]_0 [1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_y_fu_208_p2_carry
       (.CI(1'b0),
        .CO({out_y_fu_208_p2_carry_n_3,out_y_fu_208_p2_carry_n_4,out_y_fu_208_p2_carry_n_5,out_y_fu_208_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI(out[3:0]),
        .O({NLW_out_y_fu_208_p2_carry_O_UNCONNECTED[3:1],out_y_fu_208_p2_carry_n_10}),
        .S({out_y_fu_208_p2_carry_i_1_n_3,out_y_fu_208_p2_carry_i_2_n_3,out_y_fu_208_p2_carry_i_3_n_3,out_y_fu_208_p2_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_y_fu_208_p2_carry__0
       (.CI(out_y_fu_208_p2_carry_n_3),
        .CO({out_y_fu_208_p2_carry__0_n_3,out_y_fu_208_p2_carry__0_n_4,out_y_fu_208_p2_carry__0_n_5,out_y_fu_208_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(out[7:4]),
        .O(NLW_out_y_fu_208_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({out_y_fu_208_p2_carry__0_i_1_n_3,out_y_fu_208_p2_carry__0_i_2_n_3,out_y_fu_208_p2_carry__0_i_3_n_3,out_y_fu_208_p2_carry__0_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__0_i_1
       (.I0(out[7]),
        .O(out_y_fu_208_p2_carry__0_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__0_i_2
       (.I0(out[6]),
        .O(out_y_fu_208_p2_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__0_i_3
       (.I0(out[5]),
        .O(out_y_fu_208_p2_carry__0_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__0_i_4
       (.I0(out[4]),
        .O(out_y_fu_208_p2_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_y_fu_208_p2_carry__1
       (.CI(out_y_fu_208_p2_carry__0_n_3),
        .CO({out_y_fu_208_p2_carry__1_n_3,out_y_fu_208_p2_carry__1_n_4,out_y_fu_208_p2_carry__1_n_5,out_y_fu_208_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(out[11:8]),
        .O(NLW_out_y_fu_208_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({out_y_fu_208_p2_carry__1_i_1_n_3,out_y_fu_208_p2_carry__1_i_2_n_3,out_y_fu_208_p2_carry__1_i_3_n_3,out_y_fu_208_p2_carry__1_i_4_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__1_i_1
       (.I0(out[11]),
        .O(out_y_fu_208_p2_carry__1_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__1_i_2
       (.I0(out[10]),
        .O(out_y_fu_208_p2_carry__1_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__1_i_3
       (.I0(out[9]),
        .O(out_y_fu_208_p2_carry__1_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__1_i_4
       (.I0(out[8]),
        .O(out_y_fu_208_p2_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 out_y_fu_208_p2_carry__2
       (.CI(out_y_fu_208_p2_carry__1_n_3),
        .CO({NLW_out_y_fu_208_p2_carry__2_CO_UNCONNECTED[3],out_y_fu_208_p2_carry__2_n_4,out_y_fu_208_p2_carry__2_n_5,out_y_fu_208_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,y_fu_90_reg}),
        .O({p_0_in,NLW_out_y_fu_208_p2_carry__2_O_UNCONNECTED[2:0]}),
        .S({1'b1,out_y_fu_208_p2_carry__2_i_1_n_3,out_y_fu_208_p2_carry__2_i_2_n_3,out_y_fu_208_p2_carry__2_i_3_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__2_i_1
       (.I0(y_fu_90_reg[14]),
        .O(out_y_fu_208_p2_carry__2_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__2_i_2
       (.I0(y_fu_90_reg[13]),
        .O(out_y_fu_208_p2_carry__2_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry__2_i_3
       (.I0(y_fu_90_reg[12]),
        .O(out_y_fu_208_p2_carry__2_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry_i_1
       (.I0(out[3]),
        .O(out_y_fu_208_p2_carry_i_1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry_i_2
       (.I0(out[2]),
        .O(out_y_fu_208_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_208_p2_carry_i_3
       (.I0(out[1]),
        .O(out_y_fu_208_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    out_y_fu_208_p2_carry_i_4
       (.I0(out[0]),
        .I1(zext_ln2232_reg_289_reg),
        .O(out_y_fu_208_p2_carry_i_4_n_3));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[0]),
        .Q(p_0_0324493_lcssa516_i_fu_86[0]),
        .R(1'b0));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[1]),
        .Q(p_0_0324493_lcssa516_i_fu_86[1]),
        .R(1'b0));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[2]),
        .Q(p_0_0324493_lcssa516_i_fu_86[2]),
        .R(1'b0));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[3]),
        .Q(p_0_0324493_lcssa516_i_fu_86[3]),
        .R(1'b0));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[4]),
        .Q(p_0_0324493_lcssa516_i_fu_86[4]),
        .R(1'b0));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[5]),
        .Q(p_0_0324493_lcssa516_i_fu_86[5]),
        .R(1'b0));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[6]),
        .Q(p_0_0324493_lcssa516_i_fu_86[6]),
        .R(1'b0));
  FDRE \p_0_0324493_lcssa516_i_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0324492_i_out_o[7]),
        .Q(p_0_0324493_lcssa516_i_fu_86[7]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[0]),
        .Q(p_0_0335491_lcssa513_i_fu_82[0]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[1]),
        .Q(p_0_0335491_lcssa513_i_fu_82[1]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[2]),
        .Q(p_0_0335491_lcssa513_i_fu_82[2]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[3]),
        .Q(p_0_0335491_lcssa513_i_fu_82[3]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[4]),
        .Q(p_0_0335491_lcssa513_i_fu_82[4]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[5]),
        .Q(p_0_0335491_lcssa513_i_fu_82[5]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[6]),
        .Q(p_0_0335491_lcssa513_i_fu_82[6]),
        .R(1'b0));
  FDRE \p_0_0335491_lcssa513_i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_p_0_0335490_i_out_o[7]),
        .Q(p_0_0335491_lcssa513_i_fu_82[7]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[0]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[0]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[1]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[1]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[2]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[2]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[3]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[3]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[4]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[4]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[5]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[5]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[6]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[6]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load485_lcssa504_i_fu_70_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_reg_479[7]),
        .Q(pix_0_0_0_0_0_load485_lcssa504_i_fu_70[7]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[0]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[0]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[1]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[1]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[2]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[2]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[3]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[3]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[4]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[4]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[5]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[5]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[6]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[6]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load487_lcssa507_i_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_d0[7]),
        .Q(pix_0_1_0_0_0_load487_lcssa507_i_fu_74[7]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[0]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[0]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[1]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[1]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[2]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[2]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[3]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[3]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[4]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[4]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[5]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[5]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[6]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[6]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load489_lcssa510_i_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_n_41),
        .D(trunc_ln2287_3_reg_490[7]),
        .Q(pix_0_2_0_0_0_load489_lcssa510_i_fu_78[7]),
        .R(1'b0));
  FDRE \tmp_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(p_0_in),
        .Q(tmp_reg_317),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_90[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(v_vcresampler_core_U0_ap_start),
        .O(ap_NS_fsm10_out));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_90[0]_i_3 
       (.I0(out[0]),
        .O(\y_fu_90[0]_i_3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[0]_i_2_n_10 ),
        .Q(out[0]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\y_fu_90_reg[0]_i_2_n_3 ,\y_fu_90_reg[0]_i_2_n_4 ,\y_fu_90_reg[0]_i_2_n_5 ,\y_fu_90_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_90_reg[0]_i_2_n_7 ,\y_fu_90_reg[0]_i_2_n_8 ,\y_fu_90_reg[0]_i_2_n_9 ,\y_fu_90_reg[0]_i_2_n_10 }),
        .S({out[3:1],\y_fu_90[0]_i_3_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[8]_i_1_n_8 ),
        .Q(out[10]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[8]_i_1_n_7 ),
        .Q(out[11]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[12]_i_1_n_10 ),
        .Q(y_fu_90_reg[12]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[12]_i_1 
       (.CI(\y_fu_90_reg[8]_i_1_n_3 ),
        .CO({\NLW_y_fu_90_reg[12]_i_1_CO_UNCONNECTED [3:2],\y_fu_90_reg[12]_i_1_n_5 ,\y_fu_90_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_90_reg[12]_i_1_O_UNCONNECTED [3],\y_fu_90_reg[12]_i_1_n_8 ,\y_fu_90_reg[12]_i_1_n_9 ,\y_fu_90_reg[12]_i_1_n_10 }),
        .S({1'b0,y_fu_90_reg}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[12]_i_1_n_9 ),
        .Q(y_fu_90_reg[13]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[12]_i_1_n_8 ),
        .Q(y_fu_90_reg[14]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[0]_i_2_n_9 ),
        .Q(out[1]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[0]_i_2_n_8 ),
        .Q(out[2]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[0]_i_2_n_7 ),
        .Q(out[3]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[4]_i_1_n_10 ),
        .Q(out[4]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[4]_i_1 
       (.CI(\y_fu_90_reg[0]_i_2_n_3 ),
        .CO({\y_fu_90_reg[4]_i_1_n_3 ,\y_fu_90_reg[4]_i_1_n_4 ,\y_fu_90_reg[4]_i_1_n_5 ,\y_fu_90_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_90_reg[4]_i_1_n_7 ,\y_fu_90_reg[4]_i_1_n_8 ,\y_fu_90_reg[4]_i_1_n_9 ,\y_fu_90_reg[4]_i_1_n_10 }),
        .S(out[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[4]_i_1_n_9 ),
        .Q(out[5]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[4]_i_1_n_8 ),
        .Q(out[6]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[4]_i_1_n_7 ),
        .Q(out[7]),
        .R(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[8]_i_1_n_10 ),
        .Q(out[8]),
        .R(ap_NS_fsm10_out));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \y_fu_90_reg[8]_i_1 
       (.CI(\y_fu_90_reg[4]_i_1_n_3 ),
        .CO({\y_fu_90_reg[8]_i_1_n_3 ,\y_fu_90_reg[8]_i_1_n_4 ,\y_fu_90_reg[8]_i_1_n_5 ,\y_fu_90_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_90_reg[8]_i_1_n_7 ,\y_fu_90_reg[8]_i_1_n_8 ,\y_fu_90_reg[8]_i_1_n_9 ,\y_fu_90_reg[8]_i_1_n_10 }),
        .S(out[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\y_fu_90_reg[8]_i_1_n_9 ),
        .Q(out[9]),
        .R(ap_NS_fsm10_out));
  FDRE \zext_ln2232_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(yOffset_fu_175_p2),
        .Q(zext_ln2232_reg_289_reg),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2
   (ADDRBWRADDR,
    \out_x_fu_96_reg[11]_0 ,
    D,
    \ap_CS_fsm_reg[4] ,
    push_0,
    E,
    \mOutPtr_reg[0] ,
    full_n_reg,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld,
    WEA,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1,
    ap_enable_reg_pp0_iter2_reg_0,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1,
    \ap_CS_fsm_reg[3] ,
    \p_0_0335491_lcssa513_i_fu_82_reg[7] ,
    \p_0_0324493_lcssa516_i_fu_86_reg[7] ,
    \pix_0_1_0_0_0_load_reg_525_reg[7]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \trunc_ln2287_reg_479_reg[7]_0 ,
    \trunc_ln2287_2_reg_484_reg[7]_0 ,
    \trunc_ln2287_3_reg_490_reg[7]_0 ,
    \pix_0_2_0_0_0_load_reg_530_reg[7]_0 ,
    \x_reg_441_pp0_iter2_reg_reg[11]_0 ,
    \PixBufVal_reg_500_reg[7]_0 ,
    ap_clk,
    SS,
    bPassThru_1_loc_channel_dout,
    cmp33_i_reg_307,
    Q,
    icmp_ln2275_fu_215_p2_carry__0_0,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg,
    grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    stream_out_hresampled_empty_n,
    tmp_reg_317,
    stream_out_vresampled_full_n,
    \ap_CS_fsm_reg[2] ,
    \p_0_0335491_lcssa513_i_fu_82_reg[7]_0 ,
    \p_0_0324493_lcssa516_i_fu_86_reg[7]_0 ,
    \p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ,
    \p_0_0324493_lcssa516_i_fu_86_reg[7]_2 ,
    \p_0_0324493_lcssa516_i_fu_86_reg[7]_3 ,
    \SRL_SIG_reg[0]_47 ,
    icmp_ln2275_fu_215_p2_carry__0_1,
    empty_77_reg_302,
    DOADO,
    DOBDO,
    \add_ln2416_1_reg_505_reg[8]_0 ,
    \trunc_ln_reg_515_reg[5]_0 ,
    stream_out_hresampled_dout,
    \pix_0_0_0_0_0_load_reg_520_reg[7]_0 ,
    \pix_0_1_0_0_0_load_reg_525_reg[7]_1 ,
    \pix_0_2_0_0_0_load_reg_530_reg[7]_1 ,
    \PixBufVal_reg_500_reg[7]_1 );
  output [11:0]ADDRBWRADDR;
  output [11:0]\out_x_fu_96_reg[11]_0 ;
  output [11:0]D;
  output \ap_CS_fsm_reg[4] ;
  output push_0;
  output [0:0]E;
  output \mOutPtr_reg[0] ;
  output [0:0]full_n_reg;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld;
  output [0:0]WEA;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output [7:0]\p_0_0335491_lcssa513_i_fu_82_reg[7] ;
  output [7:0]\p_0_0324493_lcssa516_i_fu_86_reg[7] ;
  output [15:0]\pix_0_1_0_0_0_load_reg_525_reg[7]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [7:0]\trunc_ln2287_reg_479_reg[7]_0 ;
  output [7:0]\trunc_ln2287_2_reg_484_reg[7]_0 ;
  output [7:0]\trunc_ln2287_3_reg_490_reg[7]_0 ;
  output [7:0]\pix_0_2_0_0_0_load_reg_530_reg[7]_0 ;
  output [11:0]\x_reg_441_pp0_iter2_reg_reg[11]_0 ;
  output [7:0]\PixBufVal_reg_500_reg[7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input bPassThru_1_loc_channel_dout;
  input cmp33_i_reg_307;
  input [1:0]Q;
  input [2:0]icmp_ln2275_fu_215_p2_carry__0_0;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg;
  input grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input stream_out_hresampled_empty_n;
  input tmp_reg_317;
  input stream_out_vresampled_full_n;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [7:0]\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 ;
  input [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 ;
  input \p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ;
  input [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 ;
  input [7:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 ;
  input [8:0]\SRL_SIG_reg[0]_47 ;
  input [3:0]icmp_ln2275_fu_215_p2_carry__0_1;
  input empty_77_reg_302;
  input [7:0]DOADO;
  input [7:0]DOBDO;
  input [8:0]\add_ln2416_1_reg_505_reg[8]_0 ;
  input [7:0]\trunc_ln_reg_515_reg[5]_0 ;
  input [23:0]stream_out_hresampled_dout;
  input [7:0]\pix_0_0_0_0_0_load_reg_520_reg[7]_0 ;
  input [7:0]\pix_0_1_0_0_0_load_reg_525_reg[7]_1 ;
  input [7:0]\pix_0_2_0_0_0_load_reg_530_reg[7]_1 ;
  input [7:0]\PixBufVal_reg_500_reg[7]_1 ;

  wire [11:0]ADDRBWRADDR;
  wire [11:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]\PixBufVal_reg_500_reg[7]_0 ;
  wire [7:0]\PixBufVal_reg_500_reg[7]_1 ;
  wire [1:0]Q;
  wire [8:0]\SRL_SIG_reg[0]_47 ;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire [14:0]add_ln2275_fu_221_p2;
  wire [8:0]add_ln2416_1_reg_505;
  wire [8:0]\add_ln2416_1_reg_505_reg[8]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_3;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_3;
  wire ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_3;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst_n;
  wire bPassThru_1_loc_channel_dout;
  wire cmp33_i_reg_307;
  wire empty_77_reg_302;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [0:0]full_n_reg;
  wire grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld;
  wire icmp_ln2275_fu_215_p2;
  wire [2:0]icmp_ln2275_fu_215_p2_carry__0_0;
  wire [3:0]icmp_ln2275_fu_215_p2_carry__0_1;
  wire icmp_ln2275_fu_215_p2_carry__0_n_4;
  wire icmp_ln2275_fu_215_p2_carry__0_n_5;
  wire icmp_ln2275_fu_215_p2_carry__0_n_6;
  wire icmp_ln2275_fu_215_p2_carry_n_3;
  wire icmp_ln2275_fu_215_p2_carry_n_4;
  wire icmp_ln2275_fu_215_p2_carry_n_5;
  wire icmp_ln2275_fu_215_p2_carry_n_6;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire out_x_fu_96;
  wire [11:0]\out_x_fu_96_reg[11]_0 ;
  wire \out_x_fu_96_reg_n_3_[0] ;
  wire \out_x_fu_96_reg_n_3_[10] ;
  wire \out_x_fu_96_reg_n_3_[11] ;
  wire \out_x_fu_96_reg_n_3_[12] ;
  wire \out_x_fu_96_reg_n_3_[13] ;
  wire \out_x_fu_96_reg_n_3_[14] ;
  wire \out_x_fu_96_reg_n_3_[1] ;
  wire \out_x_fu_96_reg_n_3_[2] ;
  wire \out_x_fu_96_reg_n_3_[3] ;
  wire \out_x_fu_96_reg_n_3_[4] ;
  wire \out_x_fu_96_reg_n_3_[5] ;
  wire \out_x_fu_96_reg_n_3_[6] ;
  wire \out_x_fu_96_reg_n_3_[7] ;
  wire \out_x_fu_96_reg_n_3_[8] ;
  wire \out_x_fu_96_reg_n_3_[9] ;
  wire [7:0]\p_0_0324493_lcssa516_i_fu_86_reg[7] ;
  wire [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 ;
  wire \p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ;
  wire [15:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 ;
  wire [7:0]\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 ;
  wire [7:0]\p_0_0335491_lcssa513_i_fu_82_reg[7] ;
  wire [7:0]\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 ;
  wire [7:0]p_1_in;
  wire [7:0]pix_0_0_0_0_0_load_reg_520;
  wire [7:0]\pix_0_0_0_0_0_load_reg_520_reg[7]_0 ;
  wire [7:0]pix_0_1_0_0_0_load_reg_525;
  wire [15:0]\pix_0_1_0_0_0_load_reg_525_reg[7]_0 ;
  wire [7:0]\pix_0_1_0_0_0_load_reg_525_reg[7]_1 ;
  wire [7:0]\pix_0_2_0_0_0_load_reg_530_reg[7]_0 ;
  wire [7:0]\pix_0_2_0_0_0_load_reg_530_reg[7]_1 ;
  wire push_0;
  wire ram_reg_i_16_n_3;
  wire ram_reg_i_3__0_n_3;
  wire [23:0]stream_out_hresampled_dout;
  wire stream_out_hresampled_empty_n;
  wire stream_out_vresampled_full_n;
  wire tmp_reg_317;
  wire [7:0]\trunc_ln2287_2_reg_484_reg[7]_0 ;
  wire [7:0]\trunc_ln2287_3_reg_490_reg[7]_0 ;
  wire [7:0]\trunc_ln2287_reg_479_reg[7]_0 ;
  wire [7:0]trunc_ln_reg_515;
  wire \trunc_ln_reg_515[1]_i_2_n_3 ;
  wire \trunc_ln_reg_515[1]_i_3_n_3 ;
  wire \trunc_ln_reg_515[1]_i_4_n_3 ;
  wire \trunc_ln_reg_515[1]_i_5_n_3 ;
  wire \trunc_ln_reg_515[1]_i_6_n_3 ;
  wire \trunc_ln_reg_515[1]_i_7_n_3 ;
  wire \trunc_ln_reg_515[5]_i_2_n_3 ;
  wire \trunc_ln_reg_515[5]_i_3_n_3 ;
  wire \trunc_ln_reg_515[5]_i_4_n_3 ;
  wire \trunc_ln_reg_515[5]_i_5_n_3 ;
  wire \trunc_ln_reg_515[5]_i_6_n_3 ;
  wire \trunc_ln_reg_515[5]_i_7_n_3 ;
  wire \trunc_ln_reg_515[5]_i_8_n_3 ;
  wire \trunc_ln_reg_515[5]_i_9_n_3 ;
  wire \trunc_ln_reg_515[7]_i_2_n_3 ;
  wire \trunc_ln_reg_515[7]_i_3_n_3 ;
  wire \trunc_ln_reg_515[7]_i_4_n_3 ;
  wire \trunc_ln_reg_515_reg[1]_i_1_n_3 ;
  wire \trunc_ln_reg_515_reg[1]_i_1_n_4 ;
  wire \trunc_ln_reg_515_reg[1]_i_1_n_5 ;
  wire \trunc_ln_reg_515_reg[1]_i_1_n_6 ;
  wire [7:0]\trunc_ln_reg_515_reg[5]_0 ;
  wire \trunc_ln_reg_515_reg[5]_i_1_n_3 ;
  wire \trunc_ln_reg_515_reg[5]_i_1_n_4 ;
  wire \trunc_ln_reg_515_reg[5]_i_1_n_5 ;
  wire \trunc_ln_reg_515_reg[5]_i_1_n_6 ;
  wire \trunc_ln_reg_515_reg[7]_i_1_n_6 ;
  wire [11:0]\x_reg_441_pp0_iter2_reg_reg[11]_0 ;
  wire [8:1]zext_ln2416_1_fu_337_p1;
  wire [3:0]NLW_icmp_ln2275_fu_215_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln2275_fu_215_p2_carry__0_O_UNCONNECTED;
  wire [1:0]\NLW_trunc_ln_reg_515_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln_reg_515_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_515_reg[7]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFB00FBFBFBFBFBFB)) 
    \LineBufVal_1_reg_472_pp0_iter2_reg[7]_i_1 
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_317),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(cmp33_i_reg_307),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[0]),
        .Q(zext_ln2416_1_fu_337_p1[1]),
        .R(1'b0));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[1]),
        .Q(zext_ln2416_1_fu_337_p1[2]),
        .R(1'b0));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[2]),
        .Q(zext_ln2416_1_fu_337_p1[3]),
        .R(1'b0));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[3]),
        .Q(zext_ln2416_1_fu_337_p1[4]),
        .R(1'b0));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[4]),
        .Q(zext_ln2416_1_fu_337_p1[5]),
        .R(1'b0));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[5]),
        .Q(zext_ln2416_1_fu_337_p1[6]),
        .R(1'b0));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[6]),
        .Q(zext_ln2416_1_fu_337_p1[7]),
        .R(1'b0));
  FDRE \LineBufVal_1_reg_472_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(DOBDO[7]),
        .Q(zext_ln2416_1_fu_337_p1[8]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [0]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [1]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [2]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [3]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [4]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [5]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [6]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \PixBufVal_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\PixBufVal_reg_500_reg[7]_1 [7]),
        .Q(\PixBufVal_reg_500_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[0]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[0]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[2]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[2]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[3]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[3]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [11]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[4]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[4]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [12]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[5]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[5]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [13]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[6]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[6]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [14]));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(Q[1]),
        .I1(ram_reg_i_3__0_n_3),
        .I2(stream_out_hresampled_empty_n),
        .I3(tmp_reg_317),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(stream_out_vresampled_full_n),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[7]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[7]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[1]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[1]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(push_0),
        .I1(bPassThru_1_loc_channel_dout),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[2]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[2]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[3]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[3]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[4]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[4]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[5]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[5]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[6]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[6]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(pix_0_0_0_0_0_load_reg_520[7]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(DOADO[7]),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[0]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[0]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(pix_0_1_0_0_0_load_reg_525[1]),
        .I1(bPassThru_1_loc_channel_dout),
        .I2(trunc_ln_reg_515[1]),
        .I3(empty_77_reg_302),
        .O(\pix_0_1_0_0_0_load_reg_525_reg[7]_0 [9]));
  FDRE \add_ln2416_1_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [0]),
        .Q(add_ln2416_1_reg_505[0]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [1]),
        .Q(add_ln2416_1_reg_505[1]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [2]),
        .Q(add_ln2416_1_reg_505[2]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [3]),
        .Q(add_ln2416_1_reg_505[3]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [4]),
        .Q(add_ln2416_1_reg_505[4]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [5]),
        .Q(add_ln2416_1_reg_505[5]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [6]),
        .Q(add_ln2416_1_reg_505[6]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [7]),
        .Q(add_ln2416_1_reg_505[7]),
        .R(1'b0));
  FDRE \add_ln2416_1_reg_505_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln2416_1_reg_505_reg[8]_0 [8]),
        .Q(add_ln2416_1_reg_505[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  (* srl_name = "inst/\\grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter2_reg_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_3));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_3),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln2275_fu_215_p2),
        .D(add_ln2275_fu_221_p2),
        .DI({flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6}),
        .E(out_x_fu_96),
        .Q({\out_x_fu_96_reg_n_3_[14] ,\out_x_fu_96_reg_n_3_[13] ,\out_x_fu_96_reg_n_3_[12] ,\out_x_fu_96_reg_n_3_[11] ,\out_x_fu_96_reg_n_3_[10] ,\out_x_fu_96_reg_n_3_[9] ,\out_x_fu_96_reg_n_3_[8] ,\out_x_fu_96_reg_n_3_[7] ,\out_x_fu_96_reg_n_3_[6] ,\out_x_fu_96_reg_n_3_[5] ,\out_x_fu_96_reg_n_3_[4] ,\out_x_fu_96_reg_n_3_[3] ,\out_x_fu_96_reg_n_3_[2] ,\out_x_fu_96_reg_n_3_[1] ,\out_x_fu_96_reg_n_3_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_14),
        .\SRL_SIG_reg[0][7] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\SRL_SIG_reg[0]_47 (\SRL_SIG_reg[0]_47 ),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (Q),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_11),
        .cmp33_i_reg_307(cmp33_i_reg_307),
        .\cmp33_i_reg_307_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_ready),
        .grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .icmp_ln2275_fu_215_p2_carry__0(icmp_ln2275_fu_215_p2_carry__0_0),
        .icmp_ln2275_fu_215_p2_carry__0_0(icmp_ln2275_fu_215_p2_carry__0_1),
        .\out_x_fu_96_reg[11] (\out_x_fu_96_reg[11]_0 ),
        .\out_x_fu_96_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .stream_out_hresampled_empty_n(stream_out_hresampled_empty_n),
        .stream_out_vresampled_full_n(stream_out_vresampled_full_n),
        .tmp_reg_317(tmp_reg_317));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2275_fu_215_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln2275_fu_215_p2_carry_n_3,icmp_ln2275_fu_215_p2_carry_n_4,icmp_ln2275_fu_215_p2_carry_n_5,icmp_ln2275_fu_215_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .O(NLW_icmp_ln2275_fu_215_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 icmp_ln2275_fu_215_p2_carry__0
       (.CI(icmp_ln2275_fu_215_p2_carry_n_3),
        .CO({icmp_ln2275_fu_215_p2,icmp_ln2275_fu_215_p2_carry__0_n_4,icmp_ln2275_fu_215_p2_carry__0_n_5,icmp_ln2275_fu_215_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_3,flow_control_loop_pipe_sequential_init_U_n_4,flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6}),
        .O(NLW_icmp_ln2275_fu_215_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}));
  FDRE \idxprom6_i261_i_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [0]),
        .Q(ADDRBWRADDR[0]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [10]),
        .Q(ADDRBWRADDR[10]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [11]),
        .Q(ADDRBWRADDR[11]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [1]),
        .Q(ADDRBWRADDR[1]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [2]),
        .Q(ADDRBWRADDR[2]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [3]),
        .Q(ADDRBWRADDR[3]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [4]),
        .Q(ADDRBWRADDR[4]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [5]),
        .Q(ADDRBWRADDR[5]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [6]),
        .Q(ADDRBWRADDR[6]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [7]),
        .Q(ADDRBWRADDR[7]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [8]),
        .Q(ADDRBWRADDR[8]),
        .R(1'b0));
  FDRE \idxprom6_i261_i_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\out_x_fu_96_reg[11]_0 [9]),
        .Q(ADDRBWRADDR[9]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \linebuf_y_addr_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ADDRBWRADDR[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__0 
       (.I0(push_0),
        .I1(grp_v_tpgHlsDataFlow_fu_405_m_axis_video_TVALID),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[0]),
        .Q(\out_x_fu_96_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[10]),
        .Q(\out_x_fu_96_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[11]),
        .Q(\out_x_fu_96_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[12]),
        .Q(\out_x_fu_96_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[13]),
        .Q(\out_x_fu_96_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[14]),
        .Q(\out_x_fu_96_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[1]),
        .Q(\out_x_fu_96_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[2]),
        .Q(\out_x_fu_96_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[3]),
        .Q(\out_x_fu_96_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[4]),
        .Q(\out_x_fu_96_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[5]),
        .Q(\out_x_fu_96_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[6]),
        .Q(\out_x_fu_96_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[7]),
        .Q(\out_x_fu_96_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[8]),
        .Q(\out_x_fu_96_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  FDRE #(
    .INIT(1'b0)) 
    \out_x_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(out_x_fu_96),
        .D(add_ln2275_fu_221_p2[9]),
        .Q(\out_x_fu_96_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_14));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[0]_i_1 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [0]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [8]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [8]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [0]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[1]_i_1 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [1]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [9]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [9]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[2]_i_1 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [2]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [10]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [10]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[3]_i_1 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [3]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [11]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [11]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[4]_i_1 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [4]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [12]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [12]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [4]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[5]_i_1 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [5]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [13]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [13]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[6]_i_1 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [6]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [14]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [14]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [6]));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    \p_0_0324493_lcssa516_i_fu_86[7]_i_1 
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_317),
        .I3(stream_out_hresampled_empty_n),
        .I4(Q[1]),
        .I5(ram_reg_i_3__0_n_3),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0324493_lcssa516_i_fu_86[7]_i_2 
       (.I0(\p_0_0324493_lcssa516_i_fu_86_reg[7]_3 [7]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [15]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [15]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[7] [7]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[0]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [0]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [0]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [0]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [0]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[1]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [1]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [1]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [1]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[2]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [2]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [2]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [2]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[3]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [3]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [3]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [3]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[4]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [4]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [4]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [4]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [4]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[5]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [5]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [5]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [5]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[6]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [6]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [6]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [6]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [6]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \p_0_0335491_lcssa513_i_fu_82[7]_i_1 
       (.I0(\p_0_0335491_lcssa513_i_fu_82_reg[7]_0 [7]),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\p_0_0324493_lcssa516_i_fu_86_reg[7]_0 [7]),
        .I4(\p_0_0324493_lcssa516_i_fu_86_reg[7]_1 ),
        .I5(\p_0_0324493_lcssa516_i_fu_86_reg[7]_2 [7]),
        .O(\p_0_0335491_lcssa513_i_fu_82_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \pix_0_0_0_0_0_load485_lcssa504_i_fu_70[7]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_12),
        .I1(cmp33_i_reg_307),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(Q[1]),
        .O(E));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [0]),
        .Q(pix_0_0_0_0_0_load_reg_520[0]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [1]),
        .Q(pix_0_0_0_0_0_load_reg_520[1]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [2]),
        .Q(pix_0_0_0_0_0_load_reg_520[2]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [3]),
        .Q(pix_0_0_0_0_0_load_reg_520[3]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [4]),
        .Q(pix_0_0_0_0_0_load_reg_520[4]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [5]),
        .Q(pix_0_0_0_0_0_load_reg_520[5]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [6]),
        .Q(pix_0_0_0_0_0_load_reg_520[6]),
        .R(1'b0));
  FDRE \pix_0_0_0_0_0_load_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_0_0_0_0_load_reg_520_reg[7]_0 [7]),
        .Q(pix_0_0_0_0_0_load_reg_520[7]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [0]),
        .Q(pix_0_1_0_0_0_load_reg_525[0]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [1]),
        .Q(pix_0_1_0_0_0_load_reg_525[1]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [2]),
        .Q(pix_0_1_0_0_0_load_reg_525[2]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [3]),
        .Q(pix_0_1_0_0_0_load_reg_525[3]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [4]),
        .Q(pix_0_1_0_0_0_load_reg_525[4]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [5]),
        .Q(pix_0_1_0_0_0_load_reg_525[5]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [6]),
        .Q(pix_0_1_0_0_0_load_reg_525[6]),
        .R(1'b0));
  FDRE \pix_0_1_0_0_0_load_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_1_0_0_0_load_reg_525_reg[7]_1 [7]),
        .Q(pix_0_1_0_0_0_load_reg_525[7]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [0]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [1]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [2]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [3]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [4]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [5]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [6]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \pix_0_2_0_0_0_load_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pix_0_2_0_0_0_load_reg_530_reg[7]_1 [7]),
        .Q(\pix_0_2_0_0_0_load_reg_530_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8A0000)) 
    ram_reg_i_1
       (.I0(ram_reg_i_16_n_3),
        .I1(stream_out_vresampled_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(tmp_reg_317),
        .I4(stream_out_hresampled_empty_n),
        .I5(ram_reg_i_3__0_n_3),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_16
       (.I0(cmp33_i_reg_307),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_i_16_n_3));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8A0000)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(stream_out_vresampled_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(tmp_reg_317),
        .I4(stream_out_hresampled_empty_n),
        .I5(ram_reg_i_3__0_n_3),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8A0000)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(stream_out_vresampled_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(tmp_reg_317),
        .I4(stream_out_hresampled_empty_n),
        .I5(ram_reg_i_3__0_n_3),
        .O(WEA));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8A0000)) 
    ram_reg_i_2__0
       (.I0(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_ap_start_reg),
        .I1(stream_out_vresampled_full_n),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(tmp_reg_317),
        .I4(stream_out_hresampled_empty_n),
        .I5(ram_reg_i_3__0_n_3),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1));
  LUT6 #(
    .INIT(64'hFB000000FBFB0000)) 
    ram_reg_i_3
       (.I0(stream_out_vresampled_full_n),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(tmp_reg_317),
        .I3(stream_out_hresampled_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(cmp33_i_reg_307),
        .O(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_3__0
       (.I0(cmp33_i_reg_307),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_i_3__0_n_3));
  FDRE \trunc_ln2287_2_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[8]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln2287_2_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[9]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln2287_2_reg_484_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[10]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln2287_2_reg_484_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[11]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln2287_2_reg_484_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[12]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln2287_2_reg_484_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[13]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln2287_2_reg_484_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[14]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln2287_2_reg_484_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[15]),
        .Q(\trunc_ln2287_2_reg_484_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[16]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[17]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[18]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[19]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[20]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[21]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[22]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln2287_3_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[23]),
        .Q(\trunc_ln2287_3_reg_490_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[0]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[1]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[2]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[3]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[4]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[5]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[6]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln2287_reg_479_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(stream_out_hresampled_dout[7]),
        .Q(\trunc_ln2287_reg_479_reg[7]_0 [7]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln_reg_515[1]_i_2 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [2]),
        .I1(zext_ln2416_1_fu_337_p1[2]),
        .I2(add_ln2416_1_reg_505[2]),
        .O(\trunc_ln_reg_515[1]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln_reg_515[1]_i_3 
       (.I0(add_ln2416_1_reg_505[2]),
        .I1(\trunc_ln_reg_515_reg[5]_0 [2]),
        .I2(zext_ln2416_1_fu_337_p1[2]),
        .O(\trunc_ln_reg_515[1]_i_3_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln_reg_515[1]_i_4 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [3]),
        .I1(zext_ln2416_1_fu_337_p1[3]),
        .I2(add_ln2416_1_reg_505[3]),
        .I3(\trunc_ln_reg_515[1]_i_2_n_3 ),
        .O(\trunc_ln_reg_515[1]_i_4_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \trunc_ln_reg_515[1]_i_5 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [2]),
        .I1(zext_ln2416_1_fu_337_p1[2]),
        .I2(add_ln2416_1_reg_505[2]),
        .I3(zext_ln2416_1_fu_337_p1[1]),
        .I4(\trunc_ln_reg_515_reg[5]_0 [1]),
        .O(\trunc_ln_reg_515[1]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln_reg_515[1]_i_6 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [1]),
        .I1(zext_ln2416_1_fu_337_p1[1]),
        .I2(add_ln2416_1_reg_505[1]),
        .O(\trunc_ln_reg_515[1]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_515[1]_i_7 
       (.I0(add_ln2416_1_reg_505[0]),
        .I1(\trunc_ln_reg_515_reg[5]_0 [0]),
        .O(\trunc_ln_reg_515[1]_i_7_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln_reg_515[5]_i_2 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [6]),
        .I1(zext_ln2416_1_fu_337_p1[6]),
        .I2(add_ln2416_1_reg_505[6]),
        .O(\trunc_ln_reg_515[5]_i_2_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln_reg_515[5]_i_3 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [5]),
        .I1(zext_ln2416_1_fu_337_p1[5]),
        .I2(add_ln2416_1_reg_505[5]),
        .O(\trunc_ln_reg_515[5]_i_3_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln_reg_515[5]_i_4 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [4]),
        .I1(zext_ln2416_1_fu_337_p1[4]),
        .I2(add_ln2416_1_reg_505[4]),
        .O(\trunc_ln_reg_515[5]_i_4_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln_reg_515[5]_i_5 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [3]),
        .I1(zext_ln2416_1_fu_337_p1[3]),
        .I2(add_ln2416_1_reg_505[3]),
        .O(\trunc_ln_reg_515[5]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln_reg_515[5]_i_6 
       (.I0(\trunc_ln_reg_515[5]_i_2_n_3 ),
        .I1(zext_ln2416_1_fu_337_p1[7]),
        .I2(\trunc_ln_reg_515_reg[5]_0 [7]),
        .I3(add_ln2416_1_reg_505[7]),
        .O(\trunc_ln_reg_515[5]_i_6_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln_reg_515[5]_i_7 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [6]),
        .I1(zext_ln2416_1_fu_337_p1[6]),
        .I2(add_ln2416_1_reg_505[6]),
        .I3(\trunc_ln_reg_515[5]_i_3_n_3 ),
        .O(\trunc_ln_reg_515[5]_i_7_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln_reg_515[5]_i_8 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [5]),
        .I1(zext_ln2416_1_fu_337_p1[5]),
        .I2(add_ln2416_1_reg_505[5]),
        .I3(\trunc_ln_reg_515[5]_i_4_n_3 ),
        .O(\trunc_ln_reg_515[5]_i_8_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln_reg_515[5]_i_9 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [4]),
        .I1(zext_ln2416_1_fu_337_p1[4]),
        .I2(add_ln2416_1_reg_505[4]),
        .I3(\trunc_ln_reg_515[5]_i_5_n_3 ),
        .O(\trunc_ln_reg_515[5]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln_reg_515[7]_i_2 
       (.I0(\trunc_ln_reg_515_reg[5]_0 [7]),
        .I1(zext_ln2416_1_fu_337_p1[7]),
        .I2(add_ln2416_1_reg_505[7]),
        .O(\trunc_ln_reg_515[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln_reg_515[7]_i_3 
       (.I0(zext_ln2416_1_fu_337_p1[8]),
        .I1(add_ln2416_1_reg_505[8]),
        .O(\trunc_ln_reg_515[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \trunc_ln_reg_515[7]_i_4 
       (.I0(add_ln2416_1_reg_505[7]),
        .I1(zext_ln2416_1_fu_337_p1[7]),
        .I2(\trunc_ln_reg_515_reg[5]_0 [7]),
        .I3(zext_ln2416_1_fu_337_p1[8]),
        .I4(add_ln2416_1_reg_505[8]),
        .O(\trunc_ln_reg_515[7]_i_4_n_3 ));
  FDRE \trunc_ln_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[0]),
        .Q(trunc_ln_reg_515[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_515_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[1]),
        .Q(trunc_ln_reg_515[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_515_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_515_reg[1]_i_1_n_3 ,\trunc_ln_reg_515_reg[1]_i_1_n_4 ,\trunc_ln_reg_515_reg[1]_i_1_n_5 ,\trunc_ln_reg_515_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_515[1]_i_2_n_3 ,\trunc_ln_reg_515[1]_i_3_n_3 ,add_ln2416_1_reg_505[1:0]}),
        .O({p_1_in[1:0],\NLW_trunc_ln_reg_515_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln_reg_515[1]_i_4_n_3 ,\trunc_ln_reg_515[1]_i_5_n_3 ,\trunc_ln_reg_515[1]_i_6_n_3 ,\trunc_ln_reg_515[1]_i_7_n_3 }));
  FDRE \trunc_ln_reg_515_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[2]),
        .Q(trunc_ln_reg_515[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_515_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[3]),
        .Q(trunc_ln_reg_515[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_515_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[4]),
        .Q(trunc_ln_reg_515[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_515_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[5]),
        .Q(trunc_ln_reg_515[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_515_reg[5]_i_1 
       (.CI(\trunc_ln_reg_515_reg[1]_i_1_n_3 ),
        .CO({\trunc_ln_reg_515_reg[5]_i_1_n_3 ,\trunc_ln_reg_515_reg[5]_i_1_n_4 ,\trunc_ln_reg_515_reg[5]_i_1_n_5 ,\trunc_ln_reg_515_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln_reg_515[5]_i_2_n_3 ,\trunc_ln_reg_515[5]_i_3_n_3 ,\trunc_ln_reg_515[5]_i_4_n_3 ,\trunc_ln_reg_515[5]_i_5_n_3 }),
        .O(p_1_in[5:2]),
        .S({\trunc_ln_reg_515[5]_i_6_n_3 ,\trunc_ln_reg_515[5]_i_7_n_3 ,\trunc_ln_reg_515[5]_i_8_n_3 ,\trunc_ln_reg_515[5]_i_9_n_3 }));
  FDRE \trunc_ln_reg_515_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[6]),
        .Q(trunc_ln_reg_515[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_515_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in[7]),
        .Q(trunc_ln_reg_515[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_515_reg[7]_i_1 
       (.CI(\trunc_ln_reg_515_reg[5]_i_1_n_3 ),
        .CO({\NLW_trunc_ln_reg_515_reg[7]_i_1_CO_UNCONNECTED [3:1],\trunc_ln_reg_515_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\trunc_ln_reg_515[7]_i_2_n_3 }),
        .O({\NLW_trunc_ln_reg_515_reg[7]_i_1_O_UNCONNECTED [3:2],p_1_in[7:6]}),
        .S({1'b0,1'b0,\trunc_ln_reg_515[7]_i_3_n_3 ,\trunc_ln_reg_515[7]_i_4_n_3 }));
  FDRE \x_reg_441_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[0]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[10]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[11]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[1]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[2]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[3]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[4]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[5]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[6]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[7]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[8]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \x_reg_441_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(D[9]),
        .Q(\x_reg_441_pp0_iter2_reg_reg[11]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
   (ram_reg_0,
    ap_clk,
    WEA,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1,
    ram_reg_1,
    ram_reg_2,
    ADDRBWRADDR,
    ram_reg_3);
  output [7:0]ram_reg_0;
  input ap_clk;
  input [0:0]WEA;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1;
  input [0:0]ram_reg_1;
  input [11:0]ram_reg_2;
  input [11:0]ADDRBWRADDR;
  input [7:0]ram_reg_3;

  wire [11:0]ADDRBWRADDR;
  wire [0:0]WEA;
  wire ap_clk;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1;
  wire [7:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [11:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/linebuf_c_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ram_reg_2,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(ram_reg_1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_18
   (DOBDO,
    \cmp107_i_reg_312_reg[0] ,
    \p_0_0324493_lcssa516_i_fu_86_reg[6] ,
    ap_clk,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1,
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1,
    D,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    cmp107_i_reg_312,
    Q,
    cmp33_i_reg_307);
  output [7:0]DOBDO;
  output [7:0]\cmp107_i_reg_312_reg[0] ;
  output [8:0]\p_0_0324493_lcssa516_i_fu_86_reg[6] ;
  input ap_clk;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1;
  input grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1;
  input [11:0]D;
  input [11:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]ram_reg_2;
  input cmp107_i_reg_312;
  input [7:0]Q;
  input cmp33_i_reg_307;

  wire [11:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire \add_ln2416_1_reg_505[3]_i_2_n_3 ;
  wire \add_ln2416_1_reg_505[4]_i_2_n_3 ;
  wire \add_ln2416_1_reg_505[5]_i_2_n_3 ;
  wire \add_ln2416_1_reg_505[6]_i_2_n_3 ;
  wire \add_ln2416_1_reg_505[8]_i_2_n_3 ;
  wire ap_clk;
  wire cmp107_i_reg_312;
  wire [7:0]\cmp107_i_reg_312_reg[0] ;
  wire cmp33_i_reg_307;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1;
  wire grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld;
  wire [8:0]\p_0_0324493_lcssa516_i_fu_86_reg[6] ;
  wire [11:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [0:0]ram_reg_2;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[0]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[0]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[0]),
        .O(\cmp107_i_reg_312_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[1]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[1]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[1]),
        .O(\cmp107_i_reg_312_reg[0] [1]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[2]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[2]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[2]),
        .O(\cmp107_i_reg_312_reg[0] [2]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[3]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[3]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[3]),
        .O(\cmp107_i_reg_312_reg[0] [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[4]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[4]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[4]),
        .O(\cmp107_i_reg_312_reg[0] [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[5]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[5]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[5]),
        .O(\cmp107_i_reg_312_reg[0] [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[6]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[6]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[6]),
        .O(\cmp107_i_reg_312_reg[0] [6]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \PixBufVal_reg_500[7]_i_1 
       (.I0(cmp107_i_reg_312),
        .I1(Q[7]),
        .I2(cmp33_i_reg_307),
        .I3(DOBDO[7]),
        .O(\cmp107_i_reg_312_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln2416_1_reg_505[0]_i_1 
       (.I0(Q[0]),
        .I1(cmp33_i_reg_307),
        .I2(DOBDO[0]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [0]));
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln2416_1_reg_505[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(cmp33_i_reg_307),
        .I2(Q[1]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln2416_1_reg_505[2]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[1]),
        .I2(DOBDO[2]),
        .I3(cmp33_i_reg_307),
        .I4(Q[2]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [2]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2416_1_reg_505[3]_i_1 
       (.I0(Q[2]),
        .I1(DOBDO[2]),
        .I2(\add_ln2416_1_reg_505[3]_i_2_n_3 ),
        .I3(DOBDO[3]),
        .I4(cmp33_i_reg_307),
        .I5(Q[3]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln2416_1_reg_505[3]_i_2 
       (.I0(Q[1]),
        .I1(cmp33_i_reg_307),
        .I2(DOBDO[1]),
        .O(\add_ln2416_1_reg_505[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2416_1_reg_505[4]_i_1 
       (.I0(Q[3]),
        .I1(DOBDO[3]),
        .I2(\add_ln2416_1_reg_505[4]_i_2_n_3 ),
        .I3(DOBDO[4]),
        .I4(cmp33_i_reg_307),
        .I5(Q[4]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln2416_1_reg_505[4]_i_2 
       (.I0(DOBDO[1]),
        .I1(Q[1]),
        .I2(DOBDO[2]),
        .I3(cmp33_i_reg_307),
        .I4(Q[2]),
        .O(\add_ln2416_1_reg_505[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2416_1_reg_505[5]_i_1 
       (.I0(Q[4]),
        .I1(DOBDO[4]),
        .I2(\add_ln2416_1_reg_505[5]_i_2_n_3 ),
        .I3(DOBDO[5]),
        .I4(cmp33_i_reg_307),
        .I5(Q[5]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [5]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2416_1_reg_505[5]_i_2 
       (.I0(Q[2]),
        .I1(DOBDO[2]),
        .I2(\add_ln2416_1_reg_505[3]_i_2_n_3 ),
        .I3(DOBDO[3]),
        .I4(cmp33_i_reg_307),
        .I5(Q[3]),
        .O(\add_ln2416_1_reg_505[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2416_1_reg_505[6]_i_1 
       (.I0(Q[5]),
        .I1(DOBDO[5]),
        .I2(\add_ln2416_1_reg_505[6]_i_2_n_3 ),
        .I3(DOBDO[6]),
        .I4(cmp33_i_reg_307),
        .I5(Q[6]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [6]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2416_1_reg_505[6]_i_2 
       (.I0(Q[3]),
        .I1(DOBDO[3]),
        .I2(\add_ln2416_1_reg_505[4]_i_2_n_3 ),
        .I3(DOBDO[4]),
        .I4(cmp33_i_reg_307),
        .I5(Q[4]),
        .O(\add_ln2416_1_reg_505[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln2416_1_reg_505[7]_i_1 
       (.I0(Q[6]),
        .I1(DOBDO[6]),
        .I2(\add_ln2416_1_reg_505[8]_i_2_n_3 ),
        .I3(DOBDO[7]),
        .I4(cmp33_i_reg_307),
        .I5(Q[7]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [7]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2416_1_reg_505[8]_i_1 
       (.I0(Q[6]),
        .I1(DOBDO[6]),
        .I2(\add_ln2416_1_reg_505[8]_i_2_n_3 ),
        .I3(DOBDO[7]),
        .I4(cmp33_i_reg_307),
        .I5(Q[7]),
        .O(\p_0_0324493_lcssa516_i_fu_86_reg[6] [8]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \add_ln2416_1_reg_505[8]_i_2 
       (.I0(Q[4]),
        .I1(DOBDO[4]),
        .I2(\add_ln2416_1_reg_505[5]_i_2_n_3 ),
        .I3(DOBDO[5]),
        .I4(cmp33_i_reg_307),
        .I5(Q[5]),
        .O(\add_ln2416_1_reg_505[8]_i_2_n_3 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/linebuf_c_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_pix_0_0_0_0_0_load484_i_out_o_ap_vld),
        .ENBWREN(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(grp_v_vcresampler_core_Pipeline_VITIS_LOOP_2275_2_fu_138_linebuf_c_1_ce1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({ram_reg_2,ram_reg_2,ram_reg_2,ram_reg_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_tpg_0_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
   (DOADO,
    ap_clk,
    ram_reg_0,
    WEA,
    D,
    Q);
  output [7:0]DOADO;
  input ap_clk;
  input [0:0]ram_reg_0;
  input [0:0]WEA;
  input [11:0]D;
  input [7:0]Q;

  wire [11:0]D;
  wire [7:0]DOADO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [0:0]ram_reg_0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/linebuf_y_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,D,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:8],DOADO}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(WEA),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
