vendor_name = ModelSim
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/main.bdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/sim_street_de10.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/sim_street_image.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/street_de10.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/street_image.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/spiral_image.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/test.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/tmp.bdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/Waveform.vwf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem0.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem0.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_4_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_8_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_24_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_10_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/REGISTER_9_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/test_de10.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/COUNTER_2_HEXA.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/ADDER_1_BIT.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/ADDER_4_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/ADDER_8_BITS.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/Timing_Reference_25MHz.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/tmp_2.bdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/test_image.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem1.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem1.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem2.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem2.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem3.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem3.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem4.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem4.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem5.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem5.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem6.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem6.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem7.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem7.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem8.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem8.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem9.qip
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/mem9.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/MUX_240to24.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/COUNTER_1_DIGIT.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/COUNTER_1_HEXA.vhd
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/Waveform1.vwf
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/db/altsyncram_1fq3.tdf
source_file = 1, E:/Users/jhony/Documents/Jhony/Universidade/UTFPR/2024.1/Circuitos Digitais/Projeto Final/hex/0.hex
design_name = hard_block
design_name = tmp_2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, tmp_2, 1
instance = comp, \C[3]~output\, C[3]~output, tmp_2, 1
instance = comp, \C[2]~output\, C[2]~output, tmp_2, 1
instance = comp, \C[1]~output\, C[1]~output, tmp_2, 1
instance = comp, \C[0]~output\, C[0]~output, tmp_2, 1
instance = comp, \Q[23]~output\, Q[23]~output, tmp_2, 1
instance = comp, \Q[22]~output\, Q[22]~output, tmp_2, 1
instance = comp, \Q[21]~output\, Q[21]~output, tmp_2, 1
instance = comp, \Q[20]~output\, Q[20]~output, tmp_2, 1
instance = comp, \Q[19]~output\, Q[19]~output, tmp_2, 1
instance = comp, \Q[18]~output\, Q[18]~output, tmp_2, 1
instance = comp, \Q[17]~output\, Q[17]~output, tmp_2, 1
instance = comp, \Q[16]~output\, Q[16]~output, tmp_2, 1
instance = comp, \Q[15]~output\, Q[15]~output, tmp_2, 1
instance = comp, \Q[14]~output\, Q[14]~output, tmp_2, 1
instance = comp, \Q[13]~output\, Q[13]~output, tmp_2, 1
instance = comp, \Q[12]~output\, Q[12]~output, tmp_2, 1
instance = comp, \Q[11]~output\, Q[11]~output, tmp_2, 1
instance = comp, \Q[10]~output\, Q[10]~output, tmp_2, 1
instance = comp, \Q[9]~output\, Q[9]~output, tmp_2, 1
instance = comp, \Q[8]~output\, Q[8]~output, tmp_2, 1
instance = comp, \Q[7]~output\, Q[7]~output, tmp_2, 1
instance = comp, \Q[6]~output\, Q[6]~output, tmp_2, 1
instance = comp, \Q[5]~output\, Q[5]~output, tmp_2, 1
instance = comp, \Q[4]~output\, Q[4]~output, tmp_2, 1
instance = comp, \Q[3]~output\, Q[3]~output, tmp_2, 1
instance = comp, \Q[2]~output\, Q[2]~output, tmp_2, 1
instance = comp, \Q[1]~output\, Q[1]~output, tmp_2, 1
instance = comp, \Q[0]~output\, Q[0]~output, tmp_2, 1
instance = comp, \CLK~input\, CLK~input, tmp_2, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, tmp_2, 1
instance = comp, \StStop~input\, StStop~input, tmp_2, 1
instance = comp, \inst6|count[0]~4\, inst6|count[0]~4, tmp_2, 1
instance = comp, \inst6|count[0]\, inst6|count[0], tmp_2, 1
instance = comp, \inst6|count[1]~3\, inst6|count[1]~3, tmp_2, 1
instance = comp, \inst6|count[1]\, inst6|count[1], tmp_2, 1
instance = comp, \inst6|count[2]~2\, inst6|count[2]~2, tmp_2, 1
instance = comp, \inst6|count[2]\, inst6|count[2], tmp_2, 1
instance = comp, \inst6|count[3]~0\, inst6|count[3]~0, tmp_2, 1
instance = comp, \inst6|count[3]~1\, inst6|count[3]~1, tmp_2, 1
instance = comp, \inst6|count[3]\, inst6|count[3], tmp_2, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0\, inst|altsyncram_component|auto_generated|ram_block1a0, tmp_2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, tmp_2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, tmp_2, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, tmp_2, 1
