# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lecture 4 flip flop task 1.srcs/sources_1/new/Task1.vhd" \
"../../../../Lecture 4 flip flop task 1.srcs/sim_1/new/Tb_task1_single_delay.vhd" \

# Do not sort compile order
nosort
