// Seed: 818851567
module module_0;
  static logic [1 : 1] id_1;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input wand id_9,
    output tri1 id_10,
    output wire id_11,
    output supply0 id_12,
    input tri0 id_13,
    output supply1 id_14,
    input uwire id_15,
    input tri1 id_16,
    input tri id_17,
    output tri0 id_18,
    input tri id_19
);
  module_0 modCall_1 ();
  wire id_21;
endmodule
