

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_337_3_proc'
================================================================
* Date:           Fri Mar 28 16:44:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.799 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        9|        9|  45.000 ns|  45.000 ns|    8|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_337_3_VITIS_LOOP_338_4  |        7|        7|         1|          1|          1|     8|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     577|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     203|    -|
|Register         |        -|     -|     142|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     142|     780|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln337_1_fu_439_p2             |         +|   0|  0|  10|           3|           1|
    |add_ln337_fu_630_p2               |         +|   0|  0|  10|           3|           1|
    |group_fu_618_p2                   |         +|   0|  0|   9|           2|           1|
    |icmp_ln337_fu_636_p2              |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln338_fu_624_p2              |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln351_fu_433_p2              |      icmp|   0|  0|   9|           2|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ch_fu_421_p3                      |    select|   0|  0|   3|           1|           3|
    |select_ln337_fu_413_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln351_10_fu_499_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln351_11_fu_508_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln351_12_fu_445_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln351_13_fu_454_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln351_14_fu_463_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln351_15_fu_472_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln351_1_fu_562_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_2_fu_571_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_3_fu_580_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_4_fu_517_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_5_fu_526_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_6_fu_535_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_7_fu_544_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_8_fu_481_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_9_fu_490_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln351_fu_553_p3            |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 577|          34|         526|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |add_ln3377_fu_116                      |   9|          2|    3|          6|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_phi_mux_empty_49_phi_fu_345_p8      |  26|          5|   32|        160|
    |ap_phi_mux_empty_50_phi_fu_358_p8      |  26|          5|   32|        160|
    |ap_phi_mux_empty_51_phi_fu_371_p8      |  26|          5|   32|        160|
    |ap_phi_mux_empty_phi_fu_332_p8         |  26|          5|   32|        160|
    |ap_phi_mux_icmp_ln3386_phi_fu_322_p4   |   9|          2|    1|          2|
    |ap_sig_allocacmp_add_ln3377_load       |   9|          2|    3|          6|
    |ap_sig_allocacmp_ch3_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_group4_load           |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten2_load  |   9|          2|    3|          6|
    |ch3_fu_108                             |   9|          2|    3|          6|
    |group4_fu_112                          |   9|          2|    2|          4|
    |indvar_flatten2_fu_104                 |   9|          2|    3|          6|
    |out_r                                  |   9|          2|  128|        256|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 203|         42|  280|        944|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |add_ln3377_fu_116       |    3|   0|    3|          0|
    |ap_CS_fsm               |    1|   0|    1|          0|
    |ap_done_reg             |    1|   0|    1|          0|
    |ch3_fu_108              |    3|   0|    3|          0|
    |group4_fu_112           |    2|   0|    2|          0|
    |icmp_ln3386_reg_319     |    1|   0|    1|          0|
    |indvar_flatten2_fu_104  |    3|   0|    3|          0|
    |out_r_preg              |  128|   0|  128|          0|
    +------------------------+-----+----+-----+-----------+
    |Total                   |  142|   0|  142|          0|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------+-----+-----+------------+----------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_337_3_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_337_3_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_337_3_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_337_3_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_337_3_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_337_3_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_337_3_proc|  return value|
|p_read        |   in|   32|     ap_none|                      p_read|        scalar|
|p_read1       |   in|   32|     ap_none|                     p_read1|        scalar|
|p_read2       |   in|   32|     ap_none|                     p_read2|        scalar|
|p_read3       |   in|   32|     ap_none|                     p_read3|        scalar|
|p_read4       |   in|   32|     ap_none|                     p_read4|        scalar|
|p_read5       |   in|   32|     ap_none|                     p_read5|        scalar|
|p_read6       |   in|   32|     ap_none|                     p_read6|        scalar|
|p_read7       |   in|   32|     ap_none|                     p_read7|        scalar|
|p_read8       |   in|   32|     ap_none|                     p_read8|        scalar|
|p_read9       |   in|   32|     ap_none|                     p_read9|        scalar|
|p_read10      |   in|   32|     ap_none|                    p_read10|        scalar|
|p_read11      |   in|   32|     ap_none|                    p_read11|        scalar|
|p_read12      |   in|   32|     ap_none|                    p_read12|        scalar|
|p_read13      |   in|   32|     ap_none|                    p_read13|        scalar|
|p_read14      |   in|   32|     ap_none|                    p_read14|        scalar|
|p_read15      |   in|   32|     ap_none|                    p_read15|        scalar|
|p_read16      |   in|   32|     ap_none|                    p_read16|        scalar|
|p_read17      |   in|   32|     ap_none|                    p_read17|        scalar|
|p_read18      |   in|   32|     ap_none|                    p_read18|        scalar|
|p_read19      |   in|   32|     ap_none|                    p_read19|        scalar|
|p_read20      |   in|   32|     ap_none|                    p_read20|        scalar|
|p_read21      |   in|   32|     ap_none|                    p_read21|        scalar|
|p_read22      |   in|   32|     ap_none|                    p_read22|        scalar|
|p_read23      |   in|   32|     ap_none|                    p_read23|        scalar|
|p_read24      |   in|   32|     ap_none|                    p_read24|        scalar|
|p_read25      |   in|   32|     ap_none|                    p_read25|        scalar|
|p_read26      |   in|   32|     ap_none|                    p_read26|        scalar|
|p_read27      |   in|   32|     ap_none|                    p_read27|        scalar|
|p_read28      |   in|   32|     ap_none|                    p_read28|        scalar|
|p_read29      |   in|   32|     ap_none|                    p_read29|        scalar|
|p_read30      |   in|   32|     ap_none|                    p_read30|        scalar|
|p_read31      |   in|   32|     ap_none|                    p_read31|        scalar|
|out_r         |  out|  128|      ap_vld|                       out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|                       out_r|       pointer|
+--------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ch3 = alloca i32 1"   --->   Operation 5 'alloca' 'ch3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%group4 = alloca i32 1"   --->   Operation 6 'alloca' 'group4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln3377 = alloca i32 1"   --->   Operation 7 'alloca' 'add_ln3377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.82ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read31"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.82ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27"   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26"   --->   Operation 13 'read' 'p_read_7' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.82ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 14 'read' 'p_read_8' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24"   --->   Operation 15 'read' 'p_read_9' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23"   --->   Operation 16 'read' 'p_read_10' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22"   --->   Operation 17 'read' 'p_read_11' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.82ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21"   --->   Operation 18 'read' 'p_read_12' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20"   --->   Operation 19 'read' 'p_read_13' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.82ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19"   --->   Operation 20 'read' 'p_read_14' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18"   --->   Operation 21 'read' 'p_read_15' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17"   --->   Operation 22 'read' 'p_read_16' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16"   --->   Operation 23 'read' 'p_read_17' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15"   --->   Operation 24 'read' 'p_read_18' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 25 'read' 'p_read_19' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13"   --->   Operation 26 'read' 'p_read_20' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%p_read_21 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12"   --->   Operation 27 'read' 'p_read_21' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%p_read_22 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 28 'read' 'p_read_22' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 29 'read' 'p_read_23' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 30 'read' 'p_read_24' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%p_read_25 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 31 'read' 'p_read_25' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%p_read_26 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 32 'read' 'p_read_26' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%p_read_27 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 33 'read' 'p_read_27' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%p_read_28 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 34 'read' 'p_read_28' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%p_read_29 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 35 'read' 'p_read_29' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%p_read_30 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 36 'read' 'p_read_30' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (1.82ns)   --->   "%p_read_31 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 37 'read' 'p_read_31' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%p_read_32 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 38 'read' 'p_read_32' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%p_read32 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 39 'read' 'p_read32' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 1, i3 %add_ln3377"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %group4"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ch3"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten2"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc87.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%icmp_ln3386 = phi i1 0, void %entry, i1 %icmp_ln338, void %new.latch." [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 45 'phi' 'icmp_ln3386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i3 %indvar_flatten2" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 46 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ch3_load = load i3 %ch3" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 47 'load' 'ch3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%group4_load = load i2 %group4" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 48 'load' 'group4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_ln3377_load = load i3 %add_ln3377" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 49 'load' 'add_ln3377_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_337_3_VITIS_LOOP_338_4_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.17ns)   --->   "%select_ln337 = select i1 %icmp_ln3386, i2 0, i2 %group4_load" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 52 'select' 'select_ln337' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.20ns)   --->   "%ch = select i1 %icmp_ln3386, i3 %add_ln3377_load, i3 %ch3_load" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 53 'select' 'ch' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_52 = trunc i3 %ch" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 54 'trunc' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.54ns)   --->   "%icmp_ln351 = icmp_eq  i2 %select_ln337, i2 1" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 55 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln339 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:339->src/awq_macro.cpp:337]   --->   Operation 56 'specpipeline' 'specpipeline_ln339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%add_ln337_1 = add i3 %indvar_flatten2_load, i3 1" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 57 'add' 'add_ln337_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.54ns)   --->   "%switch_ln344 = switch i2 %empty_52, void, i2 3, void, i2 1, void, i2 2, void" [src/awq_macro.cpp:344->src/awq_macro.cpp:337]   --->   Operation 58 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 59 [1/1] (0.44ns)   --->   "%select_ln351_12 = select i1 %icmp_ln351, i32 %p_read_24, i32 %p_read_25" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 59 'select' 'select_ln351_12' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.44ns)   --->   "%select_ln351_13 = select i1 %icmp_ln351, i32 %p_read_22, i32 %p_read_23" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 60 'select' 'select_ln351_13' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.44ns)   --->   "%select_ln351_14 = select i1 %icmp_ln351, i32 %p_read_20, i32 %p_read_21" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 61 'select' 'select_ln351_14' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.44ns)   --->   "%select_ln351_15 = select i1 %icmp_ln351, i32 %p_read_18, i32 %p_read_19" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 62 'select' 'select_ln351_15' <Predicate = (empty_52 == 2)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 63 'br' 'br_ln351' <Predicate = (empty_52 == 2)> <Delay = 0.52>
ST_1 : Operation 64 [1/1] (0.44ns)   --->   "%select_ln351_8 = select i1 %icmp_ln351, i32 %p_read_16, i32 %p_read_17" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 64 'select' 'select_ln351_8' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.44ns)   --->   "%select_ln351_9 = select i1 %icmp_ln351, i32 %p_read_14, i32 %p_read_15" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 65 'select' 'select_ln351_9' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.44ns)   --->   "%select_ln351_10 = select i1 %icmp_ln351, i32 %p_read_12, i32 %p_read_13" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 66 'select' 'select_ln351_10' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.44ns)   --->   "%select_ln351_11 = select i1 %icmp_ln351, i32 %p_read_10, i32 %p_read_11" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 67 'select' 'select_ln351_11' <Predicate = (empty_52 == 1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 68 'br' 'br_ln351' <Predicate = (empty_52 == 1)> <Delay = 0.52>
ST_1 : Operation 69 [1/1] (0.44ns)   --->   "%select_ln351_4 = select i1 %icmp_ln351, i32 %p_read_32, i32 %p_read32" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 69 'select' 'select_ln351_4' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.44ns)   --->   "%select_ln351_5 = select i1 %icmp_ln351, i32 %p_read_30, i32 %p_read_31" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 70 'select' 'select_ln351_5' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.44ns)   --->   "%select_ln351_6 = select i1 %icmp_ln351, i32 %p_read_28, i32 %p_read_29" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 71 'select' 'select_ln351_6' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.44ns)   --->   "%select_ln351_7 = select i1 %icmp_ln351, i32 %p_read_26, i32 %p_read_27" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 72 'select' 'select_ln351_7' <Predicate = (empty_52 == 3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 73 'br' 'br_ln351' <Predicate = (empty_52 == 3)> <Delay = 0.52>
ST_1 : Operation 74 [1/1] (0.44ns)   --->   "%select_ln351 = select i1 %icmp_ln351, i32 %p_read_8, i32 %p_read_9" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 74 'select' 'select_ln351' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.44ns)   --->   "%select_ln351_1 = select i1 %icmp_ln351, i32 %p_read_6, i32 %p_read_7" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 75 'select' 'select_ln351_1' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.44ns)   --->   "%select_ln351_2 = select i1 %icmp_ln351, i32 %p_read_4, i32 %p_read_5" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 76 'select' 'select_ln351_2' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.44ns)   --->   "%select_ln351_3 = select i1 %icmp_ln351, i32 %p_read_2, i32 %p_read_3" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 77 'select' 'select_ln351_3' <Predicate = (empty_52 == 0)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.52ns)   --->   "%br_ln351 = br void %new.latch." [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 78 'br' 'br_ln351' <Predicate = (empty_52 == 0)> <Delay = 0.52>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty = phi i32 %select_ln351_6, void, i32 %select_ln351_14, void, i32 %select_ln351_10, void, i32 %select_ln351_2, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 79 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 %select_ln351_4, void, i32 %select_ln351_12, void, i32 %select_ln351_8, void, i32 %select_ln351, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 80 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_50 = phi i32 %select_ln351_5, void, i32 %select_ln351_13, void, i32 %select_ln351_9, void, i32 %select_ln351_1, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 81 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty_51 = phi i32 %select_ln351_7, void, i32 %select_ln351_15, void, i32 %select_ln351_11, void, i32 %select_ln351_3, void" [src/awq_macro.cpp:351->src/awq_macro.cpp:337]   --->   Operation 82 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln353 = bitcast i32 %empty_49" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 83 'bitcast' 'bitcast_ln353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln353_1 = bitcast i32 %empty_50" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 84 'bitcast' 'bitcast_ln353_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln353_2 = bitcast i32 %empty" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 85 'bitcast' 'bitcast_ln353_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln353_3 = bitcast i32 %empty_51" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 86 'bitcast' 'bitcast_ln353_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln353_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln353_3, i32 %bitcast_ln353_2, i32 %bitcast_ln353_1, i32 %bitcast_ln353" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 87 'bitconcatenate' 'or_ln353_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.54ns)   --->   "%group = add i2 %select_ln337, i2 1" [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 88 'add' 'group' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.54ns)   --->   "%icmp_ln338 = icmp_eq  i2 %group, i2 2" [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 89 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.67ns)   --->   "%add_ln337 = add i3 %ch, i3 1" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 90 'add' 'add_ln337' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%icmp_ln337 = icmp_eq  i3 %indvar_flatten2_load, i3 7" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 91 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln337 = store i3 %add_ln337, i3 %add_ln3377" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 92 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln338 = store i2 %group, i2 %group4" [src/awq_macro.cpp:338->src/awq_macro.cpp:337]   --->   Operation 93 'store' 'store_ln338' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln337 = store i3 %ch, i3 %ch3" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 94 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln337 = store i3 %add_ln337_1, i3 %indvar_flatten2" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 95 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %for.inc87.i, void %Loop_VITIS_LOOP_337_3_proc.exit" [src/awq_macro.cpp:337->src/awq_macro.cpp:337]   --->   Operation 96 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln353 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %out_r, i128 %or_ln353_8" [src/awq_macro.cpp:353->src/awq_macro.cpp:337]   --->   Operation 97 'write' 'write_ln353' <Predicate = (icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%ret_ln337 = ret" [src/awq_macro.cpp:337]   --->   Operation 98 'ret' 'ret_ln337' <Predicate = (icmp_ln337)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten2       (alloca           ) [ 01]
ch3                   (alloca           ) [ 01]
group4                (alloca           ) [ 01]
add_ln3377            (alloca           ) [ 01]
p_read_2              (read             ) [ 00]
p_read_3              (read             ) [ 00]
p_read_4              (read             ) [ 00]
p_read_5              (read             ) [ 00]
p_read_6              (read             ) [ 00]
p_read_7              (read             ) [ 00]
p_read_8              (read             ) [ 00]
p_read_9              (read             ) [ 00]
p_read_10             (read             ) [ 00]
p_read_11             (read             ) [ 00]
p_read_12             (read             ) [ 00]
p_read_13             (read             ) [ 00]
p_read_14             (read             ) [ 00]
p_read_15             (read             ) [ 00]
p_read_16             (read             ) [ 00]
p_read_17             (read             ) [ 00]
p_read_18             (read             ) [ 00]
p_read_19             (read             ) [ 00]
p_read_20             (read             ) [ 00]
p_read_21             (read             ) [ 00]
p_read_22             (read             ) [ 00]
p_read_23             (read             ) [ 00]
p_read_24             (read             ) [ 00]
p_read_25             (read             ) [ 00]
p_read_26             (read             ) [ 00]
p_read_27             (read             ) [ 00]
p_read_28             (read             ) [ 00]
p_read_29             (read             ) [ 00]
p_read_30             (read             ) [ 00]
p_read_31             (read             ) [ 00]
p_read_32             (read             ) [ 00]
p_read32              (read             ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
icmp_ln3386           (phi              ) [ 01]
indvar_flatten2_load  (load             ) [ 00]
ch3_load              (load             ) [ 00]
group4_load           (load             ) [ 00]
add_ln3377_load       (load             ) [ 00]
specloopname_ln0      (specloopname     ) [ 00]
speclooptripcount_ln0 (speclooptripcount) [ 00]
select_ln337          (select           ) [ 00]
ch                    (select           ) [ 00]
empty_52              (trunc            ) [ 01]
icmp_ln351            (icmp             ) [ 00]
specpipeline_ln339    (specpipeline     ) [ 00]
add_ln337_1           (add              ) [ 00]
switch_ln344          (switch           ) [ 00]
select_ln351_12       (select           ) [ 00]
select_ln351_13       (select           ) [ 00]
select_ln351_14       (select           ) [ 00]
select_ln351_15       (select           ) [ 00]
br_ln351              (br               ) [ 00]
select_ln351_8        (select           ) [ 00]
select_ln351_9        (select           ) [ 00]
select_ln351_10       (select           ) [ 00]
select_ln351_11       (select           ) [ 00]
br_ln351              (br               ) [ 00]
select_ln351_4        (select           ) [ 00]
select_ln351_5        (select           ) [ 00]
select_ln351_6        (select           ) [ 00]
select_ln351_7        (select           ) [ 00]
br_ln351              (br               ) [ 00]
select_ln351          (select           ) [ 00]
select_ln351_1        (select           ) [ 00]
select_ln351_2        (select           ) [ 00]
select_ln351_3        (select           ) [ 00]
br_ln351              (br               ) [ 00]
empty                 (phi              ) [ 00]
empty_49              (phi              ) [ 00]
empty_50              (phi              ) [ 00]
empty_51              (phi              ) [ 00]
bitcast_ln353         (bitcast          ) [ 00]
bitcast_ln353_1       (bitcast          ) [ 00]
bitcast_ln353_2       (bitcast          ) [ 00]
bitcast_ln353_3       (bitcast          ) [ 00]
or_ln353_8            (bitconcatenate   ) [ 00]
group                 (add              ) [ 00]
icmp_ln338            (icmp             ) [ 01]
add_ln337             (add              ) [ 00]
icmp_ln337            (icmp             ) [ 01]
store_ln337           (store            ) [ 00]
store_ln338           (store            ) [ 00]
store_ln337           (store            ) [ 00]
store_ln337           (store            ) [ 00]
br_ln337              (br               ) [ 01]
write_ln353           (write            ) [ 00]
ret_ln337             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_read22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_read23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_read26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_read27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_read28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_read29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_read30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_read31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="out_r">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_337_3_VITIS_LOOP_338_4_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ch3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ch3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="group4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="group4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln3377_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln3377/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_2_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_3_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_4_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_5_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_6_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_7_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_8_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_9_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read_10_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read_11_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read_12_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_13_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read_14_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read_15_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_16_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_read_17_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_read_18_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_read_19_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_read_20_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_read_21_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_read_22_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_read_23_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_read_24_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_read_25_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_read_26_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_read_27_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_read_28_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_28/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_read_29_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_29/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_read_30_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_30/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_read_31_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_31/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_read_32_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_32/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_read32_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read32/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="write_ln353_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="128" slack="0"/>
<pin id="315" dir="0" index="2" bw="128" slack="0"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln353/1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln3386_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3386 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln3386_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln3386/1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="empty_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="32" slack="0"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="32" slack="0"/>
<pin id="340" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="empty_49_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_49 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="empty_49_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="4" bw="32" slack="0"/>
<pin id="351" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="6" bw="32" slack="0"/>
<pin id="353" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_49/1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="empty_50_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_50 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_50_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="4" bw="32" slack="0"/>
<pin id="364" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="6" bw="32" slack="0"/>
<pin id="366" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="empty_51_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="370" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_51 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_51_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="4" bw="32" slack="0"/>
<pin id="377" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="6" bw="32" slack="0"/>
<pin id="379" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_51/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln0_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln0_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln0_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln0_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="indvar_flatten2_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2_load/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="ch3_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ch3_load/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="group4_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="group4_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln3377_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln3377_load/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln337_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="0" index="2" bw="2" slack="0"/>
<pin id="417" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln337/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ch_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="0" index="2" bw="3" slack="0"/>
<pin id="425" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="empty_52_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_52/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln351_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln351/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln337_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337_1/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln351_12_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="32" slack="0"/>
<pin id="449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_12/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln351_13_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_13/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln351_14_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_14/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln351_15_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="0" index="2" bw="32" slack="0"/>
<pin id="476" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_15/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln351_8_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_8/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln351_9_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_9/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln351_10_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_10/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln351_11_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_11/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln351_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="32" slack="0"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_4/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln351_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_5/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln351_6_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_6/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln351_7_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="32" slack="0"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_7/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln351_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln351_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_1/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln351_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_2/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln351_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="0"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln351_3/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="bitcast_ln353_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln353/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="bitcast_ln353_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln353_1/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln353_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln353_2/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="bitcast_ln353_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln353_3/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln353_8_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="128" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="32" slack="0"/>
<pin id="609" dir="0" index="3" bw="32" slack="0"/>
<pin id="610" dir="0" index="4" bw="32" slack="0"/>
<pin id="611" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln353_8/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="group_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="group/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln338_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln337_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="3" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln337_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="0" index="1" bw="3" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln337_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="0" index="1" bw="3" slack="0"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="store_ln338_store_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln338/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln337_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="0" index="1" bw="3" slack="0"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln337_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="0"/>
<pin id="659" dir="0" index="1" bw="3" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln337/1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="indvar_flatten2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="0"/>
<pin id="664" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2 "/>
</bind>
</comp>

<comp id="669" class="1005" name="ch3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="0"/>
<pin id="671" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch3 "/>
</bind>
</comp>

<comp id="676" class="1005" name="group4_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="group4 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln3377_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="0"/>
<pin id="685" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln3377 "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln338_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="62" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="102" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="418"><net_src comp="322" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="407" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="322" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="410" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="404" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="413" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="86" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="401" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="70" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="433" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="252" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="258" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="445" pin="3"/><net_sink comp="345" pin=2"/></net>

<net id="459"><net_src comp="433" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="240" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="246" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="454" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="468"><net_src comp="433" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="228" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="234" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="463" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="477"><net_src comp="433" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="216" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="222" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="486"><net_src comp="433" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="204" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="210" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="345" pin=4"/></net>

<net id="495"><net_src comp="433" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="192" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="198" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="498"><net_src comp="490" pin="3"/><net_sink comp="358" pin=4"/></net>

<net id="504"><net_src comp="433" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="180" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="186" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="332" pin=4"/></net>

<net id="513"><net_src comp="433" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="168" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="174" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="508" pin="3"/><net_sink comp="371" pin=4"/></net>

<net id="522"><net_src comp="433" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="300" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="306" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="525"><net_src comp="517" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="531"><net_src comp="433" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="288" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="294" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="526" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="540"><net_src comp="433" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="276" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="282" pin="2"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="549"><net_src comp="433" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="264" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="270" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="544" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="558"><net_src comp="433" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="156" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="162" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="561"><net_src comp="553" pin="3"/><net_sink comp="345" pin=6"/></net>

<net id="567"><net_src comp="433" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="144" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="150" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="570"><net_src comp="562" pin="3"/><net_sink comp="358" pin=6"/></net>

<net id="576"><net_src comp="433" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="132" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="138" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="571" pin="3"/><net_sink comp="332" pin=6"/></net>

<net id="585"><net_src comp="433" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="120" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="126" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="580" pin="3"/><net_sink comp="371" pin=6"/></net>

<net id="592"><net_src comp="345" pin="8"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="358" pin="8"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="332" pin="8"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="371" pin="8"/><net_sink comp="601" pin=0"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="597" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="615"><net_src comp="593" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="616"><net_src comp="589" pin="1"/><net_sink comp="605" pin=4"/></net>

<net id="617"><net_src comp="605" pin="5"/><net_sink comp="312" pin=2"/></net>

<net id="622"><net_src comp="413" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="96" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="421" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="401" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="100" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="630" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="618" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="421" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="439" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="104" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="672"><net_src comp="108" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="679"><net_src comp="112" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="686"><net_src comp="116" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="696"><net_src comp="624" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="322" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 }
 - Input state : 
	Port: Loop_VITIS_LOOP_337_3_proc : p_read | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read1 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read2 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read3 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read4 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read5 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read6 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read7 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read8 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read9 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read10 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read11 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read12 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read13 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read14 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read15 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read16 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read17 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read18 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read19 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read20 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read21 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read22 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read23 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read24 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read25 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read26 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read27 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read28 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read29 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read30 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : p_read31 | {1 }
	Port: Loop_VITIS_LOOP_337_3_proc : out_r | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln3386 : 1
		indvar_flatten2_load : 1
		ch3_load : 1
		group4_load : 1
		add_ln3377_load : 1
		select_ln337 : 2
		ch : 2
		empty_52 : 3
		icmp_ln351 : 3
		add_ln337_1 : 2
		switch_ln344 : 4
		select_ln351_12 : 4
		select_ln351_13 : 4
		select_ln351_14 : 4
		select_ln351_15 : 4
		select_ln351_8 : 4
		select_ln351_9 : 4
		select_ln351_10 : 4
		select_ln351_11 : 4
		select_ln351_4 : 4
		select_ln351_5 : 4
		select_ln351_6 : 4
		select_ln351_7 : 4
		select_ln351 : 4
		select_ln351_1 : 4
		select_ln351_2 : 4
		select_ln351_3 : 4
		empty : 5
		empty_49 : 5
		empty_50 : 5
		empty_51 : 5
		bitcast_ln353 : 6
		bitcast_ln353_1 : 6
		bitcast_ln353_2 : 6
		bitcast_ln353_3 : 6
		or_ln353_8 : 7
		group : 3
		icmp_ln338 : 4
		add_ln337 : 3
		icmp_ln337 : 2
		store_ln337 : 4
		store_ln338 : 4
		store_ln337 : 3
		store_ln337 : 3
		br_ln337 : 3
		write_ln353 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    select_ln337_fu_413   |    0    |    2    |
|          |         ch_fu_421        |    0    |    3    |
|          |  select_ln351_12_fu_445  |    0    |    32   |
|          |  select_ln351_13_fu_454  |    0    |    32   |
|          |  select_ln351_14_fu_463  |    0    |    32   |
|          |  select_ln351_15_fu_472  |    0    |    32   |
|          |   select_ln351_8_fu_481  |    0    |    32   |
|          |   select_ln351_9_fu_490  |    0    |    32   |
|  select  |  select_ln351_10_fu_499  |    0    |    32   |
|          |  select_ln351_11_fu_508  |    0    |    32   |
|          |   select_ln351_4_fu_517  |    0    |    32   |
|          |   select_ln351_5_fu_526  |    0    |    32   |
|          |   select_ln351_6_fu_535  |    0    |    32   |
|          |   select_ln351_7_fu_544  |    0    |    32   |
|          |    select_ln351_fu_553   |    0    |    32   |
|          |   select_ln351_1_fu_562  |    0    |    32   |
|          |   select_ln351_2_fu_571  |    0    |    32   |
|          |   select_ln351_3_fu_580  |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |    add_ln337_1_fu_439    |    0    |    10   |
|    add   |       group_fu_618       |    0    |    9    |
|          |     add_ln337_fu_630     |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln351_fu_433    |    0    |    9    |
|   icmp   |     icmp_ln338_fu_624    |    0    |    9    |
|          |     icmp_ln337_fu_636    |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |   p_read_2_read_fu_120   |    0    |    0    |
|          |   p_read_3_read_fu_126   |    0    |    0    |
|          |   p_read_4_read_fu_132   |    0    |    0    |
|          |   p_read_5_read_fu_138   |    0    |    0    |
|          |   p_read_6_read_fu_144   |    0    |    0    |
|          |   p_read_7_read_fu_150   |    0    |    0    |
|          |   p_read_8_read_fu_156   |    0    |    0    |
|          |   p_read_9_read_fu_162   |    0    |    0    |
|          |   p_read_10_read_fu_168  |    0    |    0    |
|          |   p_read_11_read_fu_174  |    0    |    0    |
|          |   p_read_12_read_fu_180  |    0    |    0    |
|          |   p_read_13_read_fu_186  |    0    |    0    |
|          |   p_read_14_read_fu_192  |    0    |    0    |
|          |   p_read_15_read_fu_198  |    0    |    0    |
|          |   p_read_16_read_fu_204  |    0    |    0    |
|   read   |   p_read_17_read_fu_210  |    0    |    0    |
|          |   p_read_18_read_fu_216  |    0    |    0    |
|          |   p_read_19_read_fu_222  |    0    |    0    |
|          |   p_read_20_read_fu_228  |    0    |    0    |
|          |   p_read_21_read_fu_234  |    0    |    0    |
|          |   p_read_22_read_fu_240  |    0    |    0    |
|          |   p_read_23_read_fu_246  |    0    |    0    |
|          |   p_read_24_read_fu_252  |    0    |    0    |
|          |   p_read_25_read_fu_258  |    0    |    0    |
|          |   p_read_26_read_fu_264  |    0    |    0    |
|          |   p_read_27_read_fu_270  |    0    |    0    |
|          |   p_read_28_read_fu_276  |    0    |    0    |
|          |   p_read_29_read_fu_282  |    0    |    0    |
|          |   p_read_30_read_fu_288  |    0    |    0    |
|          |   p_read_31_read_fu_294  |    0    |    0    |
|          |   p_read_32_read_fu_300  |    0    |    0    |
|          |   p_read32_read_fu_306   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln353_write_fu_312 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |      empty_52_fu_429     |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     or_ln353_8_fu_605    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   574   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln3377_reg_683  |    3   |
|      ch3_reg_669      |    3   |
|    empty_49_reg_342   |   32   |
|    empty_50_reg_355   |   32   |
|    empty_51_reg_368   |   32   |
|     empty_reg_329     |   32   |
|     group4_reg_676    |    2   |
|  icmp_ln3386_reg_319  |    1   |
|   icmp_ln338_reg_693  |    1   |
|indvar_flatten2_reg_662|    3   |
+-----------------------+--------+
|         Total         |   141  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   574  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   141  |    -   |
+-----------+--------+--------+
|   Total   |   141  |   574  |
+-----------+--------+--------+
