****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 00:45:00 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1053     1.1053
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                                     0.1174                     0.0000     1.1053 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.2091   1.0000            1.3539 &   2.4592 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               1   1.4877 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_54060/A (NBUFFX2_HVT)
                                            0.0922   0.2091   1.0000   0.0669   0.0669 &   2.5261 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_54060/Y (NBUFFX2_HVT)
                                                     0.2828   1.0000            0.4268 &   2.9529 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_16 (net)
                               2   8.3793 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0136   0.2828   1.0000   0.0094   0.0098 &   2.9627 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.1042   1.0000            0.3286 &   3.2912 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   1.4818 
  I_SDRAM_TOP/I_SDRAM_IF/U874/A (NBUFFX2_LVT)
                                            0.0397   0.1042   1.0000   0.0290   0.0290 &   3.3202 r
  I_SDRAM_TOP/I_SDRAM_IF/U874/Y (NBUFFX2_LVT)        0.1064   1.0000            0.1308 &   3.4511 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  11.1415 
  sd_DQ_out[26] (out)                       0.0000   0.1064   1.0000   0.0000   0.0002 &   3.4513 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                        3.4513

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.4513
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6624


  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
               (internal path startpoint clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg
               (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_dlydt_32849/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2859     1.2859
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0755                     0.0000     1.2859 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                     0.0427   1.0000            0.2538 &   1.5397 f
  occ_int2/U_clk_control_i_0/fast_clk_enable (net)
                               1   1.4243 
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24290/A2 (AO21X1_LVT)
                                            0.0013   0.0427   1.0000   0.0009   0.0009 &   1.5406 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24290/Y (AO21X1_LVT)
                                                     0.0431   1.0000            0.1308 &   1.6713 f
  occ_int2/U_gf_mux_0/fast_gate (net)
                               1   0.9469 
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                            0.0000   0.0431   1.0000   0.0000   0.0000 &   1.6714 f
  data arrival time                                                                        1.6714

  clock SYS_2x_CLK (fall edge)                                                  1.2000     1.2000
  clock network delay (propagated)                                              0.4222     1.6222
  clock reconvergence pessimism                                                 0.0206     1.6428
  clock uncertainty                                                            -0.1000     1.5428
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)                                       1.5428 f
  clock gating setup time                                     1.0000           -0.1915     1.3513
  data required time                                                                       1.3513
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.3513
  data arrival time                                                                       -1.6714
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3201


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1052     1.1052
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                                     0.1172                     0.0000     1.1052 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.3339   1.0000            1.4473 &   2.5526 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   5.3342 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_RVT)
                                            0.0799   0.3339   1.0000   0.0533   0.0534 &   2.6060 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_RVT)       0.0909   1.0000            0.3431 &   2.9491 r
  I_SDRAM_TOP/I_SDRAM_IF/n11089 (net)
                               1   0.9383 
  I_SDRAM_TOP/I_SDRAM_IF/U878/A (NBUFFX2_LVT)
                                            0.0000   0.0909   1.0000   0.0000   0.0000 &   2.9491 r
  I_SDRAM_TOP/I_SDRAM_IF/U878/Y (NBUFFX2_LVT)        0.1194   1.0000            0.1348 &   3.0838 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  13.0654 
  sd_DQ_out[20] (out)                       0.0000   0.1194   1.0000   0.0000   0.0004 &   3.0843 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                        3.0843

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0843
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2954


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1052     1.1052
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                                     0.1174                     0.0000     1.1052 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.2961   1.0000            1.4237 &   2.5290 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   4.1887 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0715   0.2961   1.0000   0.0507   0.0507 &   2.5797 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.1117   1.0000            0.3406 &   2.9203 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   1.7851 
  I_SDRAM_TOP/I_SDRAM_IF/U802/A (NBUFFX2_LVT)
                                            0.0336   0.1117   1.0000   0.0242   0.0243 &   2.9445 r
  I_SDRAM_TOP/I_SDRAM_IF/U802/Y (NBUFFX2_LVT)        0.1093   1.0000            0.1347 &   3.0792 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1  11.4957 
  sd_DQ_out[10] (out)                       0.0000   0.1093   1.0000   0.0000   0.0003 &   3.0795 r
  sd_DQ_out[10] (net)          1 
  data arrival time                                                                        3.0795

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0795
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2906


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0865     1.0865
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                                     0.1047                     0.0000     1.0865 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.3606   1.0000            1.4550 &   2.5415 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   6.1466 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0596   0.3606   1.0000   0.0408   0.0410 &   2.5825 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.0980   1.0000            0.3616 &   2.9441 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   1.2313 
  I_SDRAM_TOP/I_SDRAM_IF/U839/A (NBUFFX2_LVT)
                                            0.0000   0.0980   1.0000   0.0000   0.0000 &   2.9441 r
  I_SDRAM_TOP/I_SDRAM_IF/U839/Y (NBUFFX2_LVT)        0.1108   1.0000            0.1317 &   3.0758 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  11.8066 
  sd_DQ_out[30] (out)                       0.0000   0.1108   1.0000   0.0000   0.0003 &   3.0761 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        3.0761

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0761
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2872


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1048     1.1048
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                                     0.1173                     0.0000     1.1048 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.2587   1.0000            1.3953 &   2.5001 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   3.0281 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0641   0.2587   1.0000   0.0451   0.0451 &   2.5452 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.1265   1.0000            0.3323 &   2.8775 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   2.3977 
  I_SDRAM_TOP/I_SDRAM_IF/U585/A (NBUFFX2_LVT)
                                            0.0252   0.1265   1.0000   0.0181   0.0182 &   2.8957 r
  I_SDRAM_TOP/I_SDRAM_IF/U585/Y (NBUFFX2_LVT)        0.1076   1.0000            0.1379 &   3.0335 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  11.1327 
  sd_DQ_out[2] (out)                        0.0000   0.1076   1.0000   0.0000   0.0002 &   3.0337 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                        3.0337

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0337
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2449


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1053     1.1053
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                                     0.1172                     0.0000     1.1053 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.2530   1.0000            1.3908 &   2.4961 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   2.8485 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_RVT)
                                            0.0889   0.2530   1.0000   0.0613   0.0613 &   2.5574 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_RVT)       0.1122   1.0000            0.3186 &   2.8760 r
  I_SDRAM_TOP/I_SDRAM_IF/n11085 (net)
                               1   1.7479 
  I_SDRAM_TOP/I_SDRAM_IF/U854/A (NBUFFX2_LVT)
                                            0.0054   0.1122   1.0000   0.0038   0.0038 &   2.8797 r
  I_SDRAM_TOP/I_SDRAM_IF/U854/Y (NBUFFX2_LVT)        0.1136   1.0000            0.1374 &   3.0171 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  12.0984 
  sd_DQ_out[16] (out)                       0.0000   0.1136   1.0000   0.0000   0.0004 &   3.0175 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                        3.0175

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0175
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2287


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1052     1.1052
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                                     0.1173                     0.0000     1.1052 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.2752   1.0000            1.4082 &   2.5134 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   3.5419 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_RVT)
                                            0.0447   0.2752   1.0000   0.0311   0.0311 &   2.5445 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_RVT)       0.1100   1.0000            0.3280 &   2.8726 r
  I_SDRAM_TOP/I_SDRAM_IF/n11088 (net)
                               1   1.6562 
  I_SDRAM_TOP/I_SDRAM_IF/U857/A (NBUFFX2_LVT)
                                            0.0099   0.1100   1.0000   0.0069   0.0069 &   2.8795 r
  I_SDRAM_TOP/I_SDRAM_IF/U857/Y (NBUFFX2_LVT)        0.1120   1.0000            0.1358 &   3.0153 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  11.8872 
  sd_DQ_out[8] (out)                        0.0000   0.1120   1.0000   0.0000   0.0003 &   3.0156 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                        3.0156

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2267


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1052     1.1052
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                                     0.1173                     0.0000     1.1052 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.2485   1.0000            1.3873 &   2.4925 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.7093 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_RVT)
                                            0.0430   0.2485   1.0000   0.0308   0.0308 &   2.5233 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_RVT)       0.1213   1.0000            0.3232 &   2.8466 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   2.1784 
  ZBUF_4_inst_54089/A (NBUFFX2_LVT)         0.0365   0.1213   1.0000   0.0264   0.0264 &   2.8729 r
  ZBUF_4_inst_54089/Y (NBUFFX2_LVT)                  0.1169   1.0000            0.1420 &   3.0149 r
  sd_DQ_out[3] (net)           1  12.4989 
  sd_DQ_out[3] (out)                        0.0000   0.1169   1.0000   0.0000   0.0004 &   3.0154 r
  data arrival time                                                                        3.0154

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0154
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2265


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1050     1.1050
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                                     0.1171                     0.0000     1.1050 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.2376   1.0000            1.3787 &   2.4837 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   2.3689 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_RVT)
                                            0.0565   0.2376   1.0000   0.0400   0.0400 &   2.5237 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_RVT)       0.1250   1.0000            0.3191 &   2.8428 r
  I_SDRAM_TOP/I_SDRAM_IF/n11078 (net)
                               1   2.3225 
  I_SDRAM_TOP/I_SDRAM_IF/U809/A (NBUFFX2_LVT)
                                            0.0438   0.1250   1.0000   0.0311   0.0312 &   2.8740 r
  I_SDRAM_TOP/I_SDRAM_IF/U809/Y (NBUFFX2_LVT)        0.1111   1.0000            0.1396 &   3.0135 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  11.6483 
  sd_DQ_out[0] (out)                        0.0000   0.1111   1.0000   0.0000   0.0003 &   3.0138 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                        3.0138

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0138
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2249


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1051     1.1051
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                                     0.1173                     0.0000     1.1051 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.2509   1.0000            1.3892 &   2.4943 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   2.7849 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_RVT)
                                            0.0791   0.2509   1.0000   0.0574   0.0574 &   2.5517 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_RVT)       0.1022   1.0000            0.3112 &   2.8629 r
  I_SDRAM_TOP/I_SDRAM_IF/n11091 (net)
                               1   1.4040 
  I_SDRAM_TOP/I_SDRAM_IF/U908/A (NBUFFX2_LVT)
                                            0.0162   0.1022   1.0000   0.0113   0.0113 &   2.8742 r
  I_SDRAM_TOP/I_SDRAM_IF/U908/Y (NBUFFX2_LVT)        0.1082   1.0000            0.1313 &   3.0056 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  11.4164 
  sd_DQ_out[28] (out)                       0.0000   0.1082   1.0000   0.0000   0.0003 &   3.0058 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                        3.0058

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -3.0058
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2170


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1050     1.1050
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                                     0.1171                     0.0000     1.1050 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.2359   1.0000            1.3773 &   2.4823 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   2.3164 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_RVT)
                                            0.0704   0.2359   1.0000   0.0507   0.0507 &   2.5330 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_RVT)       0.1119   1.0000            0.3085 &   2.8415 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   1.7354 
  ZBUF_4_inst_54083/A (NBUFFX2_LVT)         0.0203   0.1119   1.0000   0.0145   0.0146 &   2.8561 r
  ZBUF_4_inst_54083/Y (NBUFFX2_LVT)                  0.1198   1.0000            0.1410 &   2.9971 r
  sd_DQ_out[7] (net)           1  12.9866 
  sd_DQ_out[7] (out)                        0.0000   0.1198   1.0000   0.0000   0.0006 &   2.9977 r
  data arrival time                                                                        2.9977

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9977
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2088


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1053     1.1053
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                                     0.1174                     0.0000     1.1053 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.2450   1.0000            1.3847 &   2.4900 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   2.6017 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_RVT)
                                            0.0872   0.2450   1.0000   0.0612   0.0612 &   2.5512 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_RVT)       0.0992   1.0000            0.3055 &   2.8567 r
  I_SDRAM_TOP/I_SDRAM_IF/n11072 (net)
                               1   1.2762 
  I_SDRAM_TOP/I_SDRAM_IF/U775/A (NBUFFX2_LVT)
                                            0.0080   0.0992   1.0000   0.0055   0.0055 &   2.8622 r
  I_SDRAM_TOP/I_SDRAM_IF/U775/Y (NBUFFX2_LVT)        0.1089   1.0000            0.1308 &   2.9931 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  11.5276 
  sd_DQ_out[6] (out)                        0.0000   0.1089   1.0000   0.0000   0.0003 &   2.9934 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                        2.9934

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9934
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2045


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1052     1.1052
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                                     0.1173                     0.0000     1.1052 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.2327   1.0000            1.3750 &   2.4802 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   2.2190 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_RVT)
                                            0.0482   0.2327   1.0000   0.0346   0.0347 &   2.5148 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_RVT)       0.1208   1.0000            0.3138 &   2.8286 r
  I_SDRAM_TOP/I_SDRAM_IF/n11079 (net)
                               1   2.1577 
  I_SDRAM_TOP/I_SDRAM_IF/U826/A (NBUFFX2_LVT)
                                            0.0377   0.1208   1.0000   0.0272   0.0272 &   2.8559 r
  I_SDRAM_TOP/I_SDRAM_IF/U826/Y (NBUFFX2_LVT)        0.1074   1.0000            0.1361 &   2.9920 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  11.1510 
  sd_DQ_out[4] (out)                        0.0000   0.1074   1.0000   0.0000   0.0002 &   2.9922 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                        2.9922

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2033


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1051     1.1051
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                                     0.1172                     0.0000     1.1051 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.2347   1.0000            1.3765 &   2.4816 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   2.2814 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_RVT)
                                            0.0532   0.2347   1.0000   0.0383   0.0383 &   2.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_RVT)       0.1044   1.0000            0.3035 &   2.8234 r
  I_SDRAM_TOP/I_SDRAM_IF/n11062 (net)
                               1   1.4964 
  I_SDRAM_TOP/I_SDRAM_IF/U742/A (NBUFFX2_LVT)
                                            0.0380   0.1044   1.0000   0.0271   0.0271 &   2.8505 r
  I_SDRAM_TOP/I_SDRAM_IF/U742/Y (NBUFFX2_LVT)        0.1195   1.0000            0.1387 &   2.9892 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  12.9868 
  sd_DQ_out[1] (out)                        0.0000   0.1195   1.0000   0.0000   0.0005 &   2.9897 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                        2.9897

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2009


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1018     1.1018
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.1018 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.2449   1.0000            1.3710 &   2.4728 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   2.5990 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_RVT)
                                            0.0205   0.2449   1.0000   0.0142   0.0142 &   2.4870 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_RVT)       0.1323   1.0000            0.3280 &   2.8149 r
  I_SDRAM_TOP/I_SDRAM_IF/n11063 (net)
                               1   2.6262 
  I_SDRAM_TOP/I_SDRAM_IF/U751/A (NBUFFX2_LVT)
                                            0.0397   0.1323   1.0000   0.0281   0.0282 &   2.8431 r
  I_SDRAM_TOP/I_SDRAM_IF/U751/Y (NBUFFX2_LVT)        0.1172   1.0000            0.1448 &   2.9879 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  12.4624 
  sd_DQ_out[5] (out)                        0.0000   0.1173   1.0000   0.0000   0.0004 &   2.9883 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                        2.9883

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9883
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1995


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1018     1.1018
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.1018 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.2443   1.0000            1.3705 &   2.4723 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   2.5792 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_RVT)
                                            0.0550   0.2443   1.0000   0.0389   0.0390 &   2.5113 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_RVT)       0.1113   1.0000            0.3140 &   2.8253 r
  I_SDRAM_TOP/I_SDRAM_IF/n11048 (net)
                               1   1.7737 
  I_SDRAM_TOP/I_SDRAM_IF/U330/A (NBUFFX2_LVT)
                                            0.0304   0.1113   1.0000   0.0219   0.0219 &   2.8472 r
  I_SDRAM_TOP/I_SDRAM_IF/U330/Y (NBUFFX2_LVT)        0.1131   1.0000            0.1369 &   2.9841 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  12.0402 
  sd_DQ_out[17] (out)                       0.0000   0.1131   1.0000   0.0000   0.0004 &   2.9844 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                        2.9844

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9844
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1956


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1051     1.1051
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                                     0.1172                     0.0000     1.1051 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.2514   1.0000            1.3895 &   2.4946 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   2.7988 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_RVT)
                                            0.0507   0.2514   1.0000   0.0356   0.0356 &   2.5302 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_RVT)       0.1010   1.0000            0.3097 &   2.8399 r
  I_SDRAM_TOP/I_SDRAM_IF/n11092 (net)
                               1   1.3064 
  I_SDRAM_TOP/I_SDRAM_IF/U881/A (NBUFFX2_LVT)
                                            0.0057   0.1010   1.0000   0.0039   0.0039 &   2.8439 r
  I_SDRAM_TOP/I_SDRAM_IF/U881/Y (NBUFFX2_LVT)        0.1128   1.0000            0.1337 &   2.9776 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  12.0794 
  sd_DQ_out[24] (out)                       0.0000   0.1129   1.0000   0.0000   0.0004 &   2.9780 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                        2.9780

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9780
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1892


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1052     1.1052
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                                     0.1172                     0.0000     1.1052 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.2436   1.0000            1.3835 &   2.4887 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   2.5580 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0351   0.2436   1.0000   0.0248   0.0249 &   2.5135 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.1192   1.0000            0.3184 &   2.8319 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   2.0462 
  I_SDRAM_TOP/I_SDRAM_IF/U859/A (NBUFFX2_LVT)
                                            0.0107   0.1192   1.0000   0.0074   0.0075 &   2.8394 r
  I_SDRAM_TOP/I_SDRAM_IF/U859/Y (NBUFFX2_LVT)        0.1085   1.0000            0.1364 &   2.9758 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  11.3288 
  sd_DQ_out[12] (out)                       0.0000   0.1085   1.0000   0.0000   0.0002 &   2.9760 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                        2.9760

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9760
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1872


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1053     1.1053
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                                     0.1174                     0.0000     1.1053 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.2501   1.0000            1.3887 &   2.4939 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   2.7580 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_RVT)
                                            0.0431   0.2501   1.0000   0.0309   0.0309 &   2.5249 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_RVT)       0.0924   1.0000            0.3035 &   2.8284 r
  I_SDRAM_TOP/I_SDRAM_IF/n11074 (net)
                               1   1.0041 
  I_SDRAM_TOP/I_SDRAM_IF/U794/A (NBUFFX2_LVT)
                                            0.0066   0.0924   1.0000   0.0046   0.0046 &   2.8330 r
  I_SDRAM_TOP/I_SDRAM_IF/U794/Y (NBUFFX2_LVT)        0.1123   1.0000            0.1310 &   2.9639 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1  12.0620 
  sd_DQ_out[14] (out)                       0.0000   0.1123   1.0000   0.0000   0.0004 &   2.9643 r
  sd_DQ_out[14] (net)          1 
  data arrival time                                                                        2.9643

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9643
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1754


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1018     1.1018
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.1018 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.2223   1.0000            1.3528 &   2.4546 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   1.8946 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_RVT)
                                            0.0491   0.2223   1.0000   0.0353   0.0353 &   2.4899 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_RVT)       0.1235   1.0000            0.3093 &   2.7992 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   2.2614 
  ZBUF_4_inst_54087/A (NBUFFX2_LVT)         0.0117   0.1235   1.0000   0.0082   0.0083 &   2.8075 r
  ZBUF_4_inst_54087/Y (NBUFFX2_LVT)                  0.1130   1.0000            0.1403 &   2.9478 r
  sd_DQ_out[29] (net)          1  11.9346 
  sd_DQ_out[29] (out)                       0.0000   0.1130   1.0000   0.0000   0.0003 &   2.9481 r
  data arrival time                                                                        2.9481

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1592


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1019     1.1019
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.1019 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.2362   1.0000            1.3642 &   2.4661 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   2.3284 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_RVT)
                                            0.0283   0.2362   1.0000   0.0196   0.0197 &   2.4858 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_RVT)       0.1224   1.0000            0.3170 &   2.8027 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   2.2327 
  ZBUF_4_inst_54085/A (NBUFFX2_LVT)         0.0000   0.1224   1.0000   0.0000   0.0000 &   2.8028 r
  ZBUF_4_inst_54085/Y (NBUFFX2_LVT)                  0.1197   1.0000            0.1440 &   2.9468 r
  sd_DQ_out[25] (net)          1  12.9014 
  sd_DQ_out[25] (out)                       0.0000   0.1197   1.0000   0.0000   0.0005 &   2.9473 r
  data arrival time                                                                        2.9473

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9473
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1584


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1018     1.1018
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.1018 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.2218   1.0000            1.3522 &   2.4540 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.8774 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_RVT)
                                            0.0405   0.2218   1.0000   0.0290   0.0291 &   2.4831 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_RVT)       0.1253   1.0000            0.3101 &   2.7932 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   2.3351 
  ZBUF_4_inst_54084/A (NBUFFX2_LVT)         0.0117   0.1253   1.0000   0.0078   0.0079 &   2.8011 r
  ZBUF_4_inst_54084/Y (NBUFFX2_LVT)                  0.1203   1.0000            0.1452 &   2.9462 r
  sd_DQ_out[21] (net)          1  12.9552 
  sd_DQ_out[21] (out)                       0.0000   0.1203   1.0000   0.0000   0.0005 &   2.9467 r
  data arrival time                                                                        2.9467

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9467
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1579


  Startpoint: occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2859     1.2859
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/CLK (DFFARX1_LVT)
                                                     0.0755                     0.0000     1.2859 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/Q (DFFARX1_LVT)
                                                     0.0897   1.0000            0.3126 &   1.5986 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count[0] (net)
                               4   4.2800 
  occ_int2/U_clk_control_i_0/U_decode_i/U13/A (INVX0_HVT)
                                            0.0000   0.0897   1.0000   0.0000   0.0000 &   1.5986 r
  occ_int2/U_clk_control_i_0/U_decode_i/U13/Y (INVX0_HVT)
                                                     0.1247   1.0000            0.1340 &   1.7326 f
  occ_int2/U_clk_control_i_0/U_decode_i/n7 (net)
                               1   1.4697 
  occ_int2/U_clk_control_i_0/U_decode_i/U9/A2 (AND2X1_HVT)
                                            0.0326   0.1247   1.0000   0.0231   0.0231 &   1.7557 f
  occ_int2/U_clk_control_i_0/U_decode_i/U9/Y (AND2X1_HVT)
                                                     0.1640   1.0000            0.3550 &   2.1107 f
  occ_int2/U_clk_control_i_0/U_decode_i/B[2] (net)
                               1   1.2606 
  occ_int2/U_clk_control_i_0/U10/A1 (AND2X1_HVT)
                                            0.0065   0.1640   1.0000   0.0045   0.0045 &   2.1152 f
  occ_int2/U_clk_control_i_0/U10/Y (AND2X1_HVT)      0.1469   1.0000            0.3528 &   2.4680 f
  occ_int2/U_clk_control_i_0/n8 (net)
                               1   0.7539 
  occ_int2/U_clk_control_i_0/U_or_tree_i/U2/A2 (OR2X1_HVT)
                                            0.0163   0.1469   1.0000   0.0113   0.0113 &   2.4793 f
  occ_int2/U_clk_control_i_0/U_or_tree_i/U2/Y (OR2X1_HVT)
                                                     0.1736   1.0000            0.4362 &   2.9155 f
  occ_int2/U_clk_control_i_0/U_or_tree_i/b (net)
                               1   1.7388 
  occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/D (DFFARX1_HVT)
                                            0.0467   0.1736   1.0000   0.0333   0.0334 &   2.9489 f
  data arrival time                                                                        2.9489

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0273     3.4273
  clock reconvergence pessimism                                                 0.0797     3.5071
  clock uncertainty                                                            -0.1000     3.4071
  occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK (DFFARX1_HVT)                      3.4071 r
  library setup time                                          1.0000           -0.6135     2.7936
  data required time                                                                       2.7936
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7936
  data arrival time                                                                       -2.9489
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1553


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1018     1.1018
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.1018 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.2231   1.0000            1.3535 &   2.4553 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   1.9177 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_RVT)
                                            0.0298   0.2231   1.0000   0.0209   0.0209 &   2.4762 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_RVT)       0.1241   1.0000            0.3101 &   2.7864 r
  I_SDRAM_TOP/I_SDRAM_IF/n11070 (net)
                               1   2.2873 
  I_SDRAM_TOP/I_SDRAM_IF/U761/A (NBUFFX2_LVT)
                                            0.0058   0.1241   1.0000   0.0040   0.0040 &   2.7904 r
  I_SDRAM_TOP/I_SDRAM_IF/U761/Y (NBUFFX2_LVT)        0.1164   1.0000            0.1425 &   2.9329 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  12.4138 
  sd_DQ_out[13] (out)                       0.0000   0.1164   1.0000   0.0000   0.0004 &   2.9334 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                        2.9334

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1445


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1019     1.1019
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.1019 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.2339   1.0000            1.3624 &   2.4643 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   2.2561 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0211   0.2339   1.0000   0.0146   0.0146 &   2.4789 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.1170   1.0000            0.3120 &   2.7909 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   1.9964 
  ZBUF_4_inst_54090/A (NBUFFX2_LVT)         0.0000   0.1170   1.0000   0.0000   0.0000 &   2.7909 r
  ZBUF_4_inst_54090/Y (NBUFFX2_LVT)                  0.1144   1.0000            0.1393 &   2.9302 r
  sd_DQ_out[9] (net)           1  12.1783 
  sd_DQ_out[9] (out)                        0.0000   0.1144   1.0000   0.0000   0.0004 &   2.9306 r
  data arrival time                                                                        2.9306

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9306
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1417


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0860     1.0860
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                                     0.1047                     0.0000     1.0860 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.2878   1.0000            1.4089 &   2.4950 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   3.9361 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0439   0.2878   1.0000   0.0312   0.0313 &   2.5262 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.0925   1.0000            0.1835 &   2.7097 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   3.9363 
  ZBUF_4_inst_54082/A (NBUFFX4_RVT)         0.0000   0.0925   1.0000   0.0000   0.0001 &   2.7098 r
  ZBUF_4_inst_54082/Y (NBUFFX4_RVT)                  0.1422   1.0000            0.1947 &   2.9045 r
  sd_DQ_out[31] (net)          1  14.7596 
  sd_DQ_out[31] (out)                       0.0169   0.1422   1.0000   0.0117   0.0126 &   2.9171 r
  data arrival time                                                                        2.9171

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9171
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1282


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1032     1.1032
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                                     0.1138                     0.0000     1.1032 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.3313   1.0000            1.4432 &   2.5464 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   5.2570 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0352   0.3313   1.0000   0.0244   0.0245 &   2.5710 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.0993   1.0000            0.1910 &   2.7620 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   4.2668 
  ZBUF_4_inst_54114/A (NBUFFX2_LVT)         0.0059   0.0993   1.0000   0.0041   0.0042 &   2.7662 r
  ZBUF_4_inst_54114/Y (NBUFFX2_LVT)                  0.1186   1.0000            0.1367 &   2.9029 r
  sd_DQ_out[15] (net)          1  12.8932 
  sd_DQ_out[15] (out)                       0.0000   0.1186   1.0000   0.0000   0.0005 &   2.9034 r
  data arrival time                                                                        2.9034

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.9034
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1145


  Startpoint: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/U_clk_control_i_0/cts_dlydt_32859/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.2859     1.2859
  occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK (DFFARX1_HVT)
                                                     0.0755                     0.0000     1.2859 r
  occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/Q (DFFARX1_HVT)
                                                     0.2359   1.0000            1.3473 &   2.6332 r
  occ_int2/U_clk_control_i_0/n18 (net)
                               2   2.3186 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10/A2 (AND2X1_HVT)
                                            0.0351   0.2359   1.0000   0.0246   0.0246 &   2.6579 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10/Y (AND2X1_HVT)
                                                     0.1890   1.0000            0.5160 &   3.1738 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/n9 (net)
                               2   1.8271 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9/A2 (AND2X1_RVT)
                                            0.0079   0.1890   1.0000   0.0055   0.0055 &   3.1793 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9/Y (AND2X1_RVT)
                                                     0.0843   1.0000            0.2285 &   3.4078 r
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/n5 (net)
                               1   0.8187 
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/D (DFFARX1_LVT)
                                            0.0000   0.0843   1.0000   0.0000   0.0000 &   3.4078 r
  data arrival time                                                                        3.4078

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              1.0273     3.4273
  clock reconvergence pessimism                                                 0.0797     3.5071
  clock uncertainty                                                            -0.1000     3.4071
  occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_LVT)              3.4071 r
  library setup time                                          1.0000           -0.0931     3.3140
  data required time                                                                       3.3140
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.3140
  data arrival time                                                                       -3.4078
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0938


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1033     1.1033
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                                     0.1137                     0.0000     1.1033 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.2617   1.0000            1.3951 &   2.4984 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   3.1207 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0669   0.2617   1.0000   0.0439   0.0440 &   2.5424 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.0903   1.0000            0.1802 &   2.7225 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   3.8810 
  ZBUF_4_inst_54086/A (NBUFFX2_LVT)         0.0080   0.0903   1.0000   0.0055   0.0057 &   2.7282 r
  ZBUF_4_inst_54086/Y (NBUFFX2_LVT)                  0.1197   1.0000            0.1348 &   2.8630 r
  sd_DQ_out[11] (net)          1  13.1198 
  sd_DQ_out[11] (out)                       0.0000   0.1197   1.0000   0.0000   0.0005 &   2.8635 r
  data arrival time                                                                        2.8635

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.8635
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0746


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1033     1.1033
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX1_HVT)
                                                     0.1138                     0.0000     1.1033 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX1_HVT)
                                                     0.2731   1.0000            1.4040 &   2.5073 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   3.4757 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_LVT)
                                            0.0452   0.2731   1.0000   0.0315   0.0315 &   2.5389 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_LVT)       0.0858   1.0000            0.1771 &   2.7160 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   3.4653 
  I_SDRAM_TOP/I_SDRAM_IF/U831/A (NBUFFX2_LVT)
                                            0.0080   0.0858   1.0000   0.0055   0.0056 &   2.7216 r
  I_SDRAM_TOP/I_SDRAM_IF/U831/Y (NBUFFX2_LVT)        0.1063   1.0000            0.1255 &   2.8471 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  11.2714 
  sd_DQ_out[22] (out)                       0.0000   0.1063   1.0000   0.0000   0.0002 &   2.8473 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                        2.8473

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.8473
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0585


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1032     1.1032
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                                     0.1137                     0.0000     1.1032 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.2520   1.0000            1.3875 &   2.4907 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.8175 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0235   0.2520   1.0000   0.0163   0.0163 &   2.5070 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.1081   1.0000            0.1854 &   2.6924 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   4.6168 
  ZBUF_4_inst_54088/A (NBUFFX2_LVT)         0.0187   0.1081   1.0000   0.0126   0.0128 &   2.7052 r
  ZBUF_4_inst_54088/Y (NBUFFX2_LVT)                  0.1178   1.0000            0.1388 &   2.8439 r
  sd_DQ_out[19] (net)          1  12.7316 
  sd_DQ_out[19] (out)                       0.0000   0.1178   1.0000   0.0000   0.0005 &   2.8444 r
  data arrival time                                                                        2.8444

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.8444
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0556


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1033     1.1033
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                                     0.1137                     0.0000     1.1033 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.2334   1.0000            1.3730 &   2.4763 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   2.2400 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_LVT)
                                            0.0321   0.2334   1.0000   0.0226   0.0226 &   2.4989 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_LVT)       0.1073   1.0000            0.1865 &   2.6854 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   5.2005 
  ZBUF_4_inst_54091/A (NBUFFX2_LVT)         0.0119   0.1073   1.0000   0.0082   0.0085 &   2.6938 r
  ZBUF_4_inst_54091/Y (NBUFFX2_LVT)                  0.1227   1.0000            0.1415 &   2.8353 r
  sd_DQ_out[23] (net)          1  13.4355 
  sd_DQ_out[23] (out)                       0.0000   0.1227   1.0000   0.0000   0.0007 &   2.8360 r
  data arrival time                                                                        2.8360

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.8360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0471


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1048     1.1048
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                                     0.1173                     0.0000     1.1048 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.2342   1.0000            1.3761 &   2.4809 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.2636 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_LVT)
                                            0.0239   0.2342   1.0000   0.0166   0.0166 &   2.4975 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_LVT)       0.0851   1.0000            0.1711 &   2.6686 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   3.5054 
  I_SDRAM_TOP/I_SDRAM_IF/U842/A (NBUFFX2_LVT)
                                            0.0120   0.0851   1.0000   0.0084   0.0085 &   2.6771 r
  I_SDRAM_TOP/I_SDRAM_IF/U842/Y (NBUFFX2_LVT)        0.1081   1.0000            0.1264 &   2.8035 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  11.5300 
  sd_DQ_out[18] (out)                       0.0000   0.1081   1.0000   0.0000   0.0003 &   2.8037 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                        2.8037

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.8037
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0149


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1033     1.1033
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                                     0.1137                     0.0000     1.1033 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.2223   1.0000            1.3637 &   2.4670 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   1.8941 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_LVT)
                                            0.0305   0.2223   1.0000   0.0215   0.0215 &   2.4885 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_LVT)       0.0819   1.0000            0.1665 &   2.6551 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   3.3034 
  ZBUF_4_inst_54092/A (NBUFFX2_LVT)         0.0131   0.0819   1.0000   0.0092   0.0092 &   2.6643 r
  ZBUF_4_inst_54092/Y (NBUFFX2_LVT)                  0.1131   1.0000            0.1284 &   2.7927 r
  sd_DQ_out[27] (net)          1  12.2546 
  sd_DQ_out[27] (out)                       0.0000   0.1131   1.0000   0.0000   0.0004 &   2.7931 r
  data arrival time                                                                        2.7931

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.6095     3.6095
  clock reconvergence pessimism                                                 0.0294     3.6389
  clock uncertainty                                                            -0.1000     3.5389
  output external delay                                                        -0.7500     2.7889
  data required time                                                                       2.7889
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7889
  data arrival time                                                                       -2.7931
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0043


1
