#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 20 21:00:07 2022
# Process ID: 2816
# Current directory: C:/Archlabs/lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8896 C:\Archlabs\lab03\lab03.xpr
# Log file: C:/Archlabs/lab03/vivado.log
# Journal file: C:/Archlabs/lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Archlabs/lab03/lab03.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Ctr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Ctr_tb.tcl
close_sim
close_project
open_project C:/Archlabs/lab04/lab04.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dataMemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source dataMemory_tb.tcl
close_sim
launch_simulation
source dataMemory_tb.tcl
close_sim
close_project
open_project C:/Archlabs/lab05/lab05.xpr
update_compile_order -fileset sources_1
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/single_cycle_cpu_tb/processor/inst_memory/instFile}} 
current_wave_config {Untitled 5}
add_wave {{/single_cycle_cpu_tb/processor/memory/memFile}} 
current_wave_config {Untitled 5}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 7}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 8}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 9}
add_wave {{/single_cycle_cpu_tb/processor/registers}} 
relaunch_sim
current_wave_config {Untitled 9}
add_wave {{/single_cycle_cpu_tb/processor/memory}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 10}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
current_wave_config {Untitled 10}
add_wave {{/single_cycle_cpu_tb/processor/memory/memFile}} 
current_wave_config {Untitled 10}
add_wave {{/single_cycle_cpu_tb/processor/inst_memory/instFile}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 11}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
current_wave_config {Untitled 11}
add_wave {{/single_cycle_cpu_tb/processor/memory/memFile}} 
current_wave_config {Untitled 11}
add_wave {{/single_cycle_cpu_tb/processor/inst_memory/instFile}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
open_project C:/Archlabs/lab05_test/lab05_test.xpr
update_compile_order -fileset sources_1
launch_simulation
source single_cycle_mips_tb.tcl
current_wave_config {Untitled 12}
add_wave {{/single_cycle_mips_tb/processor/registers/regFile}} 
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_project
open_project C:/Archlabs/lab05_test/lab05_test.xpr
update_compile_order -fileset sources_1
launch_simulation
source single_cycle_mips_tb.tcl
current_wave_config {Untitled 13}
add_wave {{/single_cycle_mips_tb/processor/registers/regFile}} 
relaunch_sim
current_project lab05
current_sim simulation_11
relaunch_sim
current_project lab05_test
current_sim simulation_13
relaunch_sim
current_project lab05
current_project lab05_test
current_wave_config {Untitled 13}
add_wave {{/single_cycle_mips_tb/processor/main_controller/jalSign}} 
current_wave_config {Untitled 13}
add_wave {{/single_cycle_mips_tb/processor/main_controller/regWrite}} 
relaunch_sim
current_wave_config {Untitled 13}
add_wave {{/single_cycle_mips_tb/processor/alu_controller/jrSign}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 13}
add_wave {{/single_cycle_mips_tb/processor/data_memory/memFile}} 
relaunch_sim
current_project lab05
current_sim simulation_11
close_sim
launch_simulation
source single_cycle_cpu_tb.tcl
current_wave_config {Untitled 14}
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
create_project lab06 C:/Archlabs/lab06 -part xc7k325tffg676-2
create_project lab06_test C:/Archlabs/lab06_test -part xc7k325tffg676-2
file mkdir C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new
current_project lab05_test
current_sim simulation_13
close_sim
close_project
add_files -norecurse -scan_for_includes {C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/MEMWB.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALUCtr.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Ctr.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/signext.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IDEX.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/EXMEM.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/dataMemory.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALU.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Registers.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/instrMemory.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IFID.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project lab05
current_project lab06_test
launch_simulation
source top_tb.tcl
current_wave_config {Untitled 15}
add_wave {{/top_tb/top/registers/regFile}} 
relaunch_sim
relaunch_sim
current_project lab05
current_project lab06_test
relaunch_sim
relaunch_sim
relaunch_sim
create_project lab06_test_2 C:/Archlabs/lab06_test_2 -part xc7k325tffg676-2
add_files -norecurse -scan_for_includes {C:/Archlabs/lab06_test_2/Adder.v C:/Archlabs/lab06_test_2/Ctrl.v C:/Archlabs/lab06_test_2/ALU.v C:/Archlabs/lab06_test_2/And_gate.v C:/Archlabs/lab06_test_2/signnext.v C:/Archlabs/lab06_test_2/InstMemory.v C:/Archlabs/lab06_test_2/Left_shift_2.v C:/Archlabs/lab06_test_2/Mux.v C:/Archlabs/lab06_test_2/dataMemory.v C:/Archlabs/lab06_test_2/PC.v C:/Archlabs/lab06_test_2/ALUCtr.v C:/Archlabs/lab06_test_2/register.v}
import_files -norecurse {C:/Archlabs/lab06_test_2/Adder.v C:/Archlabs/lab06_test_2/Ctrl.v C:/Archlabs/lab06_test_2/ALU.v C:/Archlabs/lab06_test_2/And_gate.v C:/Archlabs/lab06_test_2/signnext.v C:/Archlabs/lab06_test_2/InstMemory.v C:/Archlabs/lab06_test_2/Left_shift_2.v C:/Archlabs/lab06_test_2/Mux.v C:/Archlabs/lab06_test_2/dataMemory.v C:/Archlabs/lab06_test_2/PC.v C:/Archlabs/lab06_test_2/ALUCtr.v C:/Archlabs/lab06_test_2/register.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {C:/Archlabs/lab06_test_2/Hazard_detection.v C:/Archlabs/lab06_test_2/Forwarding.v C:/Archlabs/lab06_test_2/Top.v C:/Archlabs/lab06_test_2/cache.v}
import_files -norecurse {C:/Archlabs/lab06_test_2/Hazard_detection.v C:/Archlabs/lab06_test_2/Forwarding.v C:/Archlabs/lab06_test_2/Top.v C:/Archlabs/lab06_test_2/cache.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Archlabs/lab06_test_2/Top_db.v
import_files -fileset sim_1 -norecurse C:/Archlabs/lab06_test_2/Top_db.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Top_db.tcl
current_wave_config {Untitled 16}
add_wave {{/Top_db/pipeline/REG/regFile}} 
relaunch_sim
current_project lab06_test
current_sim simulation_15
close_sim
close_project
current_project lab05
create_project lab06_test_3 C:/Archlabs/lab06_test_3 -part xc7k325tffg676-2
add_files -norecurse -scan_for_includes {C:/Archlabs/lab06_test_3/ALUCtr.v C:/Archlabs/lab06_test_3/SignExt.v C:/Archlabs/lab06_test_3/Ctr.v C:/Archlabs/lab06_test_3/Mux.v C:/Archlabs/lab06_test_3/InstMemory.v C:/Archlabs/lab06_test_3/Top.v C:/Archlabs/lab06_test_3/DataMemory.v C:/Archlabs/lab06_test_3/ALU.v C:/Archlabs/lab06_test_3/Mux5.v C:/Archlabs/lab06_test_3/Registers.v}
import_files -norecurse {C:/Archlabs/lab06_test_3/ALUCtr.v C:/Archlabs/lab06_test_3/SignExt.v C:/Archlabs/lab06_test_3/Ctr.v C:/Archlabs/lab06_test_3/Mux.v C:/Archlabs/lab06_test_3/InstMemory.v C:/Archlabs/lab06_test_3/Top.v C:/Archlabs/lab06_test_3/DataMemory.v C:/Archlabs/lab06_test_3/ALU.v C:/Archlabs/lab06_test_3/Mux5.v C:/Archlabs/lab06_test_3/Registers.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Archlabs/lab06_test_3/mips_tb.v
import_files -fileset sim_1 -norecurse C:/Archlabs/lab06_test_3/mips_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source mips_tb.tcl
current_wave_config {Untitled 17}
add_wave {{/mips_tb/processor/registers/regFile}} 
relaunch_sim
relaunch_sim
current_project lab05
current_project lab06
add_files -norecurse -scan_for_includes {C:/Archlabs/lab05/lab05.srcs/sources_1/imports/ALU.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/ALUCtr.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/data_Memory.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Registers.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Ctr.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/signext.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v}
import_files -norecurse {C:/Archlabs/lab05/lab05.srcs/sources_1/imports/ALU.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/ALUCtr.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/data_Memory.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Registers.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Ctr.v C:/Archlabs/lab05/lab05.srcs/sources_1/imports/signext.v C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Archlabs/lab06/lab06.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Archlabs/lab06/lab06.srcs/sim_1/new/top_tb.v w ]
add_files -fileset sim_1 C:/Archlabs/lab06/lab06.srcs/sim_1/new/top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
file mkdir C:/Archlabs/lab06/lab06.srcs/sources_1/new
close [ open C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID_REG.v w ]
add_files C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID_REG.v
update_compile_order -fileset sources_1
current_project lab06_test_2
current_project lab06
close [ open C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX_REG.v w ]
add_files C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX_REG.v
update_compile_order -fileset sources_1
close [ open C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMA_REG.v w ]
add_files C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMA_REG.v
update_compile_order -fileset sources_1
close [ open C:/Archlabs/lab06/lab06.srcs/sources_1/new/MAWB_REG.v w ]
add_files C:/Archlabs/lab06/lab06.srcs/sources_1/new/MAWB_REG.v
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
current_project lab06_test_3
current_project lab06
current_project lab06_test_3
add_files -norecurse -scan_for_includes {C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMA_REG.v C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX_REG.v C:/Archlabs/lab06/lab06.srcs/sources_1/new/MAWB_REG.v C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID_REG.v}
import_files -norecurse {C:/Archlabs/lab06/lab06.srcs/sources_1/new/EXMA_REG.v C:/Archlabs/lab06/lab06.srcs/sources_1/new/IDEX_REG.v C:/Archlabs/lab06/lab06.srcs/sources_1/new/MAWB_REG.v C:/Archlabs/lab06/lab06.srcs/sources_1/new/IFID_REG.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source mips_tb.tcl
current_wave_config {Untitled 18}
add_wave {{/mips_tb/processor/registers/regFile}} 
relaunch_sim
current_project lab05
current_sim simulation_14
current_project lab06_test_3
current_sim simulation_18
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_project lab06
launch_simulation
current_project lab06_test_3
current_project lab06
launch_simulation
launch_simulation
source top_tb.tcl
current_wave_config {Untitled 19}
add_wave {{/top_tb/top/registers/regFile}} 
relaunch_sim
current_project lab06_test_3
current_sim simulation_18
current_project lab06
current_project lab06_test_3
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_project lab06
current_sim simulation_19
relaunch_sim
current_project lab06_test_3
current_sim simulation_18
relaunch_sim
current_project lab06
current_project lab06_test_3
relaunch_sim
relaunch_sim
relaunch_sim
current_project lab06
current_sim simulation_19
relaunch_sim
close [ open C:/Archlabs/lab06/lab06.srcs/sources_1/new/Forward.v w ]
add_files C:/Archlabs/lab06/lab06.srcs/sources_1/new/Forward.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
close [ open C:/Archlabs/lab06/lab06.srcs/sources_1/new/Jump_Ctr.v w ]
add_files C:/Archlabs/lab06/lab06.srcs/sources_1/new/Jump_Ctr.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_project lab06_test_3
current_sim simulation_18
relaunch_sim
current_wave_config {Untitled 18}
add_wave {{/mips_tb/processor/inst_memory/instFile}} 
relaunch_sim
relaunch_sim
current_project lab06
current_sim simulation_19
relaunch_sim
relaunch_sim
relaunch_sim
current_project lab06_test_3
current_sim simulation_18
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_project lab06
current_sim simulation_19
close_sim
close_project
