// Seed: 4016466855
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7
    , id_11,
    input wire module_0,
    input tri1 id_9
    , id_12
);
  assign id_12 = id_6 < 'h0 ? 1 : 1 - 1'd0;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output wor id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input wand id_9,
    input tri0 id_10,
    input wor id_11,
    output tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_0,
      id_9,
      id_9,
      id_9,
      id_11,
      id_9,
      id_11,
      id_3
  );
  assign modCall_1.id_7 = 0;
endmodule
