#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 27 15:36:30 2022
# Process ID: 12040
# Current directory: D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1
# Command line: vivado.exe -log top_hdl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_hdl.tcl
# Log file: D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/top_hdl.vds
# Journal file: D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_hdl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga_study/ARM/cortex_m3_on_xc7a100t/cm3_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top top_hdl -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 479.230 ; gain = 103.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_hdl' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/rtl/top_hdl.v:14]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_wrapper' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/hdl/cm3_core_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cm3_core' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:13]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_CORTEXM3_AXI_0_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_CORTEXM3_AXI_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_CORTEXM3_AXI_0_0' (1#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_CORTEXM3_AXI_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'CORTEXM3_AXI_0' of module 'cm3_core_CORTEXM3_AXI_0_0' requires 85 connections, but only 54 given [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:125]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_axi_gpio_0_1' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_axi_gpio_0_1' (2#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_axi_interconnect_0_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:328]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_WCSOSO' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:838]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_WCSOSO' (3#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:838]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_178BK2X' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:970]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_178BK2X' (4#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:970]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_13AR556' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:1102]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_auto_pc_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_auto_pc_0' (5#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_13AR556' (6#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:1102]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_xbar_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_xbar_0' (7#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'cm3_core_xbar_0' requires 40 connections, but only 38 given [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:797]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_axi_interconnect_0_0' (8#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:328]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_axi_uartlite_0_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_axi_uartlite_0_0' (9#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'cm3_core_axi_uartlite_0_0' requires 22 connections, but only 21 given [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:276]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_clk_wiz_0_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_clk_wiz_0_0' (10#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_proc_sys_reset_0_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_proc_sys_reset_0_0' (11#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'cm3_core_proc_sys_reset_0_0' requires 10 connections, but only 8 given [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:303]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_swdio_tri_buffer_0_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_swdio_tri_buffer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_swdio_tri_buffer_0_0' (12#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_swdio_tri_buffer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_util_vector_logic_0_0' [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_util_vector_logic_0_0' (13#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/.Xil/Vivado-12040-LAPTOP-MNJIK6F2/realtime/cm3_core_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_xlconstant_0_0' [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xlconstant_0_0/synth/cm3_core_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (14#1) [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_xlconstant_0_0' (15#1) [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xlconstant_0_0/synth/cm3_core_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_xlconstant_0_1' [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xlconstant_0_1/synth/cm3_core_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (15#1) [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_xlconstant_0_1' (16#1) [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xlconstant_0_1/synth/cm3_core_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'cm3_core_xlconstant_1_0' [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xlconstant_1_0/synth/cm3_core_xlconstant_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_xlconstant_1_0' (17#1) [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xlconstant_1_0/synth/cm3_core_xlconstant_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core' (18#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/synth/cm3_core.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cm3_core_wrapper' (19#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/hdl/cm3_core_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_hdl' (20#1) [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/rtl/top_hdl.v:14]
WARNING: [Synth 8-3331] design s00_couplers_imp_13AR556 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_13AR556 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_178BK2X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_178BK2X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_178BK2X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_178BK2X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_WCSOSO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_WCSOSO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_WCSOSO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_WCSOSO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 536.398 ; gain = 160.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 536.398 ; gain = 160.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 536.398 ; gain = 160.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_CORTEXM3_AXI_0_0/cm3_core_CORTEXM3_AXI_0_0/cm3_core_CORTEXM3_AXI_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_CORTEXM3_AXI_0_0/cm3_core_CORTEXM3_AXI_0_0/cm3_core_CORTEXM3_AXI_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_proc_sys_reset_0_0/cm3_core_proc_sys_reset_0_0/cm3_core_proc_sys_reset_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_proc_sys_reset_0_0/cm3_core_proc_sys_reset_0_0/cm3_core_proc_sys_reset_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xbar_0/cm3_core_xbar_0/cm3_core_xbar_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_xbar_0/cm3_core_xbar_0/cm3_core_xbar_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_util_vector_logic_0_0/cm3_core_util_vector_logic_0_0/cm3_core_util_vector_logic_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/util_vector_logic_0'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_util_vector_logic_0_0/cm3_core_util_vector_logic_0_0/cm3_core_util_vector_logic_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/util_vector_logic_0'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_axi_gpio_0_1/cm3_core_axi_gpio_0_1/cm3_core_axi_gpio_0_1_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_axi_gpio_0_1/cm3_core_axi_gpio_0_1/cm3_core_axi_gpio_0_1_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_axi_uartlite_0_0/cm3_core_axi_uartlite_0_0/cm3_core_axi_uartlite_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_axi_uartlite_0_0/cm3_core_axi_uartlite_0_0/cm3_core_axi_uartlite_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/swdio_tri_buffer_0'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/swdio_tri_buffer_0'
Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_auto_pc_0/cm3_core_auto_pc_0/cm3_core_auto_pc_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_auto_pc_0/cm3_core_auto_pc_0/cm3_core_auto_pc_0_in_context.xdc] for cell 'cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/xdc/top_hdl.xdc]
Finished Parsing XDC File [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/xdc/top_hdl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/xdc/top_hdl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_hdl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_hdl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.832 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.832 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 838.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 838.832 ; gain = 463.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 838.832 ; gain = 463.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0/cm3_core_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for swdio. (constraint file  d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for swdio. (constraint file  d:/fpga_study/ARM/cortex_m3_on_xc7a100t/bd/cm3_core/ip/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0/cm3_core_swdio_tri_buffer_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/swdio_tri_buffer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 838.832 ; gain = 463.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 838.832 ; gain = 463.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design cm3_core_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 838.832 ; gain = 463.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/clk_out1' to pin 'cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 866.535 ; gain = 490.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 866.684 ; gain = 491.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |cm3_core_xbar_0                |         1|
|2     |cm3_core_auto_pc_0             |         1|
|3     |cm3_core_CORTEXM3_AXI_0_0      |         1|
|4     |cm3_core_axi_gpio_0_1          |         1|
|5     |cm3_core_axi_uartlite_0_0      |         1|
|6     |cm3_core_clk_wiz_0_0           |         1|
|7     |cm3_core_proc_sys_reset_0_0    |         1|
|8     |cm3_core_swdio_tri_buffer_0_0  |         1|
|9     |cm3_core_util_vector_logic_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |cm3_core_CORTEXM3_AXI_0_0      |     1|
|2     |cm3_core_auto_pc_0             |     1|
|3     |cm3_core_axi_gpio_0_1          |     1|
|4     |cm3_core_axi_uartlite_0_0      |     1|
|5     |cm3_core_clk_wiz_0_0           |     1|
|6     |cm3_core_proc_sys_reset_0_0    |     1|
|7     |cm3_core_swdio_tri_buffer_0_0  |     1|
|8     |cm3_core_util_vector_logic_0_0 |     1|
|9     |cm3_core_xbar_0                |     1|
|10    |IBUF                           |     7|
|11    |OBUF                           |     5|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------+------------------------------+------+
|      |Instance                 |Module                        |Cells |
+------+-------------------------+------------------------------+------+
|1     |top                      |                              |   821|
|2     |  cm3_core_wrapper_ut0   |cm3_core_wrapper              |   809|
|3     |    cm3_core_i           |cm3_core                      |   809|
|4     |      axi_interconnect_0 |cm3_core_axi_interconnect_0_0 |   416|
|5     |        s00_couplers     |s00_couplers_imp_13AR556      |   153|
|6     |      xlconstant_0       |cm3_core_xlconstant_0_0       |     0|
|7     |      xlconstant_1       |cm3_core_xlconstant_0_1       |     0|
|8     |      xlconstant_2       |cm3_core_xlconstant_1_0       |     0|
+------+-------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 876.406 ; gain = 198.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 876.406 ; gain = 500.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 886.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.914 ; gain = 518.246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 886.914 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/fpga_study/ARM/cortex_m3_on_xc7a100t/vivado_prj/vivado_prj.runs/synth_1/top_hdl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_hdl_utilization_synth.rpt -pb top_hdl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 15:37:15 2022...
