INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Register Bank/Register_Bank.sim/sim_1/impl/timing/xsim/TB_Decoder_3_to_8_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module glbl
