Optimized the PMOS-NMOS size ratio in a CMOS inverter for balanced rise and fall times, identified critical threshold values, and measured timing delays through transient analysis.
