David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000[doi>10.1109/40.888701]
HERCULES User's Reference Manual 2003. Synopsys Inc.
Anoop Iyer , Diana Marculescu, Microarchitecture-level power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.3, p.230-239, June 2002[doi>10.1109/TVLSI.2002.1043326]
T. Karn , S. Rawat , D. Kirkpatrick , R. Roy , G. S. Spirakis , N. Sherwani , C. Peterson, EDA challenges facing future microprocessor design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1498-1506, November 2006[doi>10.1109/43.898828]
Tanay Karnik , Shekhar Borkar , Vivek De, Sub-90nm technologies: challenges and opportunities for CAD, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.203-206, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774602]
Moll, L. 2004. The next-generation line of Broadcom's SiByte#8482; multiprocessor SoCs. In Proceedings of the Fall Microprocessor Forum (San Jose, CA, Oct.).
Sano, B. 2002. Chip combines four 1GHZ cores. In Microprocessor Report.
