pr_warn_once	,	F_27
SYS_ID_ISAR1_EL1	,	V_61
CONFIG_COMPAT	,	F_34
shift	,	V_11
hwcap_type	,	V_109
feature_matches	,	F_22
ID_AA64MMFR0_EL1	,	V_143
pr_warn	,	F_18
init_cpu_features	,	F_15
SYS_MVFR2_EL1	,	V_87
strict	,	V_29
ARRAY_SIZE	,	F_3
"No Cache Writeback Granule information, assuming cache line size %d\n"	,	L_8
arm64_ftr_reg	,	V_3
cpuid_feature_extract_field	,	F_23
arm64_ftr_set_value	,	F_4
SYS_ID_PFR1_EL1	,	V_81
rc	,	V_117
size	,	V_21
check_early_cpu_features	,	F_47
read_cpuid_id	,	F_29
__maybe_unused	,	T_5
has_useable_gicv3_cpuif	,	F_25
"%s present but disabled by higher exception level\n"	,	L_3
cur	,	V_13
safe_val	,	V_16
is_kernel_in_hyp_mode	,	F_32
SYS_ID_AA64PFR1_EL1	,	V_55
hwcaps	,	V_119
arm64_ftr_regs	,	V_5
set_sys_caps_initialised	,	F_44
sys_reg	,	V_23
verify_cpu_asid_bits	,	F_48
reg_id_isar4	,	V_68
FTR_EXACT	,	V_15
reg_id_isar5	,	V_70
SYS_ID_MMFR3_EL1	,	V_77
SYS_ID_ISAR5_EL1	,	V_69
capability	,	V_123
MIDR_REVISION_MASK	,	V_106
BUG	,	F_7
SYS_ID_AA64DFR1_EL1	,	V_41
ID_PFR1_EL1	,	V_127
a	,	V_19
ID_MMFR0_EL1	,	V_129
b	,	V_20
ftr_new	,	V_28
pr_info	,	F_40
regp	,	V_2
i	,	V_118
s64	,	T_3
reg_id_isar0	,	V_60
reg_id_isar1	,	V_62
MIDR_IS_CPU_MODEL_RANGE	,	F_30
reg_id_isar2	,	V_64
cwg	,	V_152
reg_id_isar3	,	V_66
reg_mvfr1	,	V_86
reg_dczid	,	V_36
reg_mvfr0	,	V_84
reg_mvfr2	,	V_88
smp_processor_id	,	F_51
"CPU%d: missing feature: %s\n"	,	L_5
SYS_ID_ISAR2_EL1	,	V_63
"CPU%d: missing HWCAP: %s\n"	,	L_6
SYS_ID_AA64ISAR0_EL1	,	V_43
has_cpuid_feature	,	F_24
arm64_ftr_value	,	F_14
reg	,	V_8
arm64_ftr_safe_value	,	F_6
SYS_ID_DFR0_EL1	,	V_57
info	,	V_32
reg_id_dfr0	,	V_58
ret	,	V_14
ARM64_HAS_PAN	,	V_155
sort_ftr_regs	,	F_10
ID_ISAR3_EL1	,	V_136
name	,	V_92
read_system_reg	,	F_21
desc	,	V_101
ID_ISAR2_EL1	,	V_135
BUG_ON	,	F_13
ftr_cur	,	V_89
sys_val	,	V_30
cache_line_size	,	F_56
on_each_cpu	,	F_43
ID_PFR0_EL1	,	V_126
caps	,	V_122
has_no_hw_prefetch	,	F_28
sys_id	,	V_4
WARN_TAINT_ONCE	,	F_20
reg_cntfrq	,	V_38
sys_caps_initialised	,	V_125
SYS_ID_MMFR0_EL1	,	V_71
L1_CACHE_BYTES	,	V_154
"detected feature:"	,	L_7
boot	,	V_91
mask	,	V_10
field_pos	,	V_97
search_cmp_ftr_reg	,	F_1
strict_mask	,	V_25
rv_min	,	V_103
ID_AA64MMFR1_EL1	,	V_144
SYS_ID_AA64DFR0_EL1	,	V_39
min_field_value	,	V_99
update_cpu_ftr_reg	,	F_16
taint	,	V_93
ID_MMFR1_EL1	,	V_130
cpus_set_cap	,	F_41
SYS_ID_AA64ISAR1_EL1	,	V_45
SYS_CNTFRQ_EL0	,	V_37
ftr_bits	,	V_26
MIDR_VARIANT_SHIFT	,	V_105
check_update_ftr_reg	,	F_17
gic_enable_sre	,	F_26
compat_elf_hwcap	,	V_114
elf_hwcap	,	V_111
reg_id_pfr1	,	V_82
reg_id_pfr0	,	V_80
"L1_CACHE_BYTES smaller than the Cache Writeback Granule (%d &lt; %d)\n"	,	L_9
arm64_ftr_bits	,	V_6
arm64_hwcaps	,	V_120
enable_cpu_capabilities	,	F_42
ID_MMFR2_EL1	,	V_131
cpufeature_pan_not_uao	,	F_57
cache_type_cwg	,	F_55
tmp	,	V_22
enable	,	V_124
midr	,	V_102
setup_cpu_hwcaps	,	F_37
id	,	V_1
FTR_HIGHER_SAFE	,	V_18
init_cpu_ftr_reg	,	F_12
val	,	V_24
cpus_have_hwcap	,	F_36
reg_id_aa64dfr1	,	V_42
SYS_MVFR0_EL1	,	V_83
cap_set_hwcap	,	F_33
swap_ftr_regs	,	F_9
MVFR0_EL1	,	V_138
reg_id_aa64dfr0	,	V_40
cls	,	V_153
matches	,	V_121
SYS_CTR_EL0	,	V_33
FTR_LOWER_SAFE	,	V_17
SYS_ID_ISAR3_EL1	,	V_65
CAP_HWCAP	,	V_110
compat_elf_hwcap2	,	V_116
SYS_ID_AA64MMFR0_EL1	,	V_47
get_arm64_ftr_reg	,	F_2
reg_ctr	,	V_34
DCZID_EL0	,	V_150
reg_id_aa64pfr0	,	V_54
runs_at_el2	,	F_31
reg_id_aa64pfr1	,	V_56
SYS_ID_MMFR1_EL1	,	V_73
has_sre	,	V_100
SYS_ID_AA64MMFR1_EL1	,	V_49
__raw_read_system_reg	,	F_45
ID_ISAR1_EL1	,	V_134
cpuinfo_arm64	,	V_31
reg_id_aa64mmfr0	,	V_48
ID_ISAR4_EL1	,	V_137
reg_id_aa64mmfr1	,	V_50
reg_id_aa64mmfr2	,	V_52
pr_crit	,	F_50
MIDR_THUNDERX	,	V_107
reg_id_aa64isar0	,	V_44
update_cpu_capabilities	,	F_38
ID_AA64DFR0_EL1	,	V_142
reg_id_aa64isar1	,	V_46
ID_AA64ISAR1_EL1	,	V_147
read_cpuid	,	F_46
CTR_EL0	,	V_149
CAP_COMPAT_HWCAP2	,	V_115
arm64_cpu_capabilities	,	V_95
cpus_have_cap	,	F_39
SYS_ID_ISAR0_EL1	,	V_59
__init	,	T_4
width	,	V_27
"%s %s\n"	,	L_4
ID_AA64PFR0_EL1	,	V_141
ID_AA64MMFR2_EL1	,	V_145
arm64_features	,	V_151
SYS_DCZID_EL0	,	V_35
SYS_ID_PFR0_EL1	,	V_79
sign	,	V_98
reg_id_mmfr0	,	V_72
reg_id_mmfr2	,	V_76
reg_id_mmfr1	,	V_74
setup_cpu_features	,	F_54
reg_id_mmfr3	,	V_78
"SANITY CHECK: Unexpected variation in %s. Boot CPU: %#016llx, CPU%d: %#016llx\n"	,	L_1
hwcap	,	V_112
u32	,	T_1
ID_MMFR3_EL1	,	V_132
new	,	V_12
SYS_ID_ISAR4_EL1	,	V_67
cpu	,	V_90
SYS_MVFR1_EL1	,	V_85
sort	,	F_11
entry	,	V_96
ftrp	,	V_7
MVFR1_EL1	,	V_139
CNTFRQ_EL0	,	V_148
MVFR2_EL1	,	V_140
sort_cmp_ftr_regs	,	F_8
SYS_ID_AA64PFR0_EL1	,	V_53
ID_DFR0_EL1	,	V_128
"Unsupported CPU feature variation.\n"	,	L_2
cap	,	V_108
ID_ISAR0_EL1	,	V_133
rv_max	,	V_104
verify_local_cpu_capabilities	,	F_49
SYS_ID_AA64MMFR2_EL1	,	V_51
CAP_COMPAT_HWCAP	,	V_113
ftr_val	,	V_9
WARN_ON	,	F_35
ARM64_HAS_UAO	,	V_156
update_cpu_features	,	F_19
TAINT_CPU_OUT_OF_SPEC	,	V_94
ID_AA64ISAR0_EL1	,	V_146
u64	,	T_2
arm64_ftr_mask	,	F_5
setup_feature_capabilities	,	F_53
cpu_die_early	,	F_52
SYS_ID_MMFR2_EL1	,	V_75
