****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 20 20:56:08 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                   2.662
  Critical Path Slack:                    0.546
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           10
  Critical Path Length:                   7.022
  Critical Path Slack:                   -3.964
  Total Negative Slack:                 -40.795
  No. of Violating Paths:                    16
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                   7.522
  Critical Path Slack:                    0.322
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.328
  Critical Path Slack:                   -0.286
  Total Negative Slack:                  -2.626
  No. of Violating Paths:                    14
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   2.880
  Critical Path Slack:                   -1.128
  Total Negative Slack:                 -25.882
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                   7.945
  Critical Path Slack:                   -5.949
  Total Negative Slack:                -339.666
  No. of Violating Paths:                   246
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.404
  Critical Path Slack:                   -0.868
  Total Negative Slack:                 -22.935
  No. of Violating Paths:                    65
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   2.713
  Critical Path Slack:                    2.187
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3210
  Leaf Cell Count:                        45787
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67290.227
  Total cell area:                   382815.219
  Design Area:                       450105.438
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185284
  clock_gating_setup Count:                  16
  sequential_clock_pulse_width Count:       150
  max_capacitance Count:                     27
  min_capacitance Count:                     16
  clock_gating_setup Cost:              -40.795
  sequential_clock_pulse_width Cost:     -3.239
  max_capacitance Cost:                -606.648
  min_capacitance Cost:                  -1.424
  Total DRC Cost:                      -652.106
  ---------------------------------------------

1
