// Seed: 3904138459
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge -1) -1)
  else $unsigned(29);
  ;
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd49
);
  wire ["" : -1] _id_1;
  assign id_1 = id_1;
  wire id_2;
  wire [1 : id_1] id_3;
endmodule
