# Verilog cache simulation
LRU cache simulation
