// Seed: 4221292467
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  logic id_2,
    input  tri1  id_3,
    output wire  id_4
);
  assign id_4 = 1;
  logic [7:0] id_6;
  initial begin
    #1 begin : id_7
      $display(id_6[1'b0-:1]);
    end
    id_0 <= #1  !1;
    id_4 = 1'b0;
    id_0 <= 1 & id_2;
  end
  assign id_0 = id_2;
  wire id_8;
  assign {1 <-> 1, 1, 1} = 1'b0;
  module_0(
      id_8, id_8, id_8
  );
endmodule
