#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7ffff30cf620 .scope module, "instruction_cache_tb" "instruction_cache_tb" 2 7;
 .timescale 0 0;
v0x7ffff30ffdd0_0 .var "ADDRESS", 31 0;
v0x7ffff30ffeb0_0 .net "BUSYWAIT", 0 0, v0x7ffff30da960_0;  1 drivers
v0x7ffff30fff80_0 .var "CLK", 0 0;
v0x7ffff3100050_0 .net "MEM_ADDRESS", 27 0, v0x7ffff30fcd30_0;  1 drivers
v0x7ffff3100140_0 .net "MEM_BUSYWAIT", 0 0, v0x7ffff30feb80_0;  1 drivers
v0x7ffff3100280_0 .net "MEM_READ", 0 0, v0x7ffff30fced0_0;  1 drivers
v0x7ffff3100370_0 .net "MEM_READDATA", 127 0, v0x7ffff30feef0_0;  1 drivers
v0x7ffff3100460_0 .net "READDATA", 31 0, v0x7ffff30fd150_0;  1 drivers
v0x7ffff3100500_0 .var "RESET", 0 0;
v0x7ffff31005a0_0 .var/i "j", 31 0;
S_0x7ffff30cf7b0 .scope module, "my_instruction_cache" "instruction_cache" 2 16, 3 1 0, S_0x7ffff30cf620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "ADDRESS";
    .port_info 3 /OUTPUT 32 "READDATA";
    .port_info 4 /OUTPUT 1 "BUSYWAIT";
    .port_info 5 /OUTPUT 28 "MEM_ADDRESS";
    .port_info 6 /OUTPUT 1 "MEM_READ";
    .port_info 7 /INPUT 128 "MEM_READDATA";
    .port_info 8 /INPUT 1 "MEM_BUSYWAIT";
P_0x7ffff3080620 .param/l "IDLE" 0 3 67, C4<00>;
P_0x7ffff3080660 .param/l "READ_MEM" 0 3 67, C4<01>;
P_0x7ffff30806a0 .param/l "UPDATE_CACHE" 0 3 67, C4<10>;
L_0x7ffff30da800/d .functor BUFZ 128, L_0x7ffff3100640, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7ffff30da800 .delay 128 (1,1,1) L_0x7ffff30da800/d;
L_0x7ffff3100d60/d .functor BUFZ 1, L_0x7ffff3100a20, C4<0>, C4<0>, C4<0>;
L_0x7ffff3100d60 .delay 1 (1,1,1) L_0x7ffff3100d60/d;
L_0x7ffff3101190/d .functor BUFZ 25, L_0x7ffff3100ec0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x7ffff3101190 .delay 25 (1,1,1) L_0x7ffff3101190/d;
L_0x7ffff31018c0 .functor AND 1, L_0x7ffff3100d60, L_0x7ffff3101730, C4<1>, C4<1>;
v0x7ffff30bee60_0 .net "ADDRESS", 31 0, v0x7ffff30ffdd0_0;  1 drivers
v0x7ffff30da960_0 .var "BUSYWAIT", 0 0;
v0x7ffff30fc9e0_0 .net "CLK", 0 0, v0x7ffff30fff80_0;  1 drivers
v0x7ffff30fca80 .array "DATA", 7 0, 127 0;
v0x7ffff30fcb40_0 .net "DATA_OUT", 127 0, L_0x7ffff30da800;  1 drivers
v0x7ffff30fcc70_0 .net "HIT", 0 0, L_0x7ffff31018c0;  1 drivers
v0x7ffff30fcd30_0 .var "MEM_ADDRESS", 27 0;
v0x7ffff30fce10_0 .net "MEM_BUSYWAIT", 0 0, v0x7ffff30feb80_0;  alias, 1 drivers
v0x7ffff30fced0_0 .var "MEM_READ", 0 0;
v0x7ffff30fcf90_0 .net "MEM_READDATA", 127 0, v0x7ffff30feef0_0;  alias, 1 drivers
v0x7ffff30fd070_0 .var "NEXT_STATE", 1 0;
v0x7ffff30fd150_0 .var "READDATA", 31 0;
v0x7ffff30fd230_0 .net "RESET", 0 0, v0x7ffff3100500_0;  1 drivers
v0x7ffff30fd2f0_0 .var "STATE", 1 0;
v0x7ffff30fd3d0 .array "TAG", 7 0, 24 0;
v0x7ffff30fd490_0 .net "TAG_OUT", 24 0, L_0x7ffff3101190;  1 drivers
v0x7ffff30fd570_0 .net "TAG_STATUS", 0 0, L_0x7ffff3101730;  1 drivers
v0x7ffff30fd630 .array "VALID", 7 0, 0 0;
v0x7ffff30fd6d0_0 .net "VALID_OUT", 0 0, L_0x7ffff3100d60;  1 drivers
v0x7ffff30fd790_0 .net *"_ivl_0", 127 0, L_0x7ffff3100640;  1 drivers
v0x7ffff30fd870_0 .net *"_ivl_10", 0 0, L_0x7ffff3100a20;  1 drivers
v0x7ffff30fd950_0 .net *"_ivl_13", 2 0, L_0x7ffff3100af0;  1 drivers
v0x7ffff30fda30_0 .net *"_ivl_14", 4 0, L_0x7ffff3100b90;  1 drivers
L_0x7fe15eec0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff30fdb10_0 .net *"_ivl_17", 1 0, L_0x7fe15eec0060;  1 drivers
v0x7ffff30fdbf0_0 .net *"_ivl_20", 24 0, L_0x7ffff3100ec0;  1 drivers
v0x7ffff30fdcd0_0 .net *"_ivl_23", 2 0, L_0x7ffff3100f60;  1 drivers
v0x7ffff30fddb0_0 .net *"_ivl_24", 4 0, L_0x7ffff3101050;  1 drivers
L_0x7fe15eec00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff30fde90_0 .net *"_ivl_27", 1 0, L_0x7fe15eec00a8;  1 drivers
v0x7ffff30fdf70_0 .net *"_ivl_3", 2 0, L_0x7ffff3100700;  1 drivers
v0x7ffff30fe050_0 .net *"_ivl_31", 24 0, L_0x7ffff31012f0;  1 drivers
v0x7ffff30fe130_0 .net *"_ivl_32", 0 0, L_0x7ffff31013f0;  1 drivers
L_0x7fe15eec00f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ffff30fe1f0_0 .net/2s *"_ivl_34", 1 0, L_0x7fe15eec00f0;  1 drivers
L_0x7fe15eec0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff30fe2d0_0 .net/2s *"_ivl_36", 1 0, L_0x7fe15eec0138;  1 drivers
v0x7ffff30fe3b0_0 .net *"_ivl_38", 1 0, L_0x7ffff3101530;  1 drivers
v0x7ffff30fe490_0 .net *"_ivl_4", 4 0, L_0x7ffff31007a0;  1 drivers
L_0x7fe15eec0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ffff30fe570_0 .net *"_ivl_7", 1 0, L_0x7fe15eec0018;  1 drivers
v0x7ffff30fe650_0 .var/i "i", 31 0;
E_0x7ffff30ba4a0 .event edge, v0x7ffff30fd230_0;
E_0x7ffff30c4490/0 .event edge, v0x7ffff30fd230_0;
E_0x7ffff30c4490/1 .event posedge, v0x7ffff30fc9e0_0;
E_0x7ffff30c4490 .event/or E_0x7ffff30c4490/0, E_0x7ffff30c4490/1;
E_0x7ffff30a29b0 .event edge, v0x7ffff30fd2f0_0;
E_0x7ffff30dd930 .event edge, v0x7ffff30fd2f0_0, v0x7ffff30fcc70_0, v0x7ffff30bee60_0, v0x7ffff30fce10_0;
E_0x7ffff30ddd00 .event edge, v0x7ffff30fcc70_0, v0x7ffff30bee60_0, v0x7ffff30fcb40_0;
E_0x7ffff30ddd40 .event posedge, v0x7ffff30fc9e0_0;
E_0x7ffff30bba30 .event edge, v0x7ffff30bee60_0;
L_0x7ffff3100640 .array/port v0x7ffff30fca80, L_0x7ffff31007a0;
L_0x7ffff3100700 .part v0x7ffff30ffdd0_0, 4, 3;
L_0x7ffff31007a0 .concat [ 3 2 0 0], L_0x7ffff3100700, L_0x7fe15eec0018;
L_0x7ffff3100a20 .array/port v0x7ffff30fd630, L_0x7ffff3100b90;
L_0x7ffff3100af0 .part v0x7ffff30ffdd0_0, 4, 3;
L_0x7ffff3100b90 .concat [ 3 2 0 0], L_0x7ffff3100af0, L_0x7fe15eec0060;
L_0x7ffff3100ec0 .array/port v0x7ffff30fd3d0, L_0x7ffff3101050;
L_0x7ffff3100f60 .part v0x7ffff30ffdd0_0, 4, 3;
L_0x7ffff3101050 .concat [ 3 2 0 0], L_0x7ffff3100f60, L_0x7fe15eec00a8;
L_0x7ffff31012f0 .part v0x7ffff30ffdd0_0, 7, 25;
L_0x7ffff31013f0 .cmp/eq 25, L_0x7ffff3101190, L_0x7ffff31012f0;
L_0x7ffff3101530 .functor MUXZ 2, L_0x7fe15eec0138, L_0x7fe15eec00f0, L_0x7ffff31013f0, C4<>;
L_0x7ffff3101730 .delay 1 (1,1,1) L_0x7ffff3101730/d;
L_0x7ffff3101730/d .part L_0x7ffff3101530, 0, 1;
S_0x7ffff30fe850 .scope module, "my_instruction_memory" "instruction_memory" 2 18, 4 14 0, S_0x7ffff30cf620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INPUT 28 "ADDRESS";
    .port_info 3 /OUTPUT 128 "READ_DATA";
    .port_info 4 /OUTPUT 1 "BUSYWAIT";
v0x7ffff30feaa0_0 .net "ADDRESS", 27 0, v0x7ffff30fcd30_0;  alias, 1 drivers
v0x7ffff30feb80_0 .var "BUSYWAIT", 0 0;
v0x7ffff30fec20_0 .net "CLK", 0 0, v0x7ffff30fff80_0;  alias, 1 drivers
v0x7ffff30fecc0 .array "MEMORY", 1023 0, 7 0;
v0x7ffff30fed60_0 .net "READ", 0 0, v0x7ffff30fced0_0;  alias, 1 drivers
v0x7ffff30fee50_0 .var "READ_ACCESS", 0 0;
v0x7ffff30feef0_0 .var "READ_DATA", 127 0;
v0x7ffff30fef90_0 .var *"_ivl_10", 7 0; Local signal
v0x7ffff30ff030_0 .var *"_ivl_11", 7 0; Local signal
v0x7ffff30ff0f0_0 .var *"_ivl_12", 7 0; Local signal
v0x7ffff30ff1d0_0 .var *"_ivl_13", 7 0; Local signal
v0x7ffff30ff2b0_0 .var *"_ivl_14", 7 0; Local signal
v0x7ffff30ff390_0 .var *"_ivl_15", 7 0; Local signal
v0x7ffff30ff470_0 .var *"_ivl_16", 7 0; Local signal
v0x7ffff30ff550_0 .var *"_ivl_17", 7 0; Local signal
v0x7ffff30ff630_0 .var *"_ivl_2", 7 0; Local signal
v0x7ffff30ff710_0 .var *"_ivl_3", 7 0; Local signal
v0x7ffff30ff7f0_0 .var *"_ivl_4", 7 0; Local signal
v0x7ffff30ff8d0_0 .var *"_ivl_5", 7 0; Local signal
v0x7ffff30ff9b0_0 .var *"_ivl_6", 7 0; Local signal
v0x7ffff30ffa90_0 .var *"_ivl_7", 7 0; Local signal
v0x7ffff30ffb70_0 .var *"_ivl_8", 7 0; Local signal
v0x7ffff30ffc50_0 .var *"_ivl_9", 7 0; Local signal
E_0x7ffff30c4450 .event edge, v0x7ffff30fced0_0;
    .scope S_0x7ffff30cf7b0;
T_0 ;
    %wait E_0x7ffff30bba30;
    %load/vec4 v0x7ffff30bee60_0;
    %cmpi/ne 4294967292, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff30da960_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ffff30cf7b0;
T_1 ;
    %wait E_0x7ffff30ddd40;
    %load/vec4 v0x7ffff30fcc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff30da960_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff30cf7b0;
T_2 ;
    %wait E_0x7ffff30ddd00;
    %delay 1, 0;
    %load/vec4 v0x7ffff30fcc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7ffff30bee60_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x7ffff30fcb40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7ffff30fd150_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7ffff30fcb40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7ffff30fd150_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7ffff30fcb40_0;
    %parti/s 32, 64, 8;
    %store/vec4 v0x7ffff30fd150_0, 0, 32;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x7ffff30fcb40_0;
    %parti/s 32, 96, 8;
    %store/vec4 v0x7ffff30fd150_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7ffff30fd150_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ffff30cf7b0;
T_3 ;
    %wait E_0x7ffff30dd930;
    %load/vec4 v0x7ffff30fd2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x7ffff30fcc70_0;
    %nor/r;
    %load/vec4 v0x7ffff30bee60_0;
    %pushi/vec4 4294967292, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffff30fd070_0, 0, 2;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff30fd070_0, 0, 2;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x7ffff30fce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ffff30fd070_0, 0, 2;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ffff30fd070_0, 0, 2;
T_3.7 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff30fd070_0, 0, 2;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ffff30cf7b0;
T_4 ;
    %wait E_0x7ffff30a29b0;
    %load/vec4 v0x7ffff30fd2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff30fced0_0, 0, 1;
    %pushi/vec4 268435455, 268435455, 28;
    %store/vec4 v0x7ffff30fcd30_0, 0, 28;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff30fced0_0, 0, 1;
    %load/vec4 v0x7ffff30bee60_0;
    %parti/s 28, 4, 4;
    %store/vec4 v0x7ffff30fcd30_0, 0, 28;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff30fced0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7ffff30fcf90_0;
    %load/vec4 v0x7ffff30bee60_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7ffff30fca80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7ffff30bee60_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7ffff30fd630, 4, 0;
    %load/vec4 v0x7ffff30bee60_0;
    %parti/s 25, 7, 4;
    %load/vec4 v0x7ffff30bee60_0;
    %parti/s 3, 4, 4;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7ffff30fd3d0, 4, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ffff30cf7b0;
T_5 ;
    %wait E_0x7ffff30c4490;
    %load/vec4 v0x7ffff30fd230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ffff30fd2f0_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7ffff30fd070_0;
    %store/vec4 v0x7ffff30fd2f0_0, 0, 2;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff30cf7b0;
T_6 ;
    %wait E_0x7ffff30ba4a0;
    %load/vec4 v0x7ffff30fd230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff30fe650_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7ffff30fe650_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7ffff30fe650_0;
    %store/vec4a v0x7ffff30fd630, 4, 0;
    %pushi/vec4 33554431, 33554431, 25;
    %ix/getv/s 4, v0x7ffff30fe650_0;
    %store/vec4a v0x7ffff30fd3d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff30da960_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 4, v0x7ffff30fe650_0;
    %store/vec4a v0x7ffff30fca80, 4, 0;
    %load/vec4 v0x7ffff30fe650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff30fe650_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ffff30fe850;
T_7 ;
    %wait E_0x7ffff30c4450;
    %load/vec4 v0x7ffff30fed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7ffff30feb80_0, 0, 1;
    %load/vec4 v0x7ffff30fed60_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7ffff30fee50_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ffff30fe850;
T_8 ;
    %wait E_0x7ffff30ddd40;
    %load/vec4 v0x7ffff30fee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 0, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff630_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff630_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 1, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff710_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff710_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 2, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff7f0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff7f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 3, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff8d0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff8d0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 4, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff9b0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff9b0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 5, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ffa90_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ffa90_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 6, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ffb70_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ffb70_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 7, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ffc50_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ffc50_0;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 8, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30fef90_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30fef90_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 9, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff030_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff030_0;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 10, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff0f0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff0f0_0;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 11, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff1d0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff1d0_0;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 12, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff2b0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff2b0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 13, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff390_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff390_0;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 14, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff470_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff470_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %load/vec4 v0x7ffff30feaa0_0;
    %concati/vec4 15, 0, 4;
    %ix/vec4 4;
    %load/vec4a v0x7ffff30fecc0, 4;
    %store/vec4 v0x7ffff30ff550_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7ffff30ff550_0;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ffff30feef0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff30feb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff30fee50_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffff30cf620;
T_9 ;
    %vpi_call 2 23 "$dumpfile", "instruction_cache_wavedata.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff30cf620 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7ffff31005a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ffff30fca80, v0x7ffff31005a0_0 > {0 0 0};
    %load/vec4 v0x7ffff31005a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x7ffff31005a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.3, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ffff30fd3d0, v0x7ffff31005a0_0 > {0 0 0};
    %load/vec4 v0x7ffff31005a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
T_9.4 ;
    %load/vec4 v0x7ffff31005a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.5, 5;
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ffff30fd630, v0x7ffff31005a0_0 > {0 0 0};
    %load/vec4 v0x7ffff31005a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x7ffff31005a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.7, 5;
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7ffff30fecc0, v0x7ffff31005a0_0 > {0 0 0};
    %load/vec4 v0x7ffff31005a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff31005a0_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff30fff80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3100500_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff3100500_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3100500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff30ffdd0_0, 0, 32;
    %delay 500, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7ffff30cf620;
T_10 ;
    %delay 4, 0;
    %load/vec4 v0x7ffff30fff80_0;
    %inv;
    %store/vec4 v0x7ffff30fff80_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "instruction_cache_tb.v";
    "./instruction_cache.v";
    "./../Intruction_Memory/instruction_memory.v";
