module Register_File (

	input logic clk, 
	input logic rst, 
	input logic write_enable, 
	input logic [31:0] write_data, 
	input logic [4:0] rs1,rs2,rd, 
	output logic [31:0] rs1_data, 
	output logic [31:0] rs2_data
	
);

	logic [31:0] regs [0:31]; 
	
	initial begin 
		for (int i = 0; i<32; i++) 
			regs[i]=0; 
	end 
	
	assign rs1_data = (rs1==0) ? 0 : regs[rs1]; 
	assign rs2_data = (rs2==0) ? 0 : regs[rs2]; 
	
	
	
	
	always_ff@(posedge clk) begin 
		if (write_enable && rd!=0) 
			regs[rd] <= write_data; 
	end 
endmodule 
			