#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000266e0790830 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v00000266e0a2b1e0_0 .var "CLK", 0 0;
o00000266e09c2b98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000266e0a2ae20_0 .net "LEDS", 31 0, o00000266e09c2b98;  0 drivers
L_00000266e0a32e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000266e0a28c60_0 .net "RESET", 0 0, L_00000266e0a32e68;  1 drivers
v00000266e0a29020_0 .net "clk", 0 0, L_00000266e0a2aec0;  1 drivers
v00000266e0a29160_0 .var "prev_LEDS", 31 0;
S_00000266e07909c0 .scope module, "divide" "clock_divider" 2 10, 3 378 0, S_00000266e0790830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_00000266e0994a60 .param/l "DIV" 0 3 383, +C4<00000000000000000000000000010010>;
v00000266e09aba30_0 .net "CLK", 0 0, v00000266e0a2b1e0_0;  1 drivers
v00000266e09aced0_0 .net "RESET", 0 0, L_00000266e0a32e68;  alias, 1 drivers
v00000266e09ad150_0 .net "dCLK", 0 0, L_00000266e0a2aec0;  alias, 1 drivers
v00000266e09acc50_0 .var "divided_clk", 18 0;
E_00000266e0994aa0 .event posedge, v00000266e09aba30_0;
L_00000266e0a2aec0 .part v00000266e09acc50_0, 18, 1;
S_00000266e090e9f0 .scope module, "test" "SOC" 2 17, 3 1 0, S_00000266e0790830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
v00000266e0a2aba0_0 .net "CLK", 0 0, L_00000266e0a2aec0;  alias, 1 drivers
v00000266e0a2a740_0 .net "LEDS", 31 0, o00000266e09c2b98;  alias, 0 drivers
v00000266e0a2aa60_0 .net "RESET", 0 0, L_00000266e0a32e68;  alias, 1 drivers
v00000266e0a29480_0 .net "address", 31 0, L_00000266e0a293e0;  1 drivers
v00000266e0a29ca0_0 .net "read", 0 0, L_00000266e098d4b0;  1 drivers
v00000266e0a2ac40_0 .net "readData", 31 0, v00000266e0a2a880_0;  1 drivers
v00000266e0a2ace0_0 .net "writeData", 31 0, L_00000266e0a8b200;  1 drivers
v00000266e0a290c0_0 .net "writeMask", 3 0, L_00000266e0a8b0c0;  1 drivers
S_00000266e090eb80 .scope module, "CPU" "processor" 3 21, 3 38 0, S_00000266e090e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 32 "address";
    .port_info 2 /INPUT 32 "readData";
    .port_info 3 /OUTPUT 32 "writeDataMemory";
    .port_info 4 /OUTPUT 4 "writeMask";
    .port_info 5 /OUTPUT 1 "read";
P_00000266e09a4ed0 .param/l "decode" 1 3 89, +C4<00000000000000000000000000000001>;
P_00000266e09a4f08 .param/l "execute" 1 3 90, +C4<00000000000000000000000000000010>;
P_00000266e09a4f40 .param/l "fetch" 1 3 88, +C4<00000000000000000000000000000000>;
P_00000266e09a4f78 .param/l "memory" 1 3 91, +C4<00000000000000000000000000000011>;
P_00000266e09a4fb0 .param/l "writeback" 1 3 92, +C4<00000000000000000000000000000100>;
L_00000266e098dc90 .functor AND 1, L_00000266e0a28f80, L_00000266e0a8db40, C4<1>, C4<1>;
L_00000266e098d4b0 .functor OR 1, L_00000266e0a28a80, L_00000266e098dc90, C4<0>, C4<0>;
L_00000266e098df30 .functor BUFZ 32, v00000266e09accf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000266e098d670 .functor OR 1, L_00000266e0a8dc80, L_00000266e0a8d6e0, C4<0>, C4<0>;
L_00000266e098e010 .functor OR 1, L_00000266e0a8ed60, L_00000266e0a8d6e0, C4<0>, C4<0>;
L_00000266e098e0f0 .functor AND 1, L_00000266e0a28e40, L_00000266e0a28ee0, C4<1>, C4<1>;
L_00000266e098cb80 .functor AND 1, L_00000266e098e0f0, L_00000266e0a29e80, C4<1>, C4<1>;
L_00000266e098e390 .functor AND 1, L_00000266e0a8da00, v00000266e0a12140_0, C4<1>, C4<1>;
L_00000266e098cc60 .functor OR 1, L_00000266e098e390, L_00000266e0a8ed60, C4<0>, C4<0>;
L_00000266e098c800 .functor AND 1, L_00000266e0a8ce20, L_00000266e0a8cc40, C4<1>, C4<1>;
L_00000266e098c950 .functor AND 1, L_00000266e0a8c600, L_00000266e0a8e7c0, C4<1>, C4<1>;
L_00000266e098dd70 .functor AND 32, L_00000266e0a8b660, L_00000266e0a8c060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000266e0a12a00_0 .net "ALU_I", 0 0, L_00000266e0a8d960;  1 drivers
v00000266e0a12f00_0 .net "ALUimm_I", 0 0, L_00000266e0a8dc80;  1 drivers
v00000266e0a125a0_0 .net "AUIPC_I", 0 0, L_00000266e0a8ecc0;  1 drivers
v00000266e0a12c80_0 .net "CLK", 0 0, L_00000266e0a2aec0;  alias, 1 drivers
v00000266e0a12000_0 .net "JALR_I", 0 0, L_00000266e0a8d6e0;  1 drivers
v00000266e0a12960_0 .net "JAL_I", 0 0, L_00000266e0a8ed60;  1 drivers
v00000266e0a12aa0_0 .var "LEDSoutput", 31 0;
v00000266e0a12500_0 .net "LUI_I", 0 0, L_00000266e0a8e720;  1 drivers
v00000266e0a119c0_0 .var "PC", 31 0;
v00000266e0a12fa0_0 .net "PCplus4", 31 0, L_00000266e0a297a0;  1 drivers
v00000266e0a12640_0 .net "PCplusImmediate", 31 0, L_00000266e0a29b60;  1 drivers
v00000266e0a12dc0_0 .net *"_ivl_0", 31 0, L_00000266e0a2a560;  1 drivers
v00000266e0a13360_0 .net *"_ivl_101", 7 0, L_00000266e0a8af80;  1 drivers
v00000266e0a134a0_0 .net *"_ivl_103", 7 0, L_00000266e0a8bca0;  1 drivers
v00000266e0a13680_0 .net *"_ivl_107", 1 0, L_00000266e0a8bf20;  1 drivers
L_00000266e0a33180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000266e0a13720_0 .net/2u *"_ivl_108", 1 0, L_00000266e0a33180;  1 drivers
L_00000266e0a32f40 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a11a60_0 .net *"_ivl_11", 28 0, L_00000266e0a32f40;  1 drivers
v00000266e0a11b00_0 .net *"_ivl_113", 1 0, L_00000266e0a8cd80;  1 drivers
L_00000266e0a331c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000266e0a11ba0_0 .net/2u *"_ivl_114", 1 0, L_00000266e0a331c8;  1 drivers
v00000266e0a11c40_0 .net *"_ivl_119", 0 0, L_00000266e0a8c6a0;  1 drivers
L_00000266e0a32f88 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000266e0a14fb0_0 .net/2u *"_ivl_12", 31 0, L_00000266e0a32f88;  1 drivers
v00000266e0a13bb0_0 .net *"_ivl_121", 0 0, L_00000266e0a8ce20;  1 drivers
v00000266e0a155f0_0 .net *"_ivl_123", 0 0, L_00000266e0a8c7e0;  1 drivers
v00000266e0a15690_0 .net *"_ivl_125", 0 0, L_00000266e0a8c100;  1 drivers
v00000266e0a14a10_0 .net *"_ivl_126", 0 0, L_00000266e0a8cc40;  1 drivers
v00000266e0a14e70_0 .net *"_ivl_130", 23 0, L_00000266e0a8d280;  1 drivers
v00000266e0a14f10_0 .net *"_ivl_132", 31 0, L_00000266e0a8b2a0;  1 drivers
v00000266e0a15410_0 .net *"_ivl_134", 15 0, L_00000266e0a8c240;  1 drivers
v00000266e0a148d0_0 .net *"_ivl_136", 31 0, L_00000266e0a8c2e0;  1 drivers
v00000266e0a14970_0 .net *"_ivl_138", 31 0, L_00000266e0a8c380;  1 drivers
v00000266e0a13c50_0 .net *"_ivl_14", 0 0, L_00000266e0a28f80;  1 drivers
v00000266e0a15050_0 .net *"_ivl_143", 0 0, L_00000266e0a8bde0;  1 drivers
v00000266e0a15730_0 .net *"_ivl_145", 0 0, L_00000266e0a8b5c0;  1 drivers
L_00000266e0a33210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v00000266e0a150f0_0 .net/2u *"_ivl_146", 31 0, L_00000266e0a33210;  1 drivers
L_00000266e0a33258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000266e0a13a70_0 .net/2u *"_ivl_148", 31 0, L_00000266e0a33258;  1 drivers
v00000266e0a15550_0 .net *"_ivl_150", 31 0, L_00000266e0a8d500;  1 drivers
v00000266e0a15190_0 .net *"_ivl_153", 0 0, L_00000266e0a8d320;  1 drivers
L_00000266e0a332a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000266e0a15230_0 .net/2u *"_ivl_154", 31 0, L_00000266e0a332a0;  1 drivers
L_00000266e0a332e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000266e0a14dd0_0 .net/2u *"_ivl_156", 31 0, L_00000266e0a332e8;  1 drivers
v00000266e0a13ed0_0 .net *"_ivl_158", 31 0, L_00000266e0a8be80;  1 drivers
v00000266e0a13cf0_0 .net *"_ivl_160", 31 0, L_00000266e0a8bb60;  1 drivers
v00000266e0a13890_0 .net *"_ivl_163", 0 0, L_00000266e0a8bfc0;  1 drivers
L_00000266e0a33330 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v00000266e0a13d90_0 .net/2u *"_ivl_164", 31 0, L_00000266e0a33330;  1 drivers
L_00000266e0a33378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000266e0a13e30_0 .net/2u *"_ivl_166", 31 0, L_00000266e0a33378;  1 drivers
v00000266e0a145b0_0 .net *"_ivl_168", 31 0, L_00000266e0a8b520;  1 drivers
v00000266e0a152d0_0 .net *"_ivl_17", 0 0, L_00000266e098dc90;  1 drivers
L_00000266e0a333c0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v00000266e0a15370_0 .net/2u *"_ivl_170", 31 0, L_00000266e0a333c0;  1 drivers
v00000266e0a154b0_0 .net *"_ivl_172", 31 0, L_00000266e0a8cec0;  1 drivers
v00000266e0a13f70_0 .net *"_ivl_176", 31 0, L_00000266e0a8d3c0;  1 drivers
L_00000266e0a33408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a13930_0 .net *"_ivl_179", 28 0, L_00000266e0a33408;  1 drivers
L_00000266e0a33450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000266e0a14010_0 .net/2u *"_ivl_180", 31 0, L_00000266e0a33450;  1 drivers
v00000266e0a14ab0_0 .net *"_ivl_182", 0 0, L_00000266e0a8c600;  1 drivers
v00000266e0a14650_0 .net *"_ivl_185", 0 0, L_00000266e098c950;  1 drivers
v00000266e0a14d30_0 .net *"_ivl_186", 3 0, L_00000266e0a8d460;  1 drivers
v00000266e0a140b0_0 .net *"_ivl_188", 31 0, L_00000266e0a8b660;  1 drivers
L_00000266e0a33498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a14b50_0 .net *"_ivl_191", 27 0, L_00000266e0a33498;  1 drivers
v00000266e0a14150_0 .net *"_ivl_192", 31 0, L_00000266e098dd70;  1 drivers
v00000266e0a141f0_0 .net *"_ivl_199", 7 0, L_00000266e0a8c420;  1 drivers
v00000266e0a14790_0 .net *"_ivl_20", 31 0, L_00000266e0a29340;  1 drivers
v00000266e0a14290_0 .net *"_ivl_203", 0 0, L_00000266e0a8c4c0;  1 drivers
v00000266e0a139d0_0 .net *"_ivl_205", 7 0, L_00000266e0a8c560;  1 drivers
v00000266e0a14330_0 .net *"_ivl_207", 7 0, L_00000266e0a8c740;  1 drivers
v00000266e0a14bf0_0 .net *"_ivl_208", 7 0, L_00000266e0a8b480;  1 drivers
v00000266e0a143d0_0 .net *"_ivl_213", 0 0, L_00000266e0a8cce0;  1 drivers
v00000266e0a14c90_0 .net *"_ivl_215", 7 0, L_00000266e0a8cba0;  1 drivers
v00000266e0a13b10_0 .net *"_ivl_217", 7 0, L_00000266e0a8c880;  1 drivers
v00000266e0a14470_0 .net *"_ivl_218", 7 0, L_00000266e0a8c920;  1 drivers
v00000266e0a14510_0 .net *"_ivl_224", 0 0, L_00000266e0a8c9c0;  1 drivers
v00000266e0a14830_0 .net *"_ivl_226", 7 0, L_00000266e0a8ca60;  1 drivers
v00000266e0a146f0_0 .net *"_ivl_228", 0 0, L_00000266e0a8d5a0;  1 drivers
L_00000266e0a32fd0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a15ee0_0 .net *"_ivl_23", 28 0, L_00000266e0a32fd0;  1 drivers
v00000266e0a16e80_0 .net *"_ivl_230", 7 0, L_00000266e0a8d640;  1 drivers
v00000266e0a17380_0 .net *"_ivl_232", 7 0, L_00000266e0a8cf60;  1 drivers
v00000266e0a15e40_0 .net *"_ivl_233", 7 0, L_00000266e0a8b700;  1 drivers
v00000266e0a16700_0 .net *"_ivl_235", 7 0, L_00000266e0a8b3e0;  1 drivers
L_00000266e0a33018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a15940_0 .net/2u *"_ivl_24", 31 0, L_00000266e0a33018;  1 drivers
v00000266e0a16340_0 .net *"_ivl_240", 6 0, L_00000266e0a8de60;  1 drivers
L_00000266e0a33648 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v00000266e0a16de0_0 .net/2u *"_ivl_241", 6 0, L_00000266e0a33648;  1 drivers
v00000266e0a163e0_0 .net *"_ivl_246", 6 0, L_00000266e0a8d780;  1 drivers
L_00000266e0a33690 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v00000266e0a15d00_0 .net/2u *"_ivl_247", 6 0, L_00000266e0a33690;  1 drivers
v00000266e0a162a0_0 .net *"_ivl_252", 6 0, L_00000266e0a8df00;  1 drivers
L_00000266e0a336d8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000266e0a16fc0_0 .net/2u *"_ivl_253", 6 0, L_00000266e0a336d8;  1 drivers
v00000266e0a16ca0_0 .net *"_ivl_258", 6 0, L_00000266e0a8e5e0;  1 drivers
L_00000266e0a33720 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000266e0a165c0_0 .net/2u *"_ivl_259", 6 0, L_00000266e0a33720;  1 drivers
v00000266e0a167a0_0 .net *"_ivl_26", 0 0, L_00000266e0a2a380;  1 drivers
v00000266e0a16160_0 .net *"_ivl_264", 6 0, L_00000266e0a8daa0;  1 drivers
L_00000266e0a33768 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000266e0a17240_0 .net/2u *"_ivl_265", 6 0, L_00000266e0a33768;  1 drivers
v00000266e0a17600_0 .net *"_ivl_270", 6 0, L_00000266e0a8d820;  1 drivers
L_00000266e0a337b0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v00000266e0a16200_0 .net/2u *"_ivl_271", 6 0, L_00000266e0a337b0;  1 drivers
v00000266e0a176a0_0 .net *"_ivl_276", 6 0, L_00000266e0a8dfa0;  1 drivers
L_00000266e0a337f8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000266e0a16840_0 .net/2u *"_ivl_277", 6 0, L_00000266e0a337f8;  1 drivers
v00000266e0a15da0_0 .net *"_ivl_282", 6 0, L_00000266e0a8e2c0;  1 drivers
L_00000266e0a33840 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000266e0a16020_0 .net/2u *"_ivl_283", 6 0, L_00000266e0a33840;  1 drivers
v00000266e0a15c60_0 .net *"_ivl_288", 6 0, L_00000266e0a8dbe0;  1 drivers
L_00000266e0a33888 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000266e0a15f80_0 .net/2u *"_ivl_289", 6 0, L_00000266e0a33888;  1 drivers
v00000266e0a17060_0 .net *"_ivl_294", 6 0, L_00000266e0a8eae0;  1 drivers
L_00000266e0a338d0 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v00000266e0a158a0_0 .net/2u *"_ivl_295", 6 0, L_00000266e0a338d0;  1 drivers
L_00000266e0a32eb0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a17560_0 .net *"_ivl_3", 28 0, L_00000266e0a32eb0;  1 drivers
v00000266e0a171a0_0 .net *"_ivl_300", 6 0, L_00000266e0a8e860;  1 drivers
L_00000266e0a33918 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v00000266e0a168e0_0 .net/2u *"_ivl_301", 6 0, L_00000266e0a33918;  1 drivers
v00000266e0a16480_0 .net *"_ivl_316", 0 0, L_00000266e0a93bb0;  1 drivers
v00000266e0a172e0_0 .net *"_ivl_317", 19 0, L_00000266e0a93070;  1 drivers
v00000266e0a16520_0 .net *"_ivl_32", 0 0, L_00000266e098d670;  1 drivers
v00000266e0a16f20_0 .net *"_ivl_320", 11 0, L_00000266e0a93390;  1 drivers
v00000266e0a159e0_0 .net *"_ivl_324", 19 0, L_00000266e0a92e90;  1 drivers
L_00000266e0a33960 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a16d40_0 .net/2u *"_ivl_325", 11 0, L_00000266e0a33960;  1 drivers
v00000266e0a17740_0 .net *"_ivl_330", 0 0, L_00000266e0a936b0;  1 drivers
v00000266e0a16980_0 .net *"_ivl_331", 19 0, L_00000266e0a91db0;  1 drivers
v00000266e0a16660_0 .net *"_ivl_334", 6 0, L_00000266e0a93b10;  1 drivers
v00000266e0a16a20_0 .net *"_ivl_336", 4 0, L_00000266e0a93e30;  1 drivers
v00000266e0a17100_0 .net *"_ivl_340", 0 0, L_00000266e0a93570;  1 drivers
v00000266e0a160c0_0 .net *"_ivl_341", 19 0, L_00000266e0a92cb0;  1 drivers
v00000266e0a16ac0_0 .net *"_ivl_344", 0 0, L_00000266e0a92f30;  1 drivers
v00000266e0a17420_0 .net *"_ivl_346", 5 0, L_00000266e0a91bd0;  1 drivers
v00000266e0a16c00_0 .net *"_ivl_348", 3 0, L_00000266e0a91c70;  1 drivers
L_00000266e0a339a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000266e0a16b60_0 .net/2u *"_ivl_349", 0 0, L_00000266e0a339a8;  1 drivers
v00000266e0a174c0_0 .net *"_ivl_354", 0 0, L_00000266e0a927b0;  1 drivers
v00000266e0a15a80_0 .net *"_ivl_355", 11 0, L_00000266e0a91d10;  1 drivers
v00000266e0a15b20_0 .net *"_ivl_358", 7 0, L_00000266e0a93750;  1 drivers
v00000266e0a15bc0_0 .net *"_ivl_360", 0 0, L_00000266e0a93110;  1 drivers
v00000266e0a18e90_0 .net *"_ivl_362", 9 0, L_00000266e0a92850;  1 drivers
L_00000266e0a339f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000266e0a18f30_0 .net/2u *"_ivl_363", 0 0, L_00000266e0a339f0;  1 drivers
v00000266e0a188f0_0 .net *"_ivl_37", 0 0, L_00000266e098e010;  1 drivers
v00000266e0a192f0_0 .net *"_ivl_38", 31 0, L_00000266e0a29d40;  1 drivers
L_00000266e0a32ef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a19390_0 .net/2u *"_ivl_4", 31 0, L_00000266e0a32ef8;  1 drivers
v00000266e0a17ef0_0 .net *"_ivl_40", 31 0, L_00000266e0a29ac0;  1 drivers
v00000266e0a18490_0 .net *"_ivl_42", 31 0, L_00000266e0a28d00;  1 drivers
v00000266e0a187b0_0 .net *"_ivl_47", 0 0, L_00000266e0a28e40;  1 drivers
v00000266e0a17b30_0 .net *"_ivl_49", 0 0, L_00000266e0a28ee0;  1 drivers
v00000266e0a19430_0 .net *"_ivl_51", 0 0, L_00000266e098e0f0;  1 drivers
v00000266e0a18170_0 .net *"_ivl_52", 31 0, L_00000266e0a29660;  1 drivers
L_00000266e0a33060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e0a17a90_0 .net *"_ivl_55", 28 0, L_00000266e0a33060;  1 drivers
L_00000266e0a330a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000266e0a17bd0_0 .net/2u *"_ivl_56", 31 0, L_00000266e0a330a8;  1 drivers
v00000266e0a18fd0_0 .net *"_ivl_58", 0 0, L_00000266e0a29e80;  1 drivers
v00000266e0a18350_0 .net *"_ivl_6", 0 0, L_00000266e0a28a80;  1 drivers
L_00000266e0a330f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000266e0a17db0_0 .net/2u *"_ivl_62", 31 0, L_00000266e0a330f0;  1 drivers
v00000266e0a183f0_0 .net *"_ivl_66", 31 0, L_00000266e0a29a20;  1 drivers
v00000266e0a19070_0 .net *"_ivl_68", 31 0, L_00000266e0a29c00;  1 drivers
v00000266e0a178b0_0 .net *"_ivl_73", 0 0, L_00000266e098e390;  1 drivers
v00000266e0a19110_0 .net *"_ivl_75", 0 0, L_00000266e098cc60;  1 drivers
v00000266e0a18c10_0 .net *"_ivl_77", 30 0, L_00000266e0a29fc0;  1 drivers
L_00000266e0a33138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000266e0a18d50_0 .net/2u *"_ivl_78", 0 0, L_00000266e0a33138;  1 drivers
v00000266e0a18cb0_0 .net *"_ivl_8", 31 0, L_00000266e0a29f20;  1 drivers
v00000266e0a194d0_0 .net *"_ivl_80", 31 0, L_00000266e0a2a060;  1 drivers
v00000266e0a191b0_0 .net *"_ivl_82", 31 0, L_00000266e0a2a100;  1 drivers
v00000266e0a19750_0 .net *"_ivl_86", 31 0, L_00000266e0a2a4c0;  1 drivers
v00000266e0a19570_0 .net *"_ivl_91", 0 0, L_00000266e0a8d0a0;  1 drivers
v00000266e0a18990_0 .net *"_ivl_93", 15 0, L_00000266e0a8d140;  1 drivers
v00000266e0a18a30_0 .net *"_ivl_95", 15 0, L_00000266e0a8cb00;  1 drivers
v00000266e0a17d10_0 .net *"_ivl_99", 0 0, L_00000266e0a8c1a0;  1 drivers
v00000266e0a18530_0 .net "addition", 31 0, L_00000266e098de50;  1 drivers
v00000266e0a17e50_0 .net "address", 31 0, L_00000266e0a293e0;  alias, 1 drivers
v00000266e0a185d0_0 .net "addressLoadStore", 31 0, L_00000266e0a8d000;  1 drivers
v00000266e0a19250_0 .net "branchImmediate", 31 0, L_00000266e0a93f70;  1 drivers
v00000266e0a17950_0 .net "branch_I", 0 0, L_00000266e0a8da00;  1 drivers
v00000266e0a19610_0 .net "byteAccess", 0 0, L_00000266e0a8bc00;  1 drivers
v00000266e0a18df0_0 .net "byteLoad", 7 0, L_00000266e0a8bac0;  1 drivers
v00000266e0a196b0_0 .net "fence_I", 0 0, L_00000266e0a8dd20;  1 drivers
v00000266e0a179f0_0 .net "funct3", 2 0, L_00000266e0a92df0;  1 drivers
v00000266e0a18670_0 .net "funct7", 6 0, L_00000266e0a92710;  1 drivers
v00000266e0a17c70_0 .net "halfwordAccess", 0 0, L_00000266e0a8bd40;  1 drivers
v00000266e0a17f90_0 .net "halfwordLoad", 15 0, L_00000266e0a8d1e0;  1 drivers
v00000266e0a18710_0 .net "immediateImmediate", 31 0, L_00000266e0a92670;  1 drivers
v00000266e0a18850_0 .var "instruction", 31 0;
v00000266e0a18030_0 .net "jumpImmediate", 31 0, L_00000266e0a932f0;  1 drivers
v00000266e0a180d0_0 .net "loadData", 31 0, L_00000266e0a8b160;  1 drivers
v00000266e0a18ad0_0 .net "loadSign", 0 0, L_00000266e098c800;  1 drivers
v00000266e0a18210_0 .net "load_I", 0 0, L_00000266e0a8db40;  1 drivers
v00000266e0a18b70_0 .net "nextPC", 31 0, L_00000266e0a2a420;  1 drivers
v00000266e0a182b0_0 .net "rd", 4 0, L_00000266e0a92d50;  1 drivers
v00000266e0a1b6b0_0 .net "read", 0 0, L_00000266e098d4b0;  alias, 1 drivers
v00000266e0a1b610_0 .net "readData", 31 0, v00000266e0a2a880_0;  alias, 1 drivers
v00000266e0a1ad50_0 .net "rs1", 4 0, L_00000266e0a8e9a0;  1 drivers
v00000266e0a1a210_0 .net "rs1Value", 31 0, v00000266e09accf0_0;  1 drivers
v00000266e0a1aad0_0 .net "rs2", 4 0, L_00000266e0a8ea40;  1 drivers
v00000266e0a1b930_0 .net "rs2Value", 31 0, v00000266e09ab990_0;  1 drivers
v00000266e0a1b070_0 .var "state", 2 0;
v00000266e0a1b7f0_0 .net "storeImmediate", 31 0, L_00000266e0a94010;  1 drivers
v00000266e0a1b750_0 .net "storeMask", 31 0, L_00000266e0a8c060;  1 drivers
v00000266e0a1b890_0 .net "store_I", 0 0, L_00000266e0a8e7c0;  1 drivers
v00000266e0a1aa30_0 .net "system_I", 0 0, L_00000266e0a8e900;  1 drivers
v00000266e0a1a170_0 .net "takeBranch", 0 0, v00000266e0a12140_0;  1 drivers
v00000266e0a1b250_0 .net "upperImmediate", 31 0, L_00000266e0a93250;  1 drivers
v00000266e0a1ab70_0 .net "value1Register", 31 0, L_00000266e098df30;  1 drivers
v00000266e0a1bc50_0 .net "value2Register", 31 0, L_00000266e0a28bc0;  1 drivers
v00000266e0a1adf0_0 .net "writeDataALU", 31 0, v00000266e0a12460_0;  1 drivers
v00000266e0a1bed0_0 .net "writeDataMemory", 31 0, L_00000266e0a8b200;  alias, 1 drivers
v00000266e0a1ba70_0 .net "writeDataRegister", 31 0, L_00000266e0a28da0;  1 drivers
v00000266e0a1b9d0_0 .net "writeEnableRegister", 0 0, L_00000266e098cb80;  1 drivers
v00000266e0a1ac10_0 .net "writeMask", 3 0, L_00000266e0a8b0c0;  alias, 1 drivers
L_00000266e0a2a560 .concat [ 3 29 0 0], v00000266e0a1b070_0, L_00000266e0a32eb0;
L_00000266e0a28a80 .cmp/eq 32, L_00000266e0a2a560, L_00000266e0a32ef8;
L_00000266e0a29f20 .concat [ 3 29 0 0], v00000266e0a1b070_0, L_00000266e0a32f40;
L_00000266e0a28f80 .cmp/eq 32, L_00000266e0a29f20, L_00000266e0a32f88;
L_00000266e0a29340 .concat [ 3 29 0 0], v00000266e0a1b070_0, L_00000266e0a32fd0;
L_00000266e0a2a380 .cmp/eq 32, L_00000266e0a29340, L_00000266e0a33018;
L_00000266e0a293e0 .functor MUXZ 32, L_00000266e0a8d000, v00000266e0a119c0_0, L_00000266e0a2a380, C4<>;
L_00000266e0a28bc0 .functor MUXZ 32, v00000266e09ab990_0, L_00000266e0a92670, L_00000266e098d670, C4<>;
L_00000266e0a29d40 .functor MUXZ 32, v00000266e0a12460_0, L_00000266e0a8b160, L_00000266e0a8db40, C4<>;
L_00000266e0a29ac0 .functor MUXZ 32, L_00000266e0a29d40, L_00000266e0a29b60, L_00000266e0a8ecc0, C4<>;
L_00000266e0a28d00 .functor MUXZ 32, L_00000266e0a29ac0, L_00000266e0a93250, L_00000266e0a8e720, C4<>;
L_00000266e0a28da0 .functor MUXZ 32, L_00000266e0a28d00, L_00000266e0a297a0, L_00000266e098e010, C4<>;
L_00000266e0a28e40 .reduce/nor L_00000266e0a8da00;
L_00000266e0a28ee0 .reduce/nor L_00000266e0a8e7c0;
L_00000266e0a29660 .concat [ 3 29 0 0], v00000266e0a1b070_0, L_00000266e0a33060;
L_00000266e0a29e80 .cmp/eq 32, L_00000266e0a29660, L_00000266e0a330a8;
L_00000266e0a297a0 .arith/sum 32, v00000266e0a119c0_0, L_00000266e0a330f0;
L_00000266e0a29a20 .functor MUXZ 32, L_00000266e0a93f70, L_00000266e0a93250, L_00000266e0a8ecc0, C4<>;
L_00000266e0a29c00 .functor MUXZ 32, L_00000266e0a29a20, L_00000266e0a932f0, L_00000266e0a8ed60, C4<>;
L_00000266e0a29b60 .arith/sum 32, v00000266e0a119c0_0, L_00000266e0a29c00;
L_00000266e0a29fc0 .part L_00000266e098de50, 1, 31;
L_00000266e0a2a060 .concat [ 1 31 0 0], L_00000266e0a33138, L_00000266e0a29fc0;
L_00000266e0a2a100 .functor MUXZ 32, L_00000266e0a297a0, L_00000266e0a2a060, L_00000266e0a8d6e0, C4<>;
L_00000266e0a2a420 .functor MUXZ 32, L_00000266e0a2a100, L_00000266e0a29b60, L_00000266e098cc60, C4<>;
L_00000266e0a2a4c0 .functor MUXZ 32, L_00000266e0a94010, L_00000266e0a92670, L_00000266e0a8db40, C4<>;
L_00000266e0a8d000 .arith/sum 32, L_00000266e098df30, L_00000266e0a2a4c0;
L_00000266e0a8d0a0 .part L_00000266e0a8d000, 1, 1;
L_00000266e0a8d140 .part v00000266e0a2a880_0, 16, 16;
L_00000266e0a8cb00 .part v00000266e0a2a880_0, 0, 16;
L_00000266e0a8d1e0 .functor MUXZ 16, L_00000266e0a8cb00, L_00000266e0a8d140, L_00000266e0a8d0a0, C4<>;
L_00000266e0a8c1a0 .part L_00000266e0a8d000, 0, 1;
L_00000266e0a8af80 .part L_00000266e0a8d1e0, 8, 8;
L_00000266e0a8bca0 .part L_00000266e0a8d1e0, 0, 8;
L_00000266e0a8bac0 .functor MUXZ 8, L_00000266e0a8bca0, L_00000266e0a8af80, L_00000266e0a8c1a0, C4<>;
L_00000266e0a8bf20 .part L_00000266e0a92df0, 0, 2;
L_00000266e0a8bc00 .cmp/eq 2, L_00000266e0a8bf20, L_00000266e0a33180;
L_00000266e0a8cd80 .part L_00000266e0a92df0, 0, 2;
L_00000266e0a8bd40 .cmp/eq 2, L_00000266e0a8cd80, L_00000266e0a331c8;
L_00000266e0a8c6a0 .part L_00000266e0a92df0, 2, 1;
L_00000266e0a8ce20 .reduce/nor L_00000266e0a8c6a0;
L_00000266e0a8c7e0 .part L_00000266e0a8bac0, 7, 1;
L_00000266e0a8c100 .part L_00000266e0a8d1e0, 15, 1;
L_00000266e0a8cc40 .functor MUXZ 1, L_00000266e0a8c100, L_00000266e0a8c7e0, L_00000266e0a8bc00, C4<>;
LS_00000266e0a8d280_0_0 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8d280_0_4 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8d280_0_8 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8d280_0_12 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8d280_0_16 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8d280_0_20 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8d280_1_0 .concat [ 4 4 4 4], LS_00000266e0a8d280_0_0, LS_00000266e0a8d280_0_4, LS_00000266e0a8d280_0_8, LS_00000266e0a8d280_0_12;
LS_00000266e0a8d280_1_4 .concat [ 4 4 0 0], LS_00000266e0a8d280_0_16, LS_00000266e0a8d280_0_20;
L_00000266e0a8d280 .concat [ 16 8 0 0], LS_00000266e0a8d280_1_0, LS_00000266e0a8d280_1_4;
L_00000266e0a8b2a0 .concat [ 8 24 0 0], L_00000266e0a8bac0, L_00000266e0a8d280;
LS_00000266e0a8c240_0_0 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8c240_0_4 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8c240_0_8 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
LS_00000266e0a8c240_0_12 .concat [ 1 1 1 1], L_00000266e098c800, L_00000266e098c800, L_00000266e098c800, L_00000266e098c800;
L_00000266e0a8c240 .concat [ 4 4 4 4], LS_00000266e0a8c240_0_0, LS_00000266e0a8c240_0_4, LS_00000266e0a8c240_0_8, LS_00000266e0a8c240_0_12;
L_00000266e0a8c2e0 .concat [ 16 16 0 0], L_00000266e0a8d1e0, L_00000266e0a8c240;
L_00000266e0a8c380 .functor MUXZ 32, v00000266e0a2a880_0, L_00000266e0a8c2e0, L_00000266e0a8bd40, C4<>;
L_00000266e0a8b160 .functor MUXZ 32, L_00000266e0a8c380, L_00000266e0a8b2a0, L_00000266e0a8bc00, C4<>;
L_00000266e0a8bde0 .part L_00000266e0a8d000, 1, 1;
L_00000266e0a8b5c0 .part L_00000266e0a8d000, 0, 1;
L_00000266e0a8d500 .functor MUXZ 32, L_00000266e0a33258, L_00000266e0a33210, L_00000266e0a8b5c0, C4<>;
L_00000266e0a8d320 .part L_00000266e0a8d000, 0, 1;
L_00000266e0a8be80 .functor MUXZ 32, L_00000266e0a332e8, L_00000266e0a332a0, L_00000266e0a8d320, C4<>;
L_00000266e0a8bb60 .functor MUXZ 32, L_00000266e0a8be80, L_00000266e0a8d500, L_00000266e0a8bde0, C4<>;
L_00000266e0a8bfc0 .part L_00000266e0a8d000, 1, 1;
L_00000266e0a8b520 .functor MUXZ 32, L_00000266e0a33378, L_00000266e0a33330, L_00000266e0a8bfc0, C4<>;
L_00000266e0a8cec0 .functor MUXZ 32, L_00000266e0a333c0, L_00000266e0a8b520, L_00000266e0a8bd40, C4<>;
L_00000266e0a8c060 .functor MUXZ 32, L_00000266e0a8cec0, L_00000266e0a8bb60, L_00000266e0a8bc00, C4<>;
L_00000266e0a8d3c0 .concat [ 3 29 0 0], v00000266e0a1b070_0, L_00000266e0a33408;
L_00000266e0a8c600 .cmp/eq 32, L_00000266e0a8d3c0, L_00000266e0a33450;
L_00000266e0a8d460 .concat [ 1 1 1 1], L_00000266e098c950, L_00000266e098c950, L_00000266e098c950, L_00000266e098c950;
L_00000266e0a8b660 .concat [ 4 28 0 0], L_00000266e0a8d460, L_00000266e0a33498;
L_00000266e0a8b0c0 .part L_00000266e098dd70, 0, 4;
L_00000266e0a8c420 .part L_00000266e0a28bc0, 0, 8;
L_00000266e0a8c4c0 .part L_00000266e0a8d000, 0, 1;
L_00000266e0a8c560 .part L_00000266e0a28bc0, 0, 8;
L_00000266e0a8c740 .part L_00000266e0a28bc0, 8, 8;
L_00000266e0a8b480 .functor MUXZ 8, L_00000266e0a8c740, L_00000266e0a8c560, L_00000266e0a8c4c0, C4<>;
L_00000266e0a8cce0 .part L_00000266e0a8d000, 1, 1;
L_00000266e0a8cba0 .part L_00000266e0a28bc0, 0, 8;
L_00000266e0a8c880 .part L_00000266e0a28bc0, 16, 8;
L_00000266e0a8c920 .functor MUXZ 8, L_00000266e0a8c880, L_00000266e0a8cba0, L_00000266e0a8cce0, C4<>;
L_00000266e0a8b200 .concat8 [ 8 8 8 8], L_00000266e0a8c420, L_00000266e0a8b480, L_00000266e0a8c920, L_00000266e0a8b3e0;
L_00000266e0a8c9c0 .part L_00000266e0a8d000, 0, 1;
L_00000266e0a8ca60 .part L_00000266e0a28bc0, 0, 8;
L_00000266e0a8d5a0 .part L_00000266e0a8d000, 1, 1;
L_00000266e0a8d640 .part L_00000266e0a28bc0, 8, 8;
L_00000266e0a8cf60 .part L_00000266e0a28bc0, 24, 8;
L_00000266e0a8b700 .functor MUXZ 8, L_00000266e0a8cf60, L_00000266e0a8d640, L_00000266e0a8d5a0, C4<>;
L_00000266e0a8b3e0 .functor MUXZ 8, L_00000266e0a8b700, L_00000266e0a8ca60, L_00000266e0a8c9c0, C4<>;
L_00000266e0a8de60 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8e720 .cmp/eq 7, L_00000266e0a8de60, L_00000266e0a33648;
L_00000266e0a8d780 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8ecc0 .cmp/eq 7, L_00000266e0a8d780, L_00000266e0a33690;
L_00000266e0a8df00 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8ed60 .cmp/eq 7, L_00000266e0a8df00, L_00000266e0a336d8;
L_00000266e0a8e5e0 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8d6e0 .cmp/eq 7, L_00000266e0a8e5e0, L_00000266e0a33720;
L_00000266e0a8daa0 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8dc80 .cmp/eq 7, L_00000266e0a8daa0, L_00000266e0a33768;
L_00000266e0a8d820 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8d960 .cmp/eq 7, L_00000266e0a8d820, L_00000266e0a337b0;
L_00000266e0a8dfa0 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8da00 .cmp/eq 7, L_00000266e0a8dfa0, L_00000266e0a337f8;
L_00000266e0a8e2c0 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8db40 .cmp/eq 7, L_00000266e0a8e2c0, L_00000266e0a33840;
L_00000266e0a8dbe0 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8e7c0 .cmp/eq 7, L_00000266e0a8dbe0, L_00000266e0a33888;
L_00000266e0a8eae0 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8dd20 .cmp/eq 7, L_00000266e0a8eae0, L_00000266e0a338d0;
L_00000266e0a8e860 .part v00000266e0a18850_0, 0, 7;
L_00000266e0a8e900 .cmp/eq 7, L_00000266e0a8e860, L_00000266e0a33918;
L_00000266e0a8e9a0 .part v00000266e0a18850_0, 15, 5;
L_00000266e0a8ea40 .part v00000266e0a18850_0, 20, 5;
L_00000266e0a92d50 .part v00000266e0a18850_0, 7, 5;
L_00000266e0a92df0 .part v00000266e0a18850_0, 12, 3;
L_00000266e0a92710 .part v00000266e0a18850_0, 25, 7;
L_00000266e0a93bb0 .part v00000266e0a18850_0, 31, 1;
LS_00000266e0a93070_0_0 .concat [ 1 1 1 1], L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0;
LS_00000266e0a93070_0_4 .concat [ 1 1 1 1], L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0;
LS_00000266e0a93070_0_8 .concat [ 1 1 1 1], L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0;
LS_00000266e0a93070_0_12 .concat [ 1 1 1 1], L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0;
LS_00000266e0a93070_0_16 .concat [ 1 1 1 1], L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0, L_00000266e0a93bb0;
LS_00000266e0a93070_1_0 .concat [ 4 4 4 4], LS_00000266e0a93070_0_0, LS_00000266e0a93070_0_4, LS_00000266e0a93070_0_8, LS_00000266e0a93070_0_12;
LS_00000266e0a93070_1_4 .concat [ 4 0 0 0], LS_00000266e0a93070_0_16;
L_00000266e0a93070 .concat [ 16 4 0 0], LS_00000266e0a93070_1_0, LS_00000266e0a93070_1_4;
L_00000266e0a93390 .part v00000266e0a18850_0, 20, 12;
L_00000266e0a92670 .concat [ 12 20 0 0], L_00000266e0a93390, L_00000266e0a93070;
L_00000266e0a92e90 .part v00000266e0a18850_0, 12, 20;
L_00000266e0a93250 .concat [ 12 20 0 0], L_00000266e0a33960, L_00000266e0a92e90;
L_00000266e0a936b0 .part v00000266e0a18850_0, 31, 1;
LS_00000266e0a91db0_0_0 .concat [ 1 1 1 1], L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0;
LS_00000266e0a91db0_0_4 .concat [ 1 1 1 1], L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0;
LS_00000266e0a91db0_0_8 .concat [ 1 1 1 1], L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0;
LS_00000266e0a91db0_0_12 .concat [ 1 1 1 1], L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0;
LS_00000266e0a91db0_0_16 .concat [ 1 1 1 1], L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0, L_00000266e0a936b0;
LS_00000266e0a91db0_1_0 .concat [ 4 4 4 4], LS_00000266e0a91db0_0_0, LS_00000266e0a91db0_0_4, LS_00000266e0a91db0_0_8, LS_00000266e0a91db0_0_12;
LS_00000266e0a91db0_1_4 .concat [ 4 0 0 0], LS_00000266e0a91db0_0_16;
L_00000266e0a91db0 .concat [ 16 4 0 0], LS_00000266e0a91db0_1_0, LS_00000266e0a91db0_1_4;
L_00000266e0a93b10 .part v00000266e0a18850_0, 25, 7;
L_00000266e0a93e30 .part v00000266e0a18850_0, 7, 5;
L_00000266e0a94010 .concat [ 5 7 20 0], L_00000266e0a93e30, L_00000266e0a93b10, L_00000266e0a91db0;
L_00000266e0a93570 .part v00000266e0a18850_0, 31, 1;
LS_00000266e0a92cb0_0_0 .concat [ 1 1 1 1], L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570;
LS_00000266e0a92cb0_0_4 .concat [ 1 1 1 1], L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570;
LS_00000266e0a92cb0_0_8 .concat [ 1 1 1 1], L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570;
LS_00000266e0a92cb0_0_12 .concat [ 1 1 1 1], L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570;
LS_00000266e0a92cb0_0_16 .concat [ 1 1 1 1], L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570, L_00000266e0a93570;
LS_00000266e0a92cb0_1_0 .concat [ 4 4 4 4], LS_00000266e0a92cb0_0_0, LS_00000266e0a92cb0_0_4, LS_00000266e0a92cb0_0_8, LS_00000266e0a92cb0_0_12;
LS_00000266e0a92cb0_1_4 .concat [ 4 0 0 0], LS_00000266e0a92cb0_0_16;
L_00000266e0a92cb0 .concat [ 16 4 0 0], LS_00000266e0a92cb0_1_0, LS_00000266e0a92cb0_1_4;
L_00000266e0a92f30 .part v00000266e0a18850_0, 7, 1;
L_00000266e0a91bd0 .part v00000266e0a18850_0, 25, 6;
L_00000266e0a91c70 .part v00000266e0a18850_0, 8, 4;
LS_00000266e0a93f70_0_0 .concat [ 1 4 6 1], L_00000266e0a339a8, L_00000266e0a91c70, L_00000266e0a91bd0, L_00000266e0a92f30;
LS_00000266e0a93f70_0_4 .concat [ 20 0 0 0], L_00000266e0a92cb0;
L_00000266e0a93f70 .concat [ 12 20 0 0], LS_00000266e0a93f70_0_0, LS_00000266e0a93f70_0_4;
L_00000266e0a927b0 .part v00000266e0a18850_0, 31, 1;
LS_00000266e0a91d10_0_0 .concat [ 1 1 1 1], L_00000266e0a927b0, L_00000266e0a927b0, L_00000266e0a927b0, L_00000266e0a927b0;
LS_00000266e0a91d10_0_4 .concat [ 1 1 1 1], L_00000266e0a927b0, L_00000266e0a927b0, L_00000266e0a927b0, L_00000266e0a927b0;
LS_00000266e0a91d10_0_8 .concat [ 1 1 1 1], L_00000266e0a927b0, L_00000266e0a927b0, L_00000266e0a927b0, L_00000266e0a927b0;
L_00000266e0a91d10 .concat [ 4 4 4 0], LS_00000266e0a91d10_0_0, LS_00000266e0a91d10_0_4, LS_00000266e0a91d10_0_8;
L_00000266e0a93750 .part v00000266e0a18850_0, 12, 8;
L_00000266e0a93110 .part v00000266e0a18850_0, 20, 1;
L_00000266e0a92850 .part v00000266e0a18850_0, 21, 10;
LS_00000266e0a932f0_0_0 .concat [ 1 10 1 8], L_00000266e0a339f0, L_00000266e0a92850, L_00000266e0a93110, L_00000266e0a93750;
LS_00000266e0a932f0_0_4 .concat [ 12 0 0 0], L_00000266e0a91d10;
L_00000266e0a932f0 .concat [ 20 12 0 0], LS_00000266e0a932f0_0_0, LS_00000266e0a932f0_0_4;
S_00000266e0805b20 .scope module, "bank" "registerBanks" 3 164, 3 396 0, S_00000266e090eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnableRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v00000266e09ac390_0 .net "CLK", 0 0, L_00000266e0a2aec0;  alias, 1 drivers
v00000266e09acb10_0 .var/i "i", 31 0;
v00000266e09ac890 .array "integerRegisters", 31 0, 31 0;
v00000266e09ac930_0 .net "rd", 4 0, L_00000266e0a92d50;  alias, 1 drivers
L_00000266e0a334e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000266e09ac750_0 .net "registerType", 0 0, L_00000266e0a334e0;  1 drivers
v00000266e09ad650_0 .net "rs1", 4 0, L_00000266e0a8e9a0;  alias, 1 drivers
v00000266e09ac430_0 .net "rs1Data", 31 0, v00000266e09accf0_0;  alias, 1 drivers
v00000266e09accf0_0 .var "rs1Out", 31 0;
v00000266e09ad470_0 .net "rs2", 4 0, L_00000266e0a8ea40;  alias, 1 drivers
v00000266e09ad330_0 .net "rs2Data", 31 0, v00000266e09ab990_0;  alias, 1 drivers
v00000266e09ab990_0 .var "rs2Out", 31 0;
v00000266e09ab850_0 .net "writeData", 31 0, L_00000266e0a28da0;  alias, 1 drivers
v00000266e09ac070_0 .net "writeEnableRegister", 0 0, L_00000266e098cb80;  alias, 1 drivers
E_00000266e0995560 .event posedge, v00000266e09ad150_0;
S_00000266e0805cb0 .scope module, "compute" "ALU" 3 177, 3 241 0, S_00000266e090eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
    .port_info 8 /OUTPUT 1 "takeBranch";
    .port_info 9 /OUTPUT 32 "addition";
L_00000266e098e160 .functor XOR 1, L_00000266e0a8b980, L_00000266e0a8ba20, C4<0>, C4<0>;
L_00000266e098e240 .functor AND 1, L_00000266e0a8e400, L_00000266e0a8e220, C4<1>, C4<1>;
L_00000266e098de50 .functor BUFZ 32, L_00000266e0a8d8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000266e09abad0_0 .net "ALU", 0 0, L_00000266e0a8d960;  alias, 1 drivers
v00000266e09abb70_0 .net "ALUresult", 31 0, v00000266e0a12460_0;  alias, 1 drivers
L_00000266e0a33528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000266e09abc10_0 .net/2u *"_ivl_0", 0 0, L_00000266e0a33528;  1 drivers
v00000266e09abfd0_0 .net *"_ivl_11", 31 0, L_00000266e0a8b340;  1 drivers
L_00000266e0a335b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000266e09ac570_0 .net/2u *"_ivl_12", 31 0, L_00000266e0a335b8;  1 drivers
v00000266e09ac7f0_0 .net *"_ivl_19", 0 0, L_00000266e0a8b980;  1 drivers
v00000266e09ac9d0_0 .net *"_ivl_2", 32 0, L_00000266e0a8b7a0;  1 drivers
v00000266e09ac610_0 .net *"_ivl_21", 0 0, L_00000266e0a8ba20;  1 drivers
v00000266e09ac6b0_0 .net *"_ivl_22", 0 0, L_00000266e098e160;  1 drivers
v00000266e0a13040_0 .net *"_ivl_25", 0 0, L_00000266e0a8e180;  1 drivers
v00000266e0a12be0_0 .net *"_ivl_27", 0 0, L_00000266e0a8ec20;  1 drivers
L_00000266e0a33600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000266e0a13180_0 .net/2u *"_ivl_32", 2 0, L_00000266e0a33600;  1 drivers
v00000266e0a11f60_0 .net *"_ivl_34", 0 0, L_00000266e0a8e540;  1 drivers
v00000266e0a11e20_0 .net *"_ivl_37", 31 0, L_00000266e0a8eb80;  1 drivers
L_00000266e0a33570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000266e0a126e0_0 .net/2u *"_ivl_4", 0 0, L_00000266e0a33570;  1 drivers
v00000266e0a11920_0 .net *"_ivl_41", 0 0, L_00000266e0a8e400;  1 drivers
v00000266e0a12320_0 .net *"_ivl_43", 0 0, L_00000266e0a8e220;  1 drivers
v00000266e0a128c0_0 .net *"_ivl_44", 0 0, L_00000266e098e240;  1 drivers
v00000266e0a12780_0 .net *"_ivl_46", 32 0, L_00000266e0a8e0e0;  1 drivers
v00000266e0a12b40_0 .net *"_ivl_51", 31 0, L_00000266e0a8e4a0;  1 drivers
v00000266e0a120a0_0 .net *"_ivl_6", 32 0, L_00000266e0a8aee0;  1 drivers
v00000266e0a130e0_0 .net "add", 31 0, L_00000266e0a8d8c0;  1 drivers
v00000266e0a123c0_0 .net "addition", 31 0, L_00000266e098de50;  alias, 1 drivers
v00000266e0a12140_0 .var "branch", 0 0;
v00000266e0a12820_0 .net "equal", 0 0, L_00000266e0a8b020;  1 drivers
v00000266e0a121e0_0 .net "funct3", 2 0, L_00000266e0a92df0;  alias, 1 drivers
v00000266e0a13220_0 .net "funct7", 6 0, L_00000266e0a92710;  alias, 1 drivers
v00000266e0a135e0_0 .net "left_shift", 31 0, L_00000266e0a8e680;  1 drivers
v00000266e0a12280_0 .net "lessThan", 0 0, L_00000266e0a8e040;  1 drivers
v00000266e0a11ec0_0 .net "lessThanUnsigned", 0 0, L_00000266e0a8b8e0;  1 drivers
v00000266e0a12460_0 .var "result", 31 0;
v00000266e0a12d20_0 .net "rs1", 4 0, L_00000266e0a8e9a0;  alias, 1 drivers
v00000266e0a13400_0 .net "rs2", 4 0, L_00000266e0a8ea40;  alias, 1 drivers
v00000266e0a132c0_0 .net "shift_in", 31 0, L_00000266e0a8e360;  1 drivers
v00000266e0a12e60_0 .net "shifter", 32 0, L_00000266e0a8ddc0;  1 drivers
v00000266e0a11d80_0 .net "subtration", 32 0, L_00000266e0a8b840;  1 drivers
v00000266e0a11ce0_0 .net "takeBranch", 0 0, v00000266e0a12140_0;  alias, 1 drivers
v00000266e0a11880_0 .net "value1", 31 0, L_00000266e098df30;  alias, 1 drivers
v00000266e0a13540_0 .net "value2", 31 0, L_00000266e0a28bc0;  alias, 1 drivers
E_00000266e0995620 .event anyedge, v00000266e0a121e0_0, v00000266e0a12820_0, v00000266e0a12280_0, v00000266e0a11ec0_0;
E_00000266e0994ba0/0 .event anyedge, v00000266e0a121e0_0, v00000266e09abad0_0, v00000266e0a13220_0, v00000266e0a11d80_0;
E_00000266e0994ba0/1 .event anyedge, v00000266e0a130e0_0, v00000266e0a135e0_0, v00000266e0a12280_0, v00000266e0a11ec0_0;
E_00000266e0994ba0/2 .event anyedge, v00000266e0a11880_0, v00000266e0a13540_0, v00000266e0a12e60_0;
E_00000266e0994ba0 .event/or E_00000266e0994ba0/0, E_00000266e0994ba0/1, E_00000266e0994ba0/2;
L_00000266e0a8b7a0 .concat [ 32 1 0 0], L_00000266e098df30, L_00000266e0a33528;
L_00000266e0a8aee0 .concat [ 32 1 0 0], L_00000266e0a28bc0, L_00000266e0a33570;
L_00000266e0a8b840 .arith/sub 33, L_00000266e0a8b7a0, L_00000266e0a8aee0;
L_00000266e0a8b340 .part L_00000266e0a8b840, 0, 32;
L_00000266e0a8b020 .cmp/eq 32, L_00000266e0a8b340, L_00000266e0a335b8;
L_00000266e0a8b8e0 .part L_00000266e0a8b840, 32, 1;
L_00000266e0a8b980 .part L_00000266e098df30, 31, 1;
L_00000266e0a8ba20 .part L_00000266e0a28bc0, 31, 1;
L_00000266e0a8e180 .part L_00000266e098df30, 31, 1;
L_00000266e0a8ec20 .part L_00000266e0a8b840, 32, 1;
L_00000266e0a8e040 .functor MUXZ 1, L_00000266e0a8ec20, L_00000266e0a8e180, L_00000266e098e160, C4<>;
L_00000266e0a8d8c0 .arith/sum 32, L_00000266e098df30, L_00000266e0a28bc0;
L_00000266e0a8e540 .cmp/eq 3, L_00000266e0a92df0, L_00000266e0a33600;
L_00000266e0a8eb80 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_00000266e098df30 (v00000266e09ab8f0_0) S_00000266e0806db0;
L_00000266e0a8e360 .functor MUXZ 32, L_00000266e098df30, L_00000266e0a8eb80, L_00000266e0a8e540, C4<>;
L_00000266e0a8e400 .part L_00000266e0a92710, 5, 1;
L_00000266e0a8e220 .part L_00000266e098df30, 31, 1;
L_00000266e0a8e0e0 .concat [ 32 1 0 0], L_00000266e0a8e360, L_00000266e098e240;
L_00000266e0a8ddc0 .shift/rs 33, L_00000266e0a8e0e0, L_00000266e0a8ea40;
L_00000266e0a8e4a0 .part L_00000266e0a8ddc0, 0, 32;
L_00000266e0a8e680 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_00000266e0a8e4a0 (v00000266e09ab8f0_0) S_00000266e0806db0;
S_00000266e0806db0 .scope function.vec4.s32, "flip" "flip" 3 254, 3 254 0, S_00000266e0805cb0;
 .timescale 0 0;
; Variable flip is vec4 return value of scope S_00000266e0806db0
v00000266e09ab8f0_0 .var "in", 31 0;
TD_bench.test.CPU.compute.flip ;
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e09ab8f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip (store_vec4_to_lval)
    %end;
S_00000266e077e080 .scope module, "rom" "program_memory" 3 10, 3 299 0, S_00000266e090e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /INPUT 4 "writeMask";
    .port_info 5 /OUTPUT 32 "readData";
P_00000266e0a1c090 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_00000266e0a1c0c8 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_00000266e0a1c100 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_00000266e0a1c138 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_00000266e0a1c170 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_00000266e0a1c1a8 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_00000266e0a1c1e0 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_00000266e0a1c218 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_00000266e0a1c250 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_00000266e0a1c288 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_00000266e0a1c2c0 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_00000266e0a1c2f8 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_00000266e0a1c330 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_00000266e0a1c368 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_00000266e0a1c3a0 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_00000266e0a1c3d8 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_00000266e0a1c410 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_00000266e0a1c448 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_00000266e0a1c480 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_00000266e0a1c4b8 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_00000266e0a1c4f0 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_00000266e0a1c528 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_00000266e0a1c560 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_00000266e0a1c598 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_00000266e0a1c5d0 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_00000266e0a1c608 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_00000266e0a1c640 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_00000266e0a1c678 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_00000266e0a1c6b0 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_00000266e0a1c6e8 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_00000266e0a1c720 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_00000266e0a1c758 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_00000266e0a1c790 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_00000266e0a1c7c8 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_00000266e0a1c800 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_00000266e0a1c838 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_00000266e0a1c870 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_00000266e0a1c8a8 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_00000266e0a1c8e0 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_00000266e0a1c918 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_00000266e0a1c950 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_00000266e0a1c988 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_00000266e0a1c9c0 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_00000266e0a1c9f8 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_00000266e0a1ca30 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_00000266e0a1ca68 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_00000266e0a1caa0 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_00000266e0a1cad8 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_00000266e0a1cb10 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_00000266e0a1cb48 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_00000266e0a1cb80 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_00000266e0a1cbb8 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_00000266e0a1cbf0 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_00000266e0a1cc28 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_00000266e0a1cc60 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_00000266e0a1cc98 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_00000266e0a1ccd0 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_00000266e0a1cd08 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_00000266e0a1cd40 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_00000266e0a1cd78 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_00000266e0a1cdb0 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_00000266e0a1cde8 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_00000266e0a1ce20 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_00000266e0a1ce58 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_00000266e0a1ce90 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_00000266e0a1cec8 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
v00000266e0a28b20_0 .var/i "ASMerror", 31 0;
v00000266e0a2a240_0 .net "CLK", 0 0, L_00000266e0a2aec0;  alias, 1 drivers
v00000266e0a2a6a0_0 .var/i "L0_", 31 0;
v00000266e0a29de0_0 .var/i "L1_", 31 0;
v00000266e0a2a2e0_0 .var/i "L2_", 31 0;
v00000266e0a2ab00 .array "MEM", 255 0, 31 0;
v00000266e0a2a920_0 .net "address", 31 0, L_00000266e0a293e0;  alias, 1 drivers
v00000266e0a29840_0 .var/i "memPC", 31 0;
v00000266e0a295c0_0 .net "read", 0 0, L_00000266e098d4b0;  alias, 1 drivers
v00000266e0a2a880_0 .var "readData", 31 0;
v00000266e0a2a9c0_0 .var/i "wait_", 31 0;
v00000266e0a2b000_0 .net "wordAddress", 29 0, L_00000266e0a2af60;  1 drivers
v00000266e0a29700_0 .net "writeData", 31 0, L_00000266e0a8b200;  alias, 1 drivers
v00000266e0a2b140_0 .net "writeMask", 3 0, L_00000266e0a8b0c0;  alias, 1 drivers
L_00000266e0a2af60 .part L_00000266e0a293e0, 2, 30;
S_00000266e077e210 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1b430_0 .var "rd", 4 0;
v00000266e0a1acb0_0 .var "rs1", 4 0;
v00000266e0a1a710_0 .var "rs2", 4 0;
TD_bench.test.rom.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a1b430_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a1acb0_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a1a710_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0722510 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1bbb0_0 .var "imm", 31 0;
v00000266e0a1bb10_0 .var "rd", 4 0;
v00000266e0a1a0d0_0 .var "rs1", 4 0;
TD_bench.test.rom.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a1bb10_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a1a0d0_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a1bbb0_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e07226a0 .scope task, "AND" "AND" 4 146, 4 146 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1ae90_0 .var "rd", 4 0;
v00000266e0a1af30_0 .var "rs1", 4 0;
v00000266e0a1b570_0 .var "rs2", 4 0;
TD_bench.test.rom.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a1ae90_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a1af30_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a1b570_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e09b2e40 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1bcf0_0 .var "imm", 31 0;
v00000266e0a1afd0_0 .var "rd", 4 0;
v00000266e0a1b4d0_0 .var "rs1", 4 0;
TD_bench.test.rom.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a1afd0_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a1b4d0_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a1bcf0_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e09b2fd0 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1bd90_0 .var "imm", 31 0;
v00000266e0a1b1b0_0 .var "rd", 4 0;
TD_bench.test.rom.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v00000266e0a298e0_0, 0, 7;
    %load/vec4 v00000266e0a1b1b0_0;
    %store/vec4 v00000266e0a29520_0, 0, 5;
    %load/vec4 v00000266e0a1bd90_0;
    %store/vec4 v00000266e0a29980_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_00000266e0a2d700;
    %join;
    %end;
S_00000266e09b3160 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1a2b0_0 .var "imm", 31 0;
v00000266e0a1be30_0 .var "rs1", 4 0;
v00000266e0a1a350_0 .var "rs2", 4 0;
TD_bench.test.rom.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000266e0a23320_0, 0, 7;
    %load/vec4 v00000266e0a1be30_0;
    %store/vec4 v00000266e0a23d20_0, 0, 5;
    %load/vec4 v00000266e0a1a350_0;
    %store/vec4 v00000266e0a233c0_0, 0, 5;
    %load/vec4 v00000266e0a1a2b0_0;
    %store/vec4 v00000266e0a23000_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a24180_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000266e0a1d730;
    %join;
    %end;
S_00000266e0a1cf10 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1bf70_0 .var "imm", 31 0;
v00000266e0a1a3f0_0 .var "rs1", 4 0;
TD_bench.test.rom.BEQZ ;
    %load/vec4 v00000266e0a1a3f0_0;
    %store/vec4 v00000266e0a1be30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1a350_0, 0, 5;
    %load/vec4 v00000266e0a1bf70_0;
    %store/vec4 v00000266e0a1a2b0_0, 0, 32;
    %fork TD_bench.test.rom.BEQ, S_00000266e09b3160;
    %join;
    %end;
S_00000266e0a1d0a0 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1b390_0 .var "imm", 31 0;
v00000266e0a1a490_0 .var "rs1", 4 0;
v00000266e0a1b2f0_0 .var "rs2", 4 0;
TD_bench.test.rom.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000266e0a23320_0, 0, 7;
    %load/vec4 v00000266e0a1a490_0;
    %store/vec4 v00000266e0a23d20_0, 0, 5;
    %load/vec4 v00000266e0a1b2f0_0;
    %store/vec4 v00000266e0a233c0_0, 0, 5;
    %load/vec4 v00000266e0a1b390_0;
    %store/vec4 v00000266e0a23000_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000266e0a24180_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000266e0a1d730;
    %join;
    %end;
S_00000266e0a1d230 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1a530_0 .var "imm", 31 0;
v00000266e0a1a5d0_0 .var "rs1", 4 0;
v00000266e0a1a670_0 .var "rs2", 4 0;
TD_bench.test.rom.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000266e0a23320_0, 0, 7;
    %load/vec4 v00000266e0a1a5d0_0;
    %store/vec4 v00000266e0a23d20_0, 0, 5;
    %load/vec4 v00000266e0a1a670_0;
    %store/vec4 v00000266e0a233c0_0, 0, 5;
    %load/vec4 v00000266e0a1a530_0;
    %store/vec4 v00000266e0a23000_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000266e0a24180_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000266e0a1d730;
    %join;
    %end;
S_00000266e0a1d5a0 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1a7b0_0 .var "imm", 31 0;
v00000266e0a1a850_0 .var "rs1", 4 0;
v00000266e0a1a8f0_0 .var "rs2", 4 0;
TD_bench.test.rom.BGT ;
    %load/vec4 v00000266e0a1a8f0_0;
    %store/vec4 v00000266e0a1b110_0, 0, 5;
    %load/vec4 v00000266e0a1a850_0;
    %store/vec4 v00000266e0a22e20_0, 0, 5;
    %load/vec4 v00000266e0a1a7b0_0;
    %store/vec4 v00000266e0a1a990_0, 0, 32;
    %fork TD_bench.test.rom.BLT, S_00000266e0a1dd70;
    %join;
    %end;
S_00000266e0a1dd70 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a1a990_0 .var "imm", 31 0;
v00000266e0a1b110_0 .var "rs1", 4 0;
v00000266e0a22e20_0 .var "rs2", 4 0;
TD_bench.test.rom.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000266e0a23320_0, 0, 7;
    %load/vec4 v00000266e0a1b110_0;
    %store/vec4 v00000266e0a23d20_0, 0, 5;
    %load/vec4 v00000266e0a22e20_0;
    %store/vec4 v00000266e0a233c0_0, 0, 5;
    %load/vec4 v00000266e0a1a990_0;
    %store/vec4 v00000266e0a23000_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000266e0a24180_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000266e0a1d730;
    %join;
    %end;
S_00000266e0a1e220 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23460_0 .var "imm", 31 0;
v00000266e0a23be0_0 .var "rs1", 4 0;
v00000266e0a23aa0_0 .var "rs2", 4 0;
TD_bench.test.rom.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000266e0a23320_0, 0, 7;
    %load/vec4 v00000266e0a23be0_0;
    %store/vec4 v00000266e0a23d20_0, 0, 5;
    %load/vec4 v00000266e0a23aa0_0;
    %store/vec4 v00000266e0a233c0_0, 0, 5;
    %load/vec4 v00000266e0a23460_0;
    %store/vec4 v00000266e0a23000_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000266e0a24180_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000266e0a1d730;
    %join;
    %end;
S_00000266e0a1e090 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23b40_0 .var "imm", 31 0;
v00000266e0a22c40_0 .var "rs1", 4 0;
v00000266e0a24220_0 .var "rs2", 4 0;
TD_bench.test.rom.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v00000266e0a23320_0, 0, 7;
    %load/vec4 v00000266e0a22c40_0;
    %store/vec4 v00000266e0a23d20_0, 0, 5;
    %load/vec4 v00000266e0a24220_0;
    %store/vec4 v00000266e0a233c0_0, 0, 5;
    %load/vec4 v00000266e0a23b40_0;
    %store/vec4 v00000266e0a23000_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000266e0a24180_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_00000266e0a1d730;
    %join;
    %end;
S_00000266e0a1d410 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23a00_0 .var "imm", 31 0;
v00000266e0a240e0_0 .var "rs1", 4 0;
TD_bench.test.rom.BNEZ ;
    %load/vec4 v00000266e0a240e0_0;
    %store/vec4 v00000266e0a22c40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a24220_0, 0, 5;
    %load/vec4 v00000266e0a23a00_0;
    %store/vec4 v00000266e0a23b40_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_00000266e0a1e090;
    %join;
    %end;
S_00000266e0a1d730 .scope task, "BType" "BType" 4 297, 4 297 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a24180_0 .var "funct3", 2 0;
v00000266e0a23000_0 .var "imm", 31 0;
v00000266e0a23320_0 .var "opcode", 6 0;
v00000266e0a23d20_0 .var "rs1", 4 0;
v00000266e0a233c0_0 .var "rs2", 4 0;
TD_bench.test.rom.BType ;
    %load/vec4 v00000266e0a23000_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000266e0a23000_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a233c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a23d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a24180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a23000_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a23000_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a23320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a1df00 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23500_0 .var "offset", 31 0;
TD_bench.test.rom.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000266e0a1b1b0_0, 0, 5;
    %load/vec4 v00000266e0a23500_0;
    %store/vec4 v00000266e0a1bd90_0, 0, 32;
    %fork TD_bench.test.rom.AUIPC, S_00000266e09b2fd0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000266e0a212a0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v00000266e0a21520_0, 0, 5;
    %load/vec4 v00000266e0a23500_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v00000266e0a209e0_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_00000266e0a250c0;
    %join;
    %end;
S_00000266e0a1d8c0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23780_0 .var "csr", 11 0;
v00000266e0a23140_0 .var "rd", 4 0;
v00000266e0a238c0_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRC ;
    %load/vec4 v00000266e0a23780_0;
    %load/vec4 v00000266e0a238c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v00000266e0a23140_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a1da50 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23280_0 .var "csr", 11 0;
v00000266e0a23dc0_0 .var "imm", 31 0;
v00000266e0a23e60_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRCI ;
    %load/vec4 v00000266e0a23280_0;
    %load/vec4 v00000266e0a23dc0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v00000266e0a23e60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a1dbe0 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23820_0 .var "csr", 11 0;
v00000266e0a23f00_0 .var "rd", 4 0;
v00000266e0a24040_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRS ;
    %load/vec4 v00000266e0a23820_0;
    %load/vec4 v00000266e0a24040_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v00000266e0a23f00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a261f0 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a242c0_0 .var "csr", 11 0;
v00000266e0a22ce0_0 .var "imm", 31 0;
v00000266e0a22ec0_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRSI ;
    %load/vec4 v00000266e0a242c0_0;
    %load/vec4 v00000266e0a22ce0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v00000266e0a22ec0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a248f0 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23960_0 .var "csr", 11 0;
v00000266e0a231e0_0 .var "rd", 4 0;
v00000266e0a23640_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRW ;
    %load/vec4 v00000266e0a23960_0;
    %load/vec4 v00000266e0a23640_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v00000266e0a231e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a24440 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a235a0_0 .var "csr", 11 0;
v00000266e0a23c80_0 .var "imm", 31 0;
v00000266e0a22d80_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRWI ;
    %load/vec4 v00000266e0a235a0_0;
    %load/vec4 v00000266e0a23c80_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v00000266e0a22d80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a25250 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a23fa0_0 .var "b1", 7 0;
v00000266e0a22f60_0 .var "b2", 7 0;
v00000266e0a230a0_0 .var "b3", 7 0;
v00000266e0a236e0_0 .var "b4", 7 0;
TD_bench.test.rom.DATAB ;
    %load/vec4 v00000266e0a23fa0_0;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000266e0a2ab00, 4, 5;
    %load/vec4 v00000266e0a22f60_0;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000266e0a2ab00, 4, 5;
    %load/vec4 v00000266e0a230a0_0;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000266e0a2ab00, 4, 5;
    %load/vec4 v00000266e0a236e0_0;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v00000266e0a2ab00, 4, 5;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a25a20 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a22060_0 .var "w", 31 0;
TD_bench.test.rom.DATAW ;
    %load/vec4 v00000266e0a22060_0;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a24a80 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_00000266e077e080;
 .timescale 0 0;
TD_bench.test.rom.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a245d0 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_00000266e077e080;
 .timescale 0 0;
TD_bench.test.rom.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a26060 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a22560_0 .var "pred", 3 0;
v00000266e0a213e0_0 .var "succ", 3 0;
TD_bench.test.rom.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000266e0a22560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a213e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a25d40 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_00000266e077e080;
 .timescale 0 0;
TD_bench.test.rom.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a25570 .scope task, "IType" "IType" 4 160, 4 160 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a21480_0 .var "funct3", 2 0;
v00000266e0a206c0_0 .var "imm", 31 0;
v00000266e0a20940_0 .var "opcode", 6 0;
v00000266e0a21200_0 .var "rd", 4 0;
v00000266e0a22600_0 .var "rs1", 4 0;
TD_bench.test.rom.IType ;
    %load/vec4 v00000266e0a206c0_0;
    %parti/s 12, 0, 2;
    %load/vec4 v00000266e0a22600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a21480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a21200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a20940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a24c10 .scope task, "J" "J" 4 742, 4 742 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a229c0_0 .var "imm", 31 0;
TD_bench.test.rom.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a21fc0_0, 0, 5;
    %load/vec4 v00000266e0a229c0_0;
    %store/vec4 v00000266e0a21c00_0, 0, 32;
    %fork TD_bench.test.rom.JAL, S_00000266e0a25ed0;
    %join;
    %end;
S_00000266e0a25ed0 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a21c00_0 .var "imm", 31 0;
v00000266e0a21fc0_0 .var "rd", 4 0;
TD_bench.test.rom.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v00000266e0a20a80_0, 0, 7;
    %load/vec4 v00000266e0a21fc0_0;
    %store/vec4 v00000266e0a21a20_0, 0, 5;
    %load/vec4 v00000266e0a21c00_0;
    %store/vec4 v00000266e0a20620_0, 0, 32;
    %fork TD_bench.test.rom.JType, S_00000266e0a24f30;
    %join;
    %end;
S_00000266e0a250c0 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a209e0_0 .var "imm", 31 0;
v00000266e0a212a0_0 .var "rd", 4 0;
v00000266e0a21520_0 .var "rs1", 4 0;
TD_bench.test.rom.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a212a0_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a21520_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a209e0_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a253e0 .scope task, "JR" "JR" 4 750, 4 750 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a221a0_0 .var "imm", 31 0;
v00000266e0a20d00_0 .var "rs1", 4 0;
TD_bench.test.rom.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a212a0_0, 0, 5;
    %load/vec4 v00000266e0a20d00_0;
    %store/vec4 v00000266e0a21520_0, 0, 5;
    %load/vec4 v00000266e0a221a0_0;
    %store/vec4 v00000266e0a209e0_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_00000266e0a250c0;
    %join;
    %end;
S_00000266e0a24f30 .scope task, "JType" "JType" 4 262, 4 262 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a20620_0 .var "imm", 31 0;
v00000266e0a20a80_0 .var "opcode", 6 0;
v00000266e0a21a20_0 .var "rd", 4 0;
TD_bench.test.rom.JType ;
    %load/vec4 v00000266e0a20620_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000266e0a20620_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a20620_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a20620_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a21a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a20a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a25bb0 .scope task, "LB" "LB" 4 401, 4 401 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a21160_0 .var "imm", 31 0;
v00000266e0a21660_0 .var "rd", 4 0;
v00000266e0a21840_0 .var "rs1", 4 0;
TD_bench.test.rom.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a21660_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a21840_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a21160_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a24760 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a22100_0 .var "imm", 31 0;
v00000266e0a21700_0 .var "rd", 4 0;
v00000266e0a20760_0 .var "rs1", 4 0;
TD_bench.test.rom.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a21700_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a20760_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a22100_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a24da0 .scope task, "LH" "LH" 4 410, 4 410 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a22a60_0 .var "imm", 31 0;
v00000266e0a22920_0 .var "rd", 4 0;
v00000266e0a21ca0_0 .var "rs1", 4 0;
TD_bench.test.rom.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a22920_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a21ca0_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a22a60_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a25700 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a21d40_0 .var "imm", 31 0;
v00000266e0a226a0_0 .var "rd", 4 0;
v00000266e0a22ba0_0 .var "rs1", 4 0;
TD_bench.test.rom.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a226a0_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a22ba0_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a21d40_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a25890 .scope task, "LI" "LI" 4 703, 4 703 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a20b20_0 .var "imm", 31 0;
v00000266e0a22240_0 .var "rd", 4 0;
TD_bench.test.rom.LI ;
    %load/vec4 v00000266e0a20b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v00000266e0a22240_0;
    %store/vec4 v00000266e0a1b430_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1acb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1a710_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_00000266e077e210;
    %join;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000266e0a20b20_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.4, 5;
    %load/vec4 v00000266e0a20b20_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v00000266e0a22240_0;
    %store/vec4 v00000266e0a1bb10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1a0d0_0, 0, 5;
    %load/vec4 v00000266e0a20b20_0;
    %store/vec4 v00000266e0a1bbb0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000266e0722510;
    %join;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v00000266e0a22240_0;
    %store/vec4 v00000266e0a20800_0, 0, 5;
    %load/vec4 v00000266e0a20b20_0;
    %load/vec4 v00000266e0a20b20_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000266e0a227e0_0, 0, 32;
    %fork TD_bench.test.rom.LUI, S_00000266e0a26d80;
    %join;
    %load/vec4 v00000266e0a20b20_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v00000266e0a22240_0;
    %store/vec4 v00000266e0a1bb10_0, 0, 5;
    %load/vec4 v00000266e0a22240_0;
    %store/vec4 v00000266e0a1a0d0_0, 0, 5;
    %load/vec4 v00000266e0a20b20_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v00000266e0a1bbb0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000266e0722510;
    %join;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %end;
S_00000266e0a26d80 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a227e0_0 .var "imm", 31 0;
v00000266e0a20800_0 .var "rd", 4 0;
TD_bench.test.rom.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v00000266e0a298e0_0, 0, 7;
    %load/vec4 v00000266e0a20800_0;
    %store/vec4 v00000266e0a29520_0, 0, 5;
    %load/vec4 v00000266e0a227e0_0;
    %store/vec4 v00000266e0a29980_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_00000266e0a2d700;
    %join;
    %end;
S_00000266e0a26f10 .scope task, "LW" "LW" 4 419, 4 419 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a217a0_0 .var "imm", 31 0;
v00000266e0a215c0_0 .var "rd", 4 0;
v00000266e0a21340_0 .var "rs1", 4 0;
TD_bench.test.rom.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a215c0_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a21340_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a217a0_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a27870 .scope task, "Label" "Label" 4 606, 4 606 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a20c60_0 .var/i "L", 31 0;
TD_bench.test.rom.Label ;
    %end;
S_00000266e0a270a0 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a22740_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_00000266e0a270a0
TD_bench.test.rom.LabelRef ;
    %load/vec4 v00000266e0a22740_0;
    %load/vec4 v00000266e0a29840_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_00000266e0a26a60 .scope task, "MV" "MV" 4 734, 4 734 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a208a0_0 .var "rd", 4 0;
v00000266e0a21020_0 .var "rs1", 4 0;
TD_bench.test.rom.MV ;
    %load/vec4 v00000266e0a208a0_0;
    %store/vec4 v00000266e0a1b430_0, 0, 5;
    %load/vec4 v00000266e0a21020_0;
    %store/vec4 v00000266e0a1acb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1a710_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_00000266e077e210;
    %join;
    %end;
S_00000266e0a276e0 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_00000266e077e080;
 .timescale 0 0;
TD_bench.test.rom.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1b430_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1acb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a1a710_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_00000266e077e210;
    %join;
    %end;
S_00000266e0a27a00 .scope task, "OR" "OR" 4 139, 4 139 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a21de0_0 .var "rd", 4 0;
v00000266e0a224c0_0 .var "rs1", 4 0;
v00000266e0a21e80_0 .var "rs2", 4 0;
TD_bench.test.rom.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a21de0_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a224c0_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a21e80_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a273c0 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a218e0_0 .var "imm", 31 0;
v00000266e0a20bc0_0 .var "rd", 4 0;
v00000266e0a22b00_0 .var "rs1", 4 0;
TD_bench.test.rom.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a20bc0_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a22b00_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a218e0_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a28810 .scope task, "RET" "RET" 4 728, 4 728 0, S_00000266e077e080;
 .timescale 0 0;
TD_bench.test.rom.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000266e0a212a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000266e0a21520_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a209e0_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_00000266e0a250c0;
    %join;
    %end;
S_00000266e0a26bf0 .scope task, "RType" "RType" 4 70, 4 70 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a20440_0 .var "funct3", 2 0;
v00000266e0a20da0_0 .var "funct7", 6 0;
v00000266e0a22880_0 .var "opcode", 6 0;
v00000266e0a20e40_0 .var "rd", 4 0;
v00000266e0a22380_0 .var "rs1", 4 0;
v00000266e0a204e0_0 .var "rs2", 4 0;
TD_bench.test.rom.RType ;
    %load/vec4 v00000266e0a20da0_0;
    %load/vec4 v00000266e0a204e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a22380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a20440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a20e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a22880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a27230 .scope task, "SB" "SB" 4 470, 4 470 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a22420_0 .var "imm", 31 0;
v00000266e0a21980_0 .var "rs1", 4 0;
v00000266e0a20ee0_0 .var "rs2", 4 0;
TD_bench.test.rom.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000266e0a2c900_0, 0, 7;
    %load/vec4 v00000266e0a20ee0_0;
    %store/vec4 v00000266e0a2ba00_0, 0, 5;
    %load/vec4 v00000266e0a21980_0;
    %store/vec4 v00000266e0a2b280_0, 0, 5;
    %load/vec4 v00000266e0a22420_0;
    %store/vec4 v00000266e0a2c860_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a2c540_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_00000266e0a2d890;
    %join;
    %end;
S_00000266e0a27550 .scope task, "SH" "SH" 4 479, 4 479 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a20f80_0 .var "imm", 31 0;
v00000266e0a210c0_0 .var "rs1", 4 0;
v00000266e0a21f20_0 .var "rs2", 4 0;
TD_bench.test.rom.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000266e0a2c900_0, 0, 7;
    %load/vec4 v00000266e0a21f20_0;
    %store/vec4 v00000266e0a2ba00_0, 0, 5;
    %load/vec4 v00000266e0a210c0_0;
    %store/vec4 v00000266e0a2b280_0, 0, 5;
    %load/vec4 v00000266e0a20f80_0;
    %store/vec4 v00000266e0a2c860_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000266e0a2c540_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_00000266e0a2d890;
    %join;
    %end;
S_00000266e0a27b90 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a21ac0_0 .var "rd", 4 0;
v00000266e0a20580_0 .var "rs1", 4 0;
v00000266e0a21b60_0 .var "rs2", 4 0;
TD_bench.test.rom.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a21ac0_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a20580_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a21b60_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a281d0 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2c5e0_0 .var "imm", 31 0;
v00000266e0a2bdc0_0 .var "rd", 4 0;
v00000266e0a2bfa0_0 .var "rs1", 4 0;
TD_bench.test.rom.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2bdc0_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2bfa0_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2c5e0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a27d20 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2c360_0 .var "rd", 4 0;
v00000266e0a2c0e0_0 .var "rs1", 4 0;
v00000266e0a2b3c0_0 .var "rs2", 4 0;
TD_bench.test.rom.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2c360_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2c0e0_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2b3c0_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a27eb0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2c2c0_0 .var "imm", 31 0;
v00000266e0a2b460_0 .var "rd", 4 0;
v00000266e0a2c680_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a2b460_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a2c680_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a2c2c0_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a28040 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2bb40_0 .var "imm", 31 0;
v00000266e0a2c400_0 .var "rd", 4 0;
v00000266e0a2bbe0_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a2c400_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a2bbe0_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a2bb40_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a284f0 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2b500_0 .var "rd", 4 0;
v00000266e0a2c4a0_0 .var "rs1", 4 0;
v00000266e0a2b640_0 .var "rs2", 4 0;
TD_bench.test.rom.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2b500_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2c4a0_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2b640_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a28360 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2baa0_0 .var "rd", 4 0;
v00000266e0a2bd20_0 .var "rs1", 4 0;
v00000266e0a2b5a0_0 .var "rs2", 4 0;
TD_bench.test.rom.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2baa0_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2bd20_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2b5a0_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a28680 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2bc80_0 .var "imm", 31 0;
v00000266e0a2c220_0 .var "rd", 4 0;
v00000266e0a2c180_0 .var "rs1", 4 0;
TD_bench.test.rom.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2c220_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2c180_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2bc80_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a2cc10 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2be60_0 .var "rd", 4 0;
v00000266e0a2bf00_0 .var "rs1", 4 0;
v00000266e0a2c7c0_0 .var "rs2", 4 0;
TD_bench.test.rom.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2be60_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2bf00_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2c7c0_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a2d0c0 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2b6e0_0 .var "imm", 31 0;
v00000266e0a2c040_0 .var "rd", 4 0;
v00000266e0a2c720_0 .var "rs1", 4 0;
TD_bench.test.rom.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2c040_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2c720_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2b6e0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a2d890 .scope task, "SType" "SType" 4 452, 4 452 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2c540_0 .var "funct3", 2 0;
v00000266e0a2c860_0 .var "imm", 31 0;
v00000266e0a2c900_0 .var "opcode", 6 0;
v00000266e0a2ba00_0 .var "rs1", 4 0;
v00000266e0a2b280_0 .var "rs2", 4 0;
TD_bench.test.rom.SType ;
    %load/vec4 v00000266e0a2c860_0;
    %parti/s 7, 5, 4;
    %load/vec4 v00000266e0a2b280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a2ba00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a2c540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a2c860_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a2c900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a2e510 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2b320_0 .var "rd", 4 0;
v00000266e0a2b780_0 .var "rs1", 4 0;
v00000266e0a2b820_0 .var "rs2", 4 0;
TD_bench.test.rom.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2b320_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2b780_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a2b820_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a2e380 .scope task, "SW" "SW" 4 488, 4 488 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2b8c0_0 .var "imm", 31 0;
v00000266e0a2b960_0 .var "rs1", 4 0;
v00000266e0a2a1a0_0 .var "rs2", 4 0;
TD_bench.test.rom.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000266e0a2c900_0, 0, 7;
    %load/vec4 v00000266e0a2a1a0_0;
    %store/vec4 v00000266e0a2ba00_0, 0, 5;
    %load/vec4 v00000266e0a2b960_0;
    %store/vec4 v00000266e0a2b280_0, 0, 5;
    %load/vec4 v00000266e0a2b8c0_0;
    %store/vec4 v00000266e0a2c860_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000266e0a2c540_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_00000266e0a2d890;
    %join;
    %end;
S_00000266e0a2d700 .scope task, "UType" "UType" 4 369, 4 369 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a29980_0 .var "imm", 31 0;
v00000266e0a298e0_0 .var "opcode", 6 0;
v00000266e0a29520_0 .var "rd", 4 0;
TD_bench.test.rom.UType ;
    %load/vec4 v00000266e0a29980_0;
    %parti/s 20, 12, 5;
    %load/vec4 v00000266e0a29520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a298e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000266e0a29840_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %load/vec4 v00000266e0a29840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
S_00000266e0a2e060 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2a600_0 .var "rd", 4 0;
v00000266e0a2ad80_0 .var "rs1", 4 0;
v00000266e0a292a0_0 .var "rs2", 4 0;
TD_bench.test.rom.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v00000266e0a22880_0, 0, 7;
    %load/vec4 v00000266e0a2a600_0;
    %store/vec4 v00000266e0a20e40_0, 0, 5;
    %load/vec4 v00000266e0a2ad80_0;
    %store/vec4 v00000266e0a22380_0, 0, 5;
    %load/vec4 v00000266e0a292a0_0;
    %store/vec4 v00000266e0a204e0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000266e0a20440_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000266e0a20da0_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_00000266e0a26bf0;
    %join;
    %end;
S_00000266e0a2e1f0 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_00000266e077e080;
 .timescale 0 0;
v00000266e0a2b0a0_0 .var "imm", 31 0;
v00000266e0a2a7e0_0 .var "rd", 4 0;
v00000266e0a29200_0 .var "rs1", 4 0;
TD_bench.test.rom.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v00000266e0a20940_0, 0, 7;
    %load/vec4 v00000266e0a2a7e0_0;
    %store/vec4 v00000266e0a21200_0, 0, 5;
    %load/vec4 v00000266e0a29200_0;
    %store/vec4 v00000266e0a22600_0, 0, 5;
    %load/vec4 v00000266e0a2b0a0_0;
    %store/vec4 v00000266e0a206c0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000266e0a21480_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_00000266e0a25570;
    %join;
    %end;
S_00000266e0a2d3e0 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_00000266e077e080;
 .timescale 0 0;
TD_bench.test.rom.endASM ;
    %end;
    .scope S_00000266e07909c0;
T_69 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v00000266e09acc50_0, 0, 19;
    %end;
    .thread T_69;
    .scope S_00000266e07909c0;
T_70 ;
    %wait E_00000266e0994aa0;
    %load/vec4 v00000266e09acc50_0;
    %addi 1, 0, 19;
    %assign/vec4 v00000266e09acc50_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_00000266e077e080;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a28b20_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000266e0a2a6a0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v00000266e0a29de0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v00000266e0a2a9c0_0, 0, 32;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v00000266e0a2a2e0_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_00000266e077e080;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a29840_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_00000266e077e080;
T_73 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000266e0a22240_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a20b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000266e0a25890;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000266e0a22240_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000266e0a20b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000266e0a25890;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a22240_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a20b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000266e0a25890;
    %join;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v00000266e0a21660_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a21840_0, 0, 5;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v00000266e0a21160_0, 0, 32;
    %fork TD_bench.test.rom.LB, S_00000266e0a25bb0;
    %join;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v00000266e0a21980_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a20ee0_0, 0, 5;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v00000266e0a22420_0, 0, 32;
    %fork TD_bench.test.rom.SB, S_00000266e0a27230;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a1bb10_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a1a0d0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000266e0a1bbb0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000266e0722510;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a22c40_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000266e0a24220_0, 0, 5;
    %load/vec4 v00000266e0a2a6a0_0;
    %store/vec4 v00000266e0a22740_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_00000266e0a270a0;
    %store/vec4 v00000266e0a23b40_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_00000266e0a1e090;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a22240_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a20b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000266e0a25890;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v00000266e0a21660_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a21840_0, 0, 5;
    %pushi/vec4 800, 0, 32;
    %store/vec4 v00000266e0a21160_0, 0, 32;
    %fork TD_bench.test.rom.LB, S_00000266e0a25bb0;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a1bb10_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a1a0d0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000266e0a1bbb0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000266e0722510;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000266e0a22c40_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v00000266e0a24220_0, 0, 5;
    %load/vec4 v00000266e0a29de0_0;
    %store/vec4 v00000266e0a22740_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_00000266e0a270a0;
    %store/vec4 v00000266e0a23b40_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_00000266e0a1e090;
    %join;
    %fork TD_bench.test.rom.EBREAK, S_00000266e0a24a80;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266e0a22240_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000266e0a20b20_0, 0, 32;
    %fork TD_bench.test.rom.LI, S_00000266e0a25890;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266e0a2bdc0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266e0a2bfa0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000266e0a2c5e0_0, 0, 32;
    %fork TD_bench.test.rom.SLLI, S_00000266e0a281d0;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266e0a1bb10_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266e0a1a0d0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000266e0a1bbb0_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_00000266e0722510;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000266e0a240e0_0, 0, 5;
    %load/vec4 v00000266e0a2a2e0_0;
    %store/vec4 v00000266e0a22740_0, 0, 32;
    %callf/vec4 TD_bench.test.rom.LabelRef, S_00000266e0a270a0;
    %store/vec4 v00000266e0a23a00_0, 0, 32;
    %fork TD_bench.test.rom.BNEZ, S_00000266e0a1d410;
    %join;
    %fork TD_bench.test.rom.RET, S_00000266e0a28810;
    %join;
    %fork TD_bench.test.rom.endASM, S_00000266e0a2d3e0;
    %join;
    %pushi/vec4 67305985, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %pushi/vec4 134678021, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %pushi/vec4 202050057, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %pushi/vec4 4279176717, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000266e0a2ab00, 4, 0;
    %end;
    .thread T_73;
    .scope S_00000266e077e080;
T_74 ;
    %wait E_00000266e0995560;
    %load/vec4 v00000266e0a295c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v00000266e0a2a920_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000266e0a2ab00, 4;
    %assign/vec4 v00000266e0a2a880_0, 0;
T_74.0 ;
    %load/vec4 v00000266e0a2b140_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v00000266e0a29700_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000266e0a2b000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266e0a2ab00, 0, 4;
T_74.2 ;
    %load/vec4 v00000266e0a2b140_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %load/vec4 v00000266e0a29700_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v00000266e0a2b000_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000266e0a2ab00, 4, 5;
T_74.4 ;
    %load/vec4 v00000266e0a2b140_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.6, 8;
    %load/vec4 v00000266e0a29700_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v00000266e0a2b000_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000266e0a2ab00, 4, 5;
T_74.6 ;
    %load/vec4 v00000266e0a2b140_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.8, 8;
    %load/vec4 v00000266e0a29700_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v00000266e0a2b000_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000266e0a2ab00, 4, 5;
T_74.8 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000266e0805b20;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e09accf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e09ab990_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_00000266e0805b20;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e09acb10_0, 0, 32;
T_76.0 ;
    %load/vec4 v00000266e09acb10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_76.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000266e09acb10_0;
    %store/vec4a v00000266e09ac890, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000266e09acb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000266e09acb10_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %end;
    .thread T_76;
    .scope S_00000266e0805b20;
T_77 ;
    %wait E_00000266e0995560;
    %load/vec4 v00000266e09ac750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_77.0, 4;
    %load/vec4 v00000266e09ac070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v00000266e09ac930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v00000266e09ab850_0;
    %load/vec4 v00000266e09ac930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000266e09ac890, 0, 4;
    %vpi_call 3 426 "$display", "Register Write %b", v00000266e09ab850_0 {0 0 0};
T_77.2 ;
    %load/vec4 v00000266e09ad650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000266e09ac890, 4;
    %assign/vec4 v00000266e09accf0_0, 0;
    %load/vec4 v00000266e09ad470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000266e09ac890, 4;
    %assign/vec4 v00000266e09ab990_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_00000266e0805cb0;
T_78 ;
    %wait E_00000266e0994ba0;
    %load/vec4 v00000266e0a121e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.0 ;
    %load/vec4 v00000266e09abad0_0;
    %load/vec4 v00000266e0a13220_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_78.9, 8;
    %load/vec4 v00000266e0a11d80_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_78.10, 8;
T_78.9 ; End of true expr.
    %load/vec4 v00000266e0a130e0_0;
    %jmp/0 T_78.10, 8;
 ; End of false expr.
    %blend;
T_78.10;
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.1 ;
    %load/vec4 v00000266e0a135e0_0;
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000266e0a12280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000266e0a11ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v00000266e0a11880_0;
    %load/vec4 v00000266e0a13540_0;
    %xor;
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v00000266e0a12e60_0;
    %pad/u 32;
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v00000266e0a11880_0;
    %load/vec4 v00000266e0a13540_0;
    %or;
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v00000266e0a11880_0;
    %load/vec4 v00000266e0a13540_0;
    %and;
    %store/vec4 v00000266e0a12460_0, 0, 32;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_00000266e0805cb0;
T_79 ;
    %wait E_00000266e0995620;
    %load/vec4 v00000266e0a121e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000266e0a12140_0, 0, 1;
    %jmp T_79.7;
T_79.0 ;
    %load/vec4 v00000266e0a12820_0;
    %store/vec4 v00000266e0a12140_0, 0, 1;
    %jmp T_79.7;
T_79.1 ;
    %load/vec4 v00000266e0a12820_0;
    %nor/r;
    %store/vec4 v00000266e0a12140_0, 0, 1;
    %jmp T_79.7;
T_79.2 ;
    %load/vec4 v00000266e0a12280_0;
    %store/vec4 v00000266e0a12140_0, 0, 1;
    %jmp T_79.7;
T_79.3 ;
    %load/vec4 v00000266e0a12280_0;
    %nor/r;
    %store/vec4 v00000266e0a12140_0, 0, 1;
    %jmp T_79.7;
T_79.4 ;
    %load/vec4 v00000266e0a11ec0_0;
    %store/vec4 v00000266e0a12140_0, 0, 1;
    %jmp T_79.7;
T_79.5 ;
    %load/vec4 v00000266e0a11ec0_0;
    %nor/r;
    %store/vec4 v00000266e0a12140_0, 0, 1;
    %jmp T_79.7;
T_79.7 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00000266e090eb80;
T_80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a119c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a12aa0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000266e0a1b070_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a18850_0, 0, 32;
    %end;
    .thread T_80;
    .scope S_00000266e090eb80;
T_81 ;
    %wait E_00000266e0995560;
    %load/vec4 v00000266e0a1b070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %jmp T_81.5;
T_81.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000266e0a1b070_0, 0;
    %jmp T_81.5;
T_81.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000266e0a1b070_0, 0;
    %load/vec4 v00000266e0a1b610_0;
    %assign/vec4 v00000266e0a18850_0, 0;
    %jmp T_81.5;
T_81.2 ;
    %load/vec4 v00000266e0a1aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %vpi_call 3 59 "$finish" {0 0 0};
T_81.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000266e0a1b070_0, 0;
    %jmp T_81.5;
T_81.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000266e0a1b070_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v00000266e0a18b70_0;
    %assign/vec4 v00000266e0a119c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000266e0a1b070_0, 0;
    %jmp T_81.5;
T_81.5 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81;
    .scope S_00000266e090eb80;
T_82 ;
    %wait E_00000266e0995560;
    %vpi_call 3 222 "$display", "PC=%0d", v00000266e0a119c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v00000266e0a12a00_0;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a12f00_0;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a17950_0;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a12960_0;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a12000_0;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a125a0_0;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a12500_0;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a18210_0;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a1b890_0;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a1aa30_0;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %load/vec4 v00000266e0a196b0_0;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %jmp T_82.11;
T_82.0 ;
    %vpi_call 3 224 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v00000266e0a182b0_0, v00000266e0a1ad50_0, v00000266e0a1aad0_0, v00000266e0a179f0_0 {0 0 0};
    %jmp T_82.11;
T_82.1 ;
    %vpi_call 3 225 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v00000266e0a182b0_0, v00000266e0a1ad50_0, v00000266e0a18710_0, v00000266e0a179f0_0 {0 0 0};
    %jmp T_82.11;
T_82.2 ;
    %vpi_call 3 226 "$display", "BRANCH" {0 0 0};
    %jmp T_82.11;
T_82.3 ;
    %vpi_call 3 227 "$display", "JAL" {0 0 0};
    %jmp T_82.11;
T_82.4 ;
    %vpi_call 3 228 "$display", "JALR" {0 0 0};
    %jmp T_82.11;
T_82.5 ;
    %vpi_call 3 229 "$display", "AUIPC" {0 0 0};
    %jmp T_82.11;
T_82.6 ;
    %vpi_call 3 230 "$display", "LUI" {0 0 0};
    %jmp T_82.11;
T_82.7 ;
    %vpi_call 3 231 "$display", "LOAD" {0 0 0};
    %jmp T_82.11;
T_82.8 ;
    %vpi_call 3 232 "$display", "STORE" {0 0 0};
    %jmp T_82.11;
T_82.9 ;
    %vpi_call 3 233 "$display", "SYSTEM" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call 3 234 "$display", "FENCE" {0 0 0};
    %jmp T_82.11;
T_82.11 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_00000266e0790830;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000266e0a29160_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_00000266e0790830;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000266e0a2b1e0_0, 0, 1;
T_84.0 ;
    %delay 1, 0;
    %load/vec4 v00000266e0a2b1e0_0;
    %inv;
    %store/vec4 v00000266e0a2b1e0_0, 0, 1;
    %load/vec4 v00000266e0a2ae20_0;
    %load/vec4 v00000266e0a29160_0;
    %cmp/ne;
    %jmp/0xz  T_84.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v00000266e0a2ae20_0 {0 0 0};
T_84.1 ;
    %load/vec4 v00000266e0a2ae20_0;
    %assign/vec4 v00000266e0a29160_0, 0;
    %jmp T_84.0;
    %end;
    .thread T_84;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../tools/riscv_assembly.v";
