

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols'
================================================================
* Date:           Sat Nov  1 13:22:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.711 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  84.000 ns|  84.000 ns|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_matrix_rows_read_matrix_cols  |       10|       10|         3|          1|          1|     9|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|    141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln702_1_fu_120_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln702_fu_137_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln704_fu_165_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln706_fu_200_p2        |         +|   0|  0|   7|           4|           4|
    |sub_ln706_fu_191_p2        |         -|   0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln702_fu_114_p2       |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln704_fu_143_p2       |      icmp|   0|  0|  10|           2|           2|
    |select_ln702_1_fu_157_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln702_fu_149_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  78|          26|          23|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |c_fu_52                               |   9|          2|    2|          4|
    |indvar_flatten_fu_60                  |   9|          2|    4|          8|
    |matrixAStrm_blk_n                     |   9|          2|    1|          2|
    |r_fu_56                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   15|         30|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |c_fu_52                           |  2|   0|    2|          0|
    |indvar_flatten_fu_60              |  4|   0|    4|          0|
    |r_fu_56                           |  2|   0|    2|          0|
    |select_ln702_1_reg_258            |  2|   0|    2|          0|
    |select_ln702_reg_253              |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 17|   0|   17|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols|  return value|
|matrixAStrm_dout     |   in|   32|     ap_fifo|                                                   matrixAStrm|       pointer|
|matrixAStrm_empty_n  |   in|    1|     ap_fifo|                                                   matrixAStrm|       pointer|
|matrixAStrm_read     |  out|    1|     ap_fifo|                                                   matrixAStrm|       pointer|
|A_re_address0        |  out|    4|   ap_memory|                                                          A_re|         array|
|A_re_ce0             |  out|    1|   ap_memory|                                                          A_re|         array|
|A_re_we0             |  out|    1|   ap_memory|                                                          A_re|         array|
|A_re_d0              |  out|   16|   ap_memory|                                                          A_re|         array|
|A_im_address0        |  out|    4|   ap_memory|                                                          A_im|         array|
|A_im_ce0             |  out|    1|   ap_memory|                                                          A_im|         array|
|A_im_we0             |  out|    1|   ap_memory|                                                          A_im|         array|
|A_im_d0              |  out|   16|   ap_memory|                                                          A_im|         array|
+---------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixAStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln702 = store i2 0, i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 11 'store' 'store_ln702' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln704 = store i2 0, i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 12 'store' 'store_ln704' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln702 = br void %for.inc.i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'br' 'br_ln702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln702 = icmp_eq  i4 %indvar_flatten_load, i4 9" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 15 'icmp' 'icmp_ln702' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln702_1 = add i4 %indvar_flatten_load, i4 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 16 'add' 'add_ln702_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln702 = br i1 %icmp_ln702, void %for.inc7.i, void %for.end9.i.exitStub" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 17 'br' 'br_ln702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln702 = store i4 %add_ln702_1, i4 %indvar_flatten" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 18 'store' 'store_ln702' <Predicate = (!icmp_ln702)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.71>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 19 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 20 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.56ns)   --->   "%add_ln702 = add i2 %r_load, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 21 'add' 'add_ln702' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.56ns)   --->   "%icmp_ln704 = icmp_eq  i2 %c_load, i2 3" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 22 'icmp' 'icmp_ln704' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.99ns)   --->   "%select_ln702 = select i1 %icmp_ln704, i2 0, i2 %c_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 23 'select' 'select_ln702' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln702_1 = select i1 %icmp_ln704, i2 %add_ln702, i2 %r_load" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 24 'select' 'select_ln702_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln704 = add i2 %select_ln702, i2 1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 25 'add' 'add_ln704' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln702 = store i2 %select_ln702_1, i2 %r" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 26 'store' 'store_ln702' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln704 = store i2 %add_ln704, i2 %c" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 27 'store' 'store_ln704' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln702)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_matrix_rows_read_matrix_cols_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln706 = zext i2 %select_ln702_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 30 'zext' 'zext_ln706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln702_1, i2 0" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 31 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln706 = sub i4 %p_shl, i4 %zext_ln706" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 32 'sub' 'sub_ln706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln706_1 = zext i2 %select_ln702" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 33 'zext' 'zext_ln706_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln706 = add i4 %sub_ln706, i4 %zext_ln706_1" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 34 'add' 'add_ln706' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln706_2 = zext i4 %add_ln706" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 35 'zext' 'zext_ln706_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_re_addr = getelementptr i16 %A_re, i64 0, i64 %zext_ln706_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 36 'getelementptr' 'A_re_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%A_im_addr = getelementptr i16 %A_im, i64 0, i64 %zext_ln706_2" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 37 'getelementptr' 'A_im_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln705 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:705->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 38 'specpipeline' 'specpipeline_ln705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] ( I:3.15ns O:3.15ns )   --->   "%matrixAStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 39 'read' 'matrixAStrm_read' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln706 = trunc i32 %matrixAStrm_read" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 40 'trunc' 'trunc_ln706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln706_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read, i32 16, i32 31" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 41 'partselect' 'trunc_ln706_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln706 = store i16 %trunc_ln706, i4 %A_re_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 42 'store' 'store_ln706' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 43 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln706 = store i16 %trunc_ln706_1, i4 %A_im_addr" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:706->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 43 'store' 'store_ln706' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln704 = br void %for.inc.i" [/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704->../kernel/kernel_cholesky_0.cpp:26]   --->   Operation 44 'br' 'br_ln704' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ matrixAStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 0110]
r                     (alloca           ) [ 0110]
indvar_flatten        (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln702           (store            ) [ 0000]
store_ln704           (store            ) [ 0000]
br_ln702              (br               ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
icmp_ln702            (icmp             ) [ 0110]
add_ln702_1           (add              ) [ 0000]
br_ln702              (br               ) [ 0000]
store_ln702           (store            ) [ 0000]
c_load                (load             ) [ 0000]
r_load                (load             ) [ 0000]
add_ln702             (add              ) [ 0000]
icmp_ln704            (icmp             ) [ 0000]
select_ln702          (select           ) [ 0101]
select_ln702_1        (select           ) [ 0101]
add_ln704             (add              ) [ 0000]
store_ln702           (store            ) [ 0000]
store_ln704           (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
zext_ln706            (zext             ) [ 0000]
p_shl                 (bitconcatenate   ) [ 0000]
sub_ln706             (sub              ) [ 0000]
zext_ln706_1          (zext             ) [ 0000]
add_ln706             (add              ) [ 0000]
zext_ln706_2          (zext             ) [ 0000]
A_re_addr             (getelementptr    ) [ 0000]
A_im_addr             (getelementptr    ) [ 0000]
specpipeline_ln705    (specpipeline     ) [ 0000]
matrixAStrm_read      (read             ) [ 0000]
trunc_ln706           (trunc            ) [ 0000]
trunc_ln706_1         (partselect       ) [ 0000]
store_ln706           (store            ) [ 0000]
store_ln706           (store            ) [ 0000]
br_ln704              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrixAStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixAStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_matrix_rows_read_matrix_cols_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="c_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="r_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="matrixAStrm_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrixAStrm_read/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_re_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_re_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_im_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_im_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln706_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln706/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln706_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln706/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln702_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="2" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln702/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln704_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln704/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln702_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln702/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln702_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln702_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln702_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln702/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="c_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="1"/>
<pin id="133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln702_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln702/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln704_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="2" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln704/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="select_ln702_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="0" index="2" bw="2" slack="0"/>
<pin id="153" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln702/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln702_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln702_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln704_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln704/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln702_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln702/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln704_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln704/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln706_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln706/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_shl_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sub_ln706_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln706/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln706_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln706_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln706_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln706/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln706_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln706_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln706_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln706/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln706_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="0"/>
<pin id="222" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln706_1/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="c_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="235" class="1005" name="r_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="242" class="1005" name="indvar_flatten_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="249" class="1005" name="icmp_ln702_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln702 "/>
</bind>
</comp>

<comp id="253" class="1005" name="select_ln702_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="1"/>
<pin id="255" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln702 "/>
</bind>
</comp>

<comp id="258" class="1005" name="select_ln702_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln702_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="70" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="77" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="131" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="143" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="137" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="134" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="149" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="157" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="165" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="181" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="215"><net_src comp="64" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="64" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="227"><net_src comp="217" pin="4"/><net_sink comp="90" pin=1"/></net>

<net id="231"><net_src comp="52" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="238"><net_src comp="56" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="245"><net_src comp="60" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="252"><net_src comp="114" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="149" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="261"><net_src comp="157" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_re | {3 }
	Port: A_im | {3 }
	Port: matrixAStrm | {}
 - Input state : 
	Port: kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols : matrixAStrm | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln702 : 1
		store_ln704 : 1
		indvar_flatten_load : 1
		icmp_ln702 : 2
		add_ln702_1 : 2
		br_ln702 : 3
		store_ln702 : 3
	State 2
		add_ln702 : 1
		icmp_ln704 : 1
		select_ln702 : 2
		select_ln702_1 : 2
		add_ln704 : 3
		store_ln702 : 3
		store_ln704 : 4
	State 3
		sub_ln706 : 1
		add_ln706 : 2
		zext_ln706_2 : 3
		A_re_addr : 4
		A_im_addr : 4
		store_ln706 : 5
		store_ln706 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln702_1_fu_120     |    0    |    13   |
|    add   |       add_ln702_fu_137      |    0    |    10   |
|          |       add_ln704_fu_165      |    0    |    10   |
|          |       add_ln706_fu_200      |    0    |    7    |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln702_fu_114      |    0    |    13   |
|          |      icmp_ln704_fu_143      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln706_fu_191      |    0    |    7    |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln702_fu_149     |    0    |    2    |
|          |    select_ln702_1_fu_157    |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | matrixAStrm_read_read_fu_64 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln706_fu_181      |    0    |    0    |
|   zext   |     zext_ln706_1_fu_197     |    0    |    0    |
|          |     zext_ln706_2_fu_206     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         p_shl_fu_184        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln706_fu_212     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     trunc_ln706_1_fu_217    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    74   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       c_reg_228      |    2   |
|  icmp_ln702_reg_249  |    1   |
|indvar_flatten_reg_242|    4   |
|       r_reg_235      |    2   |
|select_ln702_1_reg_258|    2   |
| select_ln702_reg_253 |    2   |
+----------------------+--------+
|         Total        |   13   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   74   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   13   |    -   |
+-----------+--------+--------+
|   Total   |   13   |   74   |
+-----------+--------+--------+
