#include <ATen/ATen.h>
#include <c10/xpu/XPUStream.h>
#include <torch/all.h>

#include <cmath>
#include <sycl/sycl.hpp>

#include "SYCLHelpers.h"
#include "Utils.h"
#include "cutlass/float8.h"

// Xe35 fused-VISA quantize atom: mul + F32->HF + fcvt(HF->E4M3/E5M2).
// Only available with the bumped CRI cutlass pin (>= 1e7e39b07).
// `tensor.hpp` must come BEFORE `quantize_xe.hpp` because the latter pulls in
// `sycl_vec.hpp` which references `cute::Int<>` and `cute::ceil_div` at
// namespace scope without declaring them itself. clang-format off protects
// the order from alphabetical include sorting.
#if defined(SYCL_INTEL_TARGET) && (SYCL_INTEL_TARGET == 35)
// clang-format off
#include <cute/tensor.hpp>
#include <cute/arch/quantize_xe.hpp>
// clang-format on
#endif

// TODO: improve performance when FP8 native support is added

namespace at::native::xpu {

// SYCL helper for group reduce max using sub-groups
// Works with 32-wide sub-groups but reduces within 16-thread quantization groups
// Each 32-wide sub-group contains two 16-thread quantization groups
template <typename T>
inline T QuantGroupReduceMax(T val, sycl::nd_item<1> item, int lane_id_in_quant_group) {
  auto sg = item.get_sub_group();

  // Perform butterfly reduction with XOR pattern within 16-thread groups
  // With 32-wide sub-groups, threads 0-15 form one quantization group, threads 16-31 form another
  // XOR with 8, 4, 2, 1 reduces within each 16-thread half independently
  // because XOR with values < 16 won't cross the 16-thread boundary
  val = sycl::fmax(val, sycl::permute_group_by_xor(sg, val, 8));
  val = sycl::fmax(val, sycl::permute_group_by_xor(sg, val, 4));
  val = sycl::fmax(val, sycl::permute_group_by_xor(sg, val, 2));
  val = sycl::fmax(val, sycl::permute_group_by_xor(sg, val, 1));

  return val;
}

// Use SYCL native vector type for efficient loading
template <typename T, uint32_t N>
using vec_t = sycl::vec<T, N>;

// Compile-time constants for group sizes to enable loop unrolling
// Common group sizes: 64, 128, 256, 512
template <int GROUP_SIZE>
struct GroupSizeTraits {
  static constexpr int THREADS_PER_GROUP = 16;
  static constexpr int SUB_GROUP_SIZE = 32;  // Use 32-wide sub-groups for better hardware utilization
};

template <
    typename T,
    typename DST_DTYPE,
    int GROUP_SIZE = 128,
    bool IS_COLUMN_MAJOR = false,
    bool SCALE_UE8M0 = false,
    int SUB_GROUP_SIZE = GroupSizeTraits<GROUP_SIZE>::SUB_GROUP_SIZE,
    typename scale_packed_t = std::conditional_t<SCALE_UE8M0, uint32_t, float>>
struct PerTokenGroupQuant8bitKernel : public __SYCL_KER_CONFIG_CONVENTION__ {
  // Compile-time constants
  static constexpr uint32_t VEC_SIZE = 16 / sizeof(T);
  static constexpr int32_t NUM_VEC_ELEMS = GROUP_SIZE / VEC_SIZE;
  static constexpr int32_t THREADS_PER_GROUP = GroupSizeTraits<GROUP_SIZE>::THREADS_PER_GROUP;
  static constexpr int32_t VECS_PER_THREAD = (NUM_VEC_ELEMS + THREADS_PER_GROUP - 1) / THREADS_PER_GROUP;
  // Optimized E4M3 path requires SIMD-16 (one quant group == one subgroup) and
  // VEC_SIZE divisible by 4 (the asm atom processes 4 elements per call).
  static constexpr bool USE_XE35_FAST_FP8 =
#if defined(SYCL_INTEL_TARGET) && (SYCL_INTEL_TARGET == 35)
      std::is_same_v<DST_DTYPE, cutlass::float_e4m3_t> && SUB_GROUP_SIZE == 16 && THREADS_PER_GROUP == 16 &&
      (VEC_SIZE % 4 == 0);
#else
      false;
#endif

  PerTokenGroupQuant8bitKernel(
      const T* input,
      void* output_q,
      scale_packed_t* output_s,
      int num_groups,
      int groups_per_block,
      float eps,
      float min_8bit,
      float max_8bit,
      int num_groups_per_row = 0,
      int scale_stride = 0)
      : input(input),
        output_q(output_q),
        output_s(output_s),
        num_groups(num_groups),
        groups_per_block(groups_per_block),
        eps(eps),
        min_8bit(min_8bit),
        max_8bit(max_8bit),
        num_groups_per_row(num_groups_per_row),
        scale_stride(scale_stride) {}

  void sycl_ker_config_convention(sycl::handler& cgh) {}

  [[sycl::reqd_sub_group_size(SUB_GROUP_SIZE)]] void operator()(sycl::nd_item<1> item) const {
    // all the variable names refer to CUDA nomenclature for easier mapping
    // so 'groups' in the kernel refer to tensor groups for quantization rather than
    // SYCL work-groups/sub-groups
    const int64_t local_group_id = item.get_local_id(0) / THREADS_PER_GROUP;
    const int lane_id = item.get_local_id(0) % THREADS_PER_GROUP;

    const int64_t block_group_id = item.get_group(0) * groups_per_block;
    const int64_t global_group_id = block_group_id + local_group_id;
    const int64_t block_group_offset = global_group_id * GROUP_SIZE;

    float local_absmax = eps;

    using scale_element_t = std::conditional_t<SCALE_UE8M0, uint8_t, float>;
    static_assert(sizeof(scale_packed_t) % sizeof(scale_element_t) == 0);

    const T* group_input = input + block_group_offset;
    DST_DTYPE* group_output = static_cast<DST_DTYPE*>(output_q) + block_group_offset;
    scale_element_t* scale_output;

    if constexpr (IS_COLUMN_MAJOR) {
      const int num_elems_per_pack = static_cast<int>(sizeof(scale_packed_t) / sizeof(scale_element_t));
      const int row_idx = global_group_id / num_groups_per_row;
      const int col_idx_unpacked = global_group_id % num_groups_per_row;
      const int col_idx = col_idx_unpacked / num_elems_per_pack;
      const int pack_idx = col_idx_unpacked % num_elems_per_pack;
      scale_output = reinterpret_cast<scale_element_t*>(output_s) +
                     (col_idx * scale_stride * num_elems_per_pack + row_idx * num_elems_per_pack + pack_idx);
    } else {
      // Row-major: scale_packed_t is instantiated to scale_element_t
      // (uint8_t for UE8M0, float otherwise), so this is a plain
      // one-element-per-group index — no reinterpret needed.
      static_assert(std::is_same_v<scale_packed_t, scale_element_t>);
      scale_output = output_s + global_group_id;
    }

    using vec_type = vec_t<T, VEC_SIZE>;

    // TODO: Handle case where group_size is not divisible by vec_size
    // Cache input vectors in registers - size known at compile time for optimal register allocation
    vec_type input_vecs[VECS_PER_THREAD];

    // Convert to float once and cache for both absmax and quantization
    using float_vec_type = vec_t<float, VEC_SIZE>;
    float_vec_type input_vals[VECS_PER_THREAD];

    // Single pass: load input vectors, convert to float, compute absmax, and cache
#pragma unroll
    for (int32_t v = 0; v < VECS_PER_THREAD; ++v) {
      const int32_t i = lane_id + v * THREADS_PER_GROUP;
      if (i < NUM_VEC_ELEMS) {
        // Load vector using SYCL's native load operation
        input_vecs[v].load(
            0, sycl::multi_ptr<const T, sycl::access::address_space::global_space>(group_input + i * VEC_SIZE));

        // Convert to float once and cache - eliminates duplicate conversion
#pragma unroll
        for (uint32_t j = 0; j < VEC_SIZE; ++j) {
          float val = static_cast<float>(input_vecs[v][j]);
          input_vals[v][j] = val;
          local_absmax = sycl::fmax(local_absmax, sycl::fabs(val));
        }
      }
    }

    // Reduce across the 16 threads in the quantization group to find the maximum
    // With 32-wide sub-groups, each sub-group processes two 16-thread quantization groups
    // XOR shuffle with values < 16 ensures reduction stays within each 16-thread half
    local_absmax = QuantGroupReduceMax(local_absmax, item, lane_id);

    // Calculate scale factor
    float y_s = local_absmax / max_8bit;
    scale_element_t y_s_quant;

    // Quantize the scale factor for UE8M0 format if needed
    if constexpr (SCALE_UE8M0) {
      float exp_s = sycl::ceil(sycl::log2(sycl::fmax(y_s, 1e-10f)));
      y_s = sycl::exp2(exp_s);
      // represent quantized scale as power of 2 exponent + 127 bias
      y_s_quant = static_cast<scale_element_t>(static_cast<int>(exp_s) + 127);
    } else {
      y_s_quant = y_s;
    }

    if (lane_id == 0) {
      *scale_output = y_s_quant;
    }

    const float inv_y_s = 1.0f / y_s;

    using output_storage_t = uint8_t;
    using output_vec_type = vec_t<output_storage_t, VEC_SIZE>;

#pragma unroll
    for (int32_t v = 0; v < VECS_PER_THREAD; ++v) {
      const int32_t i = lane_id + v * THREADS_PER_GROUP;
      if (i < NUM_VEC_ELEMS) {
        output_vec_type output_vec;

        if constexpr (USE_XE35_FAST_FP8) {
#if defined(SYCL_INTEL_TARGET) && (SYCL_INTEL_TARGET == 35)
          // Xe35 fused-VISA path: mul + F32->HF + fcvt(HF->E4M3) per 4 elements.
          // The asm saturates on overflow (matches our [-448, 448] clamp), and
          // the per-value scales broadcast inv_y_s (one scale shared across
          // the whole group of 16 lanes since group_size >= sub-group width).
          using Atom = cute::Xe_Quantize_Optimized<float, cutlass::float_e4m3_t>;
          cute::intel::float4 scales{inv_y_s, inv_y_s, inv_y_s, inv_y_s};
#pragma unroll
          for (uint32_t j = 0; j < VEC_SIZE; j += 4) {
            cute::intel::float4 src{input_vals[v][j], input_vals[v][j + 1], input_vals[v][j + 2], input_vals[v][j + 3]};
            cute::intel::uchar4 dst;
            Atom::quantize(&src, &dst, scales);
            output_vec[j] = dst[0];
            output_vec[j + 1] = dst[1];
            output_vec[j + 2] = dst[2];
            output_vec[j + 3] = dst[3];
          }
#endif
        } else {
#pragma unroll
          for (uint32_t j = 0; j < VEC_SIZE; ++j) {
            float val = input_vals[v][j];
            float q_val = sycl::fmin(sycl::fmax(val * inv_y_s, min_8bit), max_8bit);

            // Special handling for FP8 types using CUTLASS
            if constexpr (std::is_same_v<DST_DTYPE, cutlass::float_e4m3_t>) {
              // TODO: Remove CUTLASS emulation of float e4m3_t and use native SYCL FP8 when available
              DST_DTYPE fp8_val = static_cast<DST_DTYPE>(q_val);
              output_vec[j] = sycl::bit_cast<output_storage_t>(fp8_val);
            } else {
              output_vec[j] = static_cast<DST_DTYPE>(q_val);
            }
          }
        }

        // Vectorized store
        output_vec.store(
            0,
            sycl::address_space_cast<sycl::access::address_space::global_space, sycl::access::decorated::yes>(
                reinterpret_cast<output_storage_t*>(group_output + i * VEC_SIZE)));
      }
    }
  }

 private:
  const T* input;
  void* output_q;
  scale_packed_t* output_s;
  int num_groups;
  int groups_per_block;
  float eps;
  float min_8bit;
  float max_8bit;
  int num_groups_per_row;
  int scale_stride;
};

void sgl_per_token_group_quant_8bit(
    torch::Tensor input,
    torch::Tensor output_q,
    torch::Tensor output_s,
    int64_t group_size,
    double eps,
    double min_8bit,
    double max_8bit,
    bool scale_ue8m0) {
  CHECK_CONTIGUOUS(input);
  CHECK_CONTIGUOUS(output_q);

  const int num_groups = input.numel() / group_size;

  CHECK_EQ(input.numel() % group_size, 0);
  CHECK_EQ(output_s.dim(), 2);

  auto queue = dpcppGetCurrentQueue();

  constexpr int THREADS_PER_GROUP = 16;

  int groups_per_block = 1;

  if (num_groups % 16 == 0) {
    groups_per_block = 16;
  } else if (num_groups % 8 == 0) {
    groups_per_block = 8;
  } else if (num_groups % 4 == 0) {
    groups_per_block = 4;
  } else if (num_groups % 2 == 0) {
    groups_per_block = 2;
  }

  auto dst_type = output_q.scalar_type();
  const int num_blocks = num_groups / groups_per_block;
  const int num_threads = groups_per_block * THREADS_PER_GROUP;

  const bool is_column_major = output_s.stride(0) < output_s.stride(1);
  const int hidden_dim = input.size(input.dim() - 1);
  const int num_groups_per_row = hidden_dim / group_size;
  const int scale_stride = output_s.stride(1);

  // Check for supported dtypes to avoid silent dispatch failure
  TORCH_CHECK(
      input.scalar_type() == at::ScalarType::Half || input.scalar_type() == at::ScalarType::BFloat16 ||
          input.scalar_type() == at::ScalarType::Float,
      "sgl_per_token_group_quant_8bit: input dtype must be Float16, BFloat16, or Float32, got ",
      input.scalar_type());

  TORCH_CHECK(
      dst_type == at::ScalarType::Char || dst_type == at::ScalarType::Float8_e4m3fn,
      "sgl_per_token_group_quant_8bit: output_q dtype must be Int8 or Float8_e4m3fn, got ",
      dst_type);

  sycl::range<1> global_range(num_blocks * num_threads);
  sycl::range<1> local_range(num_threads);

#define LAUNCH_KERNEL_WITH_GROUP_SIZE(T, DST_DTYPE, GS, SG)                                   \
  do {                                                                                        \
    if (is_column_major) {                                                                    \
      if (scale_ue8m0) {                                                                      \
        auto kernel = PerTokenGroupQuant8bitKernel<T, DST_DTYPE, GS, true, true, SG>(         \
            static_cast<const T*>(input.data_ptr()),                                          \
            output_q.data_ptr(),                                                              \
            static_cast<uint32_t*>(output_s.data_ptr()),                                      \
            num_groups,                                                                       \
            groups_per_block,                                                                 \
            static_cast<float>(eps),                                                          \
            static_cast<float>(min_8bit),                                                     \
            static_cast<float>(max_8bit),                                                     \
            num_groups_per_row,                                                               \
            scale_stride);                                                                    \
        sycl_kernel_submit(global_range, local_range, queue, kernel);                         \
      } else {                                                                                \
        auto kernel = PerTokenGroupQuant8bitKernel<T, DST_DTYPE, GS, true, false, SG>(        \
            static_cast<const T*>(input.data_ptr()),                                          \
            output_q.data_ptr(),                                                              \
            static_cast<float*>(output_s.data_ptr()),                                         \
            num_groups,                                                                       \
            groups_per_block,                                                                 \
            static_cast<float>(eps),                                                          \
            static_cast<float>(min_8bit),                                                     \
            static_cast<float>(max_8bit),                                                     \
            num_groups_per_row,                                                               \
            scale_stride);                                                                    \
        sycl_kernel_submit(global_range, local_range, queue, kernel);                         \
      }                                                                                       \
    } else if (scale_ue8m0) {                                                                 \
      /* Row-major uint8 UE8M0: override scale_packed_t=uint8_t so the storage */             \
      /* type matches the tensor (no cross-type reinterpret). */                              \
      auto kernel = PerTokenGroupQuant8bitKernel<T, DST_DTYPE, GS, false, true, SG, uint8_t>( \
          static_cast<const T*>(input.data_ptr()),                                            \
          output_q.data_ptr(),                                                                \
          static_cast<uint8_t*>(output_s.data_ptr()),                                         \
          num_groups,                                                                         \
          groups_per_block,                                                                   \
          static_cast<float>(eps),                                                            \
          static_cast<float>(min_8bit),                                                       \
          static_cast<float>(max_8bit));                                                      \
      sycl_kernel_submit(global_range, local_range, queue, kernel);                           \
    } else {                                                                                  \
      auto kernel = PerTokenGroupQuant8bitKernel<T, DST_DTYPE, GS, false, false, SG>(         \
          static_cast<const T*>(input.data_ptr()),                                            \
          output_q.data_ptr(),                                                                \
          static_cast<float*>(output_s.data_ptr()),                                           \
          num_groups,                                                                         \
          groups_per_block,                                                                   \
          static_cast<float>(eps),                                                            \
          static_cast<float>(min_8bit),                                                       \
          static_cast<float>(max_8bit));                                                      \
      sycl_kernel_submit(global_range, local_range, queue, kernel);                           \
    }                                                                                         \
  } while (0)

#define LAUNCH_KERNEL(T, DST_DTYPE, SG)                                                                         \
  do {                                                                                                          \
    switch (group_size) {                                                                                       \
      case 32:                                                                                                  \
        LAUNCH_KERNEL_WITH_GROUP_SIZE(T, DST_DTYPE, 32, SG);                                                    \
        break;                                                                                                  \
      case 64:                                                                                                  \
        LAUNCH_KERNEL_WITH_GROUP_SIZE(T, DST_DTYPE, 64, SG);                                                    \
        break;                                                                                                  \
      case 128:                                                                                                 \
        LAUNCH_KERNEL_WITH_GROUP_SIZE(T, DST_DTYPE, 128, SG);                                                   \
        break;                                                                                                  \
      case 256:                                                                                                 \
        LAUNCH_KERNEL_WITH_GROUP_SIZE(T, DST_DTYPE, 256, SG);                                                   \
        break;                                                                                                  \
      case 512:                                                                                                 \
        LAUNCH_KERNEL_WITH_GROUP_SIZE(T, DST_DTYPE, 512, SG);                                                   \
        break;                                                                                                  \
      default:                                                                                                  \
        TORCH_CHECK(false, "Unsupported group_size: ", group_size, ". Supported sizes are: 64, 128, 256, 512"); \
    }                                                                                                           \
  } while (0)

  // Xe35 fast E4M3 path runs at SIMD-16 (one quant group == one subgroup) so
  // the cute::Xe_Quantize_Optimized atom can fuse mul + F32->HF + fcvt(HF->E4M3).
  // All other dispatches keep the SIMD-32 layout (two quant groups per subgroup).
#if defined(SYCL_INTEL_TARGET) && (SYCL_INTEL_TARGET == 35)
  constexpr int FP8_SG = 16;
#else
  constexpr int FP8_SG = 32;
#endif

  // Dispatch based on input and output types
  if (input.scalar_type() == at::ScalarType::Half) {
    if (dst_type == at::ScalarType::Char) {
      LAUNCH_KERNEL(sycl::half, int8_t, 32);
    } else if (dst_type == at::ScalarType::Float8_e4m3fn) {
      LAUNCH_KERNEL(sycl::half, cutlass::float_e4m3_t, FP8_SG);
    }
  } else if (input.scalar_type() == at::ScalarType::BFloat16) {
    if (dst_type == at::ScalarType::Char) {
      LAUNCH_KERNEL(sycl::ext::oneapi::bfloat16, int8_t, 32);
    } else if (dst_type == at::ScalarType::Float8_e4m3fn) {
      LAUNCH_KERNEL(sycl::ext::oneapi::bfloat16, cutlass::float_e4m3_t, FP8_SG);
    }
  } else if (input.scalar_type() == at::ScalarType::Float) {
    if (dst_type == at::ScalarType::Char) {
      LAUNCH_KERNEL(float, int8_t, 32);
    } else if (dst_type == at::ScalarType::Float8_e4m3fn) {
      LAUNCH_KERNEL(float, cutlass::float_e4m3_t, FP8_SG);
    }
  }

#undef LAUNCH_KERNEL
#undef LAUNCH_KERNEL_WITH_GROUP_SIZE
}

}  // namespace at::native::xpu
