
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120805                       # Number of seconds simulated
sim_ticks                                120805453482                       # Number of ticks simulated
final_tick                               1178664274795                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82963                       # Simulator instruction rate (inst/s)
host_op_rate                                   106801                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2321654                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932732                       # Number of bytes of host memory used
host_seconds                                 52034.23                       # Real time elapsed on the host
sim_insts                                  4316900902                       # Number of instructions simulated
sim_ops                                    5557310325                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2408448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1770624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       557312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1209600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5952896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1987584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1987584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13833                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9450                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46507                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15528                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15528                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19936583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14656822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4613302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10012793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49276716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57216                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16452767                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16452767                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16452767                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19936583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14656822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4613302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10012793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65729483                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               145024555                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23183501                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19093331                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933781                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9385321                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672474                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437921                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87732                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104498389                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128068544                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23183501                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110395                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194966                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264838                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5791300                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106836                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573968                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141783927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.100272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114588961     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783695      1.96%     82.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364604      1.67%     84.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380988      1.68%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267196      1.60%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125342      0.79%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778084      0.55%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979413      1.40%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515644      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141783927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.159859                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.883082                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103327406                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7207531                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845947                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110221                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292813                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3730962                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6460                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154470826                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51124                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292813                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103844316                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4565826                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1473228                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429506                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1178230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153014635                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3381                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402712                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        25290                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214089294                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713199436                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713199436                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45830069                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33562                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17540                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3812805                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7898072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309383                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1688314                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149147895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33562                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139205659                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107901                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25183658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57169204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1518                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141783927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.981816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581396                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84397791     59.53%     59.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23731818     16.74%     76.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953700      8.43%     84.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811096      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906149      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701772      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067305      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118501      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95795      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141783927                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976916     74.87%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155978     11.95%     86.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171976     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114974681     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012767      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360009     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842180      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139205659                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.959876                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304870                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009374                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421608016                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174365785                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135090151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140510529                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200281                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975149                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1093                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156402                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292813                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3860944                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       257994                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149181457                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187278                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7898072                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17540                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        206108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13105                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235691                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136829625                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108834                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376034                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21949355                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295275                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840521                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.943493                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135096031                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135090151                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81523972                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221175008                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.931498                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368595                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26768847                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958581                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137491114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.890399                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708040                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88385898     64.28%     64.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22514509     16.38%     80.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808379      7.86%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815241      3.50%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763414      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538223      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564214      1.14%     97.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095017      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006219      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137491114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006219                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283675658                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302674569                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3240628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.450246                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.450246                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.689538                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.689538                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618312268                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186412182                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145837220                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               145024555                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21189787                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18572016                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1650523                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10532938                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10236026                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1473602                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51780                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111792718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117803927                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21189787                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11709628                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23962522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5400331                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2067299                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12741408                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041297                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141562690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117600168     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1203514      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2207674      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1848270      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3397684      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3672949      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          798779      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          627136      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10206516      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141562690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146112                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.812303                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110901568                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3140324                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23761887                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23679                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3735231                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2273124                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4926                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132917692                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3735231                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111347064                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1579822                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       755084                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23328695                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       816793                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131987341                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84000                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       499366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175249106                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    598844930                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    598844930                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141398550                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33850514                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18821                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9417                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2565959                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22003106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4262038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76407                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       945441                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130458434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18819                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122572237                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97916                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21636757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46413388                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141562690                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865851                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477378                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90540732     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20785396     14.68%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10429584      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6842359      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7132766      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3689216      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1653470      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410704      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78463      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141562690                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         306481     59.93%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128400     25.11%     85.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76509     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96733765     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1025386      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9404      0.01%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20572499     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4231183      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122572237                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.845183                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             511390                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004172                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387316468                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152114322                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119801634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123083627                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227374                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3985501                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       131910                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3735231                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1093954                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49658                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130477253                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45743                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22003106                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4262038                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9417                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32386                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       798324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       981045                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1779369                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121258943                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20255656                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1313292                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24486677                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18681034                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4231021                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.836127                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119909533                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119801634                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69193151                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164198000                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.826078                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421401                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95022257                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107923419                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22554707                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1655028                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137827459                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659449                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97750936     70.92%     70.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15548646     11.28%     82.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11243066      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2512984      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2859380      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015355      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4243667      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       854008      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1799417      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137827459                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95022257                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107923419                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22147725                       # Number of memory references committed
system.switch_cpus1.commit.loads             18017600                       # Number of loads committed
system.switch_cpus1.commit.membars               9402                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16902447                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94205349                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1457262                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1799417                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266506168                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264691580                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3461865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95022257                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107923419                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95022257                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.526217                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.526217                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.655215                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.655215                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561043494                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157351275                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139477353                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18804                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               145024555                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24369672                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19964982                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2068105                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9934467                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9630765                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2493936                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95020                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108160503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130810390                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24369672                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12124701                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28340574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6191965                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3898140                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12654776                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1616590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144505279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.107727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.532576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116164705     80.39%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2285854      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3882190      2.69%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2258918      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1768517      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1561154      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          956413      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2393167      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13234361      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144505279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168038                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.901988                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107479569                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5104224                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27741822                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73875                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4105783                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3994988                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157690485                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4105783                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108022009                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         615299                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3563155                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27255798                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       943230                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156616671                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96715                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543926                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    221112966                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728637868                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728637868                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177000250                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44112663                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35223                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17641                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2743864                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14555013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7435948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72069                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1693904                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151469824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35225                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142176979                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91336                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22572434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50092096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144505279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.983888                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546062                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86489464     59.85%     59.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22269746     15.41%     75.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11986428      8.29%     83.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8910504      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8687488      6.01%     95.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3211106      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2440259      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       326443      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       183841      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144505279                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126471     28.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169093     37.44%     65.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       156112     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120005120     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1924399      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17582      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12819981      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7409897      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142176979                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.980365                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             451676                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    429402248                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174077723                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139140279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142628655                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       289746                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3053795                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122337                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4105783                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         412643                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54780                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151505049                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       786365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14555013                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7435948                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17641                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1188957                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1099916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2288873                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139961021                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12499288                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2215957                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19908979                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19806840                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7409691                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.965085                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139140342                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139140279                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82265857                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227905638                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.959426                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360965                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102912728                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126854369                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24650892                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2085467                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140399496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.903524                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712804                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89094040     63.46%     63.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24727852     17.61%     81.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9669619      6.89%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5085406      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4330491      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2084449      1.48%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       978230      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1517800      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2911609      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140399496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102912728                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126854369                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18814829                       # Number of memory references committed
system.switch_cpus2.commit.loads             11501218                       # Number of loads committed
system.switch_cpus2.commit.membars              17584                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18405212                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114201575                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2623696                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2911609                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288993148                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          307117969                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 519276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102912728                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126854369                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102912728                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409199                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409199                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709623                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709623                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       629389454                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194270631                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147204196                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35168                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               145024555                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22293566                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18377367                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1992491                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9154236                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8553943                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2339810                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87977                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108698023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122460063                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22293566                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10893753                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25599870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5893587                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3608804                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12610648                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1650135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141774455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.060646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.480906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116174585     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1332155      0.94%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1887382      1.33%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2474950      1.75%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2774577      1.96%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2061076      1.45%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1185569      0.84%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1749605      1.23%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12134556      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141774455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153723                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.844409                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107499407                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5206601                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25142762                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58160                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3867524                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3561151                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147780129                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3867524                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108242330                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1071924                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2802027                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24460761                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1329883                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146796175                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1285                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267685                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1065                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204718340                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685800994                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685800994                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167289900                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37428398                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38824                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22493                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4020896                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13948198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7250498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120394                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1580751                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142668085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38777                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133537125                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27261                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20496560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48329042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141774455                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.941898                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503803                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85259642     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22766028     16.06%     76.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12615766      8.90%     85.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8128703      5.73%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7457582      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2972413      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1808642      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       516221      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249458      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141774455                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64376     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94071     33.32%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123884     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112110619     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2036750      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16331      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12179947      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7193478      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133537125                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.920790                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282331                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409158295                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163203762                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130983928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133819456                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       324696                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2908816                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       174625                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          180                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3867524                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         813416                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109499                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142706862                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1338690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13948198                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7250498                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22447                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1172967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2296029                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131729346                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12014802                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1807777                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19206629                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18459952                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7191827                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.908324                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130984121                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130983928                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76723873                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208388920                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.903184                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368176                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97973320                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120413456                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22302697                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32660                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2025146                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137906931                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873150                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681077                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89094014     64.60%     64.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23468898     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9220938      6.69%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4741808      3.44%     91.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4137793      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1988908      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1721526      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811978      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2721068      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137906931                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97973320                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120413456                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18115252                       # Number of memory references committed
system.switch_cpus3.commit.loads             11039379                       # Number of loads committed
system.switch_cpus3.commit.membars              16330                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17270077                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108536447                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2456958                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2721068                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277902016                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289299903                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3250100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97973320                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120413456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97973320                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.480245                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.480245                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675564                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675564                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593573721                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181734449                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138427050                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32660                       # number of misc regfile writes
system.l20.replacements                         18826                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          686758                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27018                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.418536                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.335743                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.932725                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5462.597967                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2717.133565                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001018                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000480                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.666821                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.331681                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79169                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79169                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18785                       # number of Writeback hits
system.l20.Writeback_hits::total                18785                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79169                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79169                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79169                       # number of overall hits
system.l20.overall_hits::total                  79169                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18816                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18826                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18816                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18826                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18816                       # number of overall misses
system.l20.overall_misses::total                18826                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2993717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5666579743                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5669573460                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2993717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5666579743                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5669573460                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2993717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5666579743                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5669573460                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97985                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97995                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18785                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18785                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97985                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97995                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97985                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97995                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192029                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192112                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192029                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192112                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192029                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192112                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 301157.511852                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 301156.563264                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 301157.511852                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 301156.563264                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 299371.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 301157.511852                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 301156.563264                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4318                       # number of writebacks
system.l20.writebacks::total                     4318                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18816                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18826                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18816                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18826                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18816                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18826                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2354397                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4464711400                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4467065797                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2354397                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4464711400                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4467065797                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2354397                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4464711400                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4467065797                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192029                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192112                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192029                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192112                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192029                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192112                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 235439.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237282.706207                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237281.727239                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 235439.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237282.706207                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237281.727239                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 235439.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237282.706207                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237281.727239                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13847                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          184764                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22039                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.383502                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          202.055384                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     6.173785                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5098.430829                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2885.340002                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024665                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000754                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.622367                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.352214                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33171                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33171                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9037                       # number of Writeback hits
system.l21.Writeback_hits::total                 9037                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33171                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33171                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33171                       # number of overall hits
system.l21.overall_hits::total                  33171                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13833                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13847                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13833                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13847                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13833                       # number of overall misses
system.l21.overall_misses::total                13847                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4348290                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4538844875                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4543193165                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4348290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4538844875                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4543193165                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4348290                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4538844875                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4543193165                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47004                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47018                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9037                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9037                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47004                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47018                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47004                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47018                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.294294                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.294504                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.294294                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.294504                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.294294                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.294504                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328117.174510                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328099.455839                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328117.174510                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328099.455839                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 310592.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328117.174510                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328099.455839                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2144                       # number of writebacks
system.l21.writebacks::total                     2144                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13833                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13847                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13833                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13847                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13833                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13847                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3654057257                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3657510637                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3654057257                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3657510637                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3453380                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3654057257                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3657510637                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.294294                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.294504                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.294294                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.294504                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.294294                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.294504                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264155.082556                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264137.404275                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264155.082556                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264137.404275                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       246670                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264155.082556                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264137.404275                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4370                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          316908                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12562                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.227512                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          383.393648                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.015716                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2115.831558                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5678.759078                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046801                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001711                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.258280                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.693208                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29509                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29509                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9662                       # number of Writeback hits
system.l22.Writeback_hits::total                 9662                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29509                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29509                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29509                       # number of overall hits
system.l22.overall_hits::total                  29509                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4354                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4370                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4354                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4370                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4354                       # number of overall misses
system.l22.overall_misses::total                 4370                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4192708                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1289394087                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1293586795                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4192708                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1289394087                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1293586795                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4192708                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1289394087                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1293586795                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33863                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33879                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9662                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9662                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33863                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33879                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33863                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33879                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.128577                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.128988                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.128577                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.128988                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.128577                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.128988                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 262044.250000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 296140.121038                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 296015.284897                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 262044.250000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 296140.121038                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 296015.284897                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 262044.250000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 296140.121038                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 296015.284897                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2869                       # number of writebacks
system.l22.writebacks::total                     2869                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4354                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4370                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4354                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4370                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4354                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4370                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3170633                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1011228737                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1014399370                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3170633                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1011228737                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1014399370                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3170633                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1011228737                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1014399370                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.128577                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.128988                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.128577                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.128988                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.128577                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.128988                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 198164.562500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232252.810519                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232128.002288                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 198164.562500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232252.810519                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232128.002288                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 198164.562500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232252.810519                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232128.002288                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9465                       # number of replacements
system.l23.tagsinuse                      8191.973027                       # Cycle average of tags in use
system.l23.total_refs                          558044                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17657                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.604689                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          364.518081                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.486659                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3952.512669                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3866.455618                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044497                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001036                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.482484                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.471979                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41910                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41910                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24814                       # number of Writeback hits
system.l23.Writeback_hits::total                24814                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41910                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41910                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41910                       # number of overall hits
system.l23.overall_hits::total                  41910                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9444                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9458                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9450                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9464                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9450                       # number of overall misses
system.l23.overall_misses::total                 9464                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      4649873                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3036889841                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3041539714                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2021549                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2021549                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      4649873                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3038911390                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3043561263                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      4649873                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3038911390                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3043561263                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51354                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51368                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24814                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24814                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51360                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51374                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51360                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51374                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183900                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.184122                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183995                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.184218                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183995                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.184218                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 332133.785714                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 321568.174608                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 321583.814126                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 336924.833333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 336924.833333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 332133.785714                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 321577.924868                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 321593.540046                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 332133.785714                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 321577.924868                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 321593.540046                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6197                       # number of writebacks
system.l23.writebacks::total                     6197                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9444                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9458                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9450                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9464                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9450                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9464                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3754884                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2433254239                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2437009123                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1638095                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1638095                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3754884                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2434892334                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2438647218                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3754884                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2434892334                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2438647218                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183900                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.184122                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183995                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.184218                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183995                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.184218                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       268206                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 257650.808873                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 257666.432967                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 273015.833333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 273015.833333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       268206                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 257660.564444                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 257676.164201                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       268206                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 257660.564444                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 257676.164201                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.990252                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114487                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.158182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.990252                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016010                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881395                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106826                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106826                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106826                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106826                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106826                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106826                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3181717                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3181717                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3181717                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3181717                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3181717                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3181717                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106836                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106836                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106836                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106836                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 318171.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 318171.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 318171.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 318171.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3076717                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3076717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3076717                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3076717                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 307671.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 307671.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97985                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220962                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98241                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1946.447634                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.497574                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.502426                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10956557                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10956557                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17146                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17146                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665972                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665972                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665972                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665972                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407583                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407693                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407693                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407693                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407693                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  47297162436                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  47297162436                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16795588                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16795588                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47313958024                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47313958024                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47313958024                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47313958024                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364140                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364140                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073665                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073665                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073665                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073665                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035866                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021375                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021375                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021375                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021375                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 116043.020528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 116043.020528                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 152687.163636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 152687.163636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 116052.907516                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 116052.907516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 116052.907516                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 116052.907516                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18785                       # number of writebacks
system.cpu0.dcache.writebacks::total            18785                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309598                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309598                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309708                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309708                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97985                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97985                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97985                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97985                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97985                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11072461537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11072461537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11072461537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11072461537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11072461537                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11072461537                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008622                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005137                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005137                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005137                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005137                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 113001.597561                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 113001.597561                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 113001.597561                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 113001.597561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 113001.597561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 113001.597561                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995033                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924207382                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708331.574861                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995033                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12741392                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12741392                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12741392                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12741392                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12741392                       # number of overall hits
system.cpu1.icache.overall_hits::total       12741392                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5125541                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5125541                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5125541                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5125541                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12741408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12741408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12741408                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12741408                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12741408                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12741408                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 320346.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 320346.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 320346.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4464490                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4464490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4464490                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 318892.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 318892.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47004                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227429967                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47260                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4812.314156                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.099458                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.900542                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.824607                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.175393                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18330638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18330638                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4111305                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4111305                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9418                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9402                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9402                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22441943                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22441943                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22441943                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22441943                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177394                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177394                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177394                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177394                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177394                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177394                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31854879752                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31854879752                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31854879752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31854879752                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31854879752                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31854879752                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18508032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18508032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4111305                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4111305                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22619337                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22619337                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22619337                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22619337                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009585                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009585                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007843                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007843                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007843                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007843                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 179571.348253                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 179571.348253                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179571.348253                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179571.348253                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179571.348253                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179571.348253                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9037                       # number of writebacks
system.cpu1.dcache.writebacks::total             9037                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130390                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130390                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130390                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130390                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130390                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47004                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47004                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47004                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47004                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6814550171                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6814550171                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6814550171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6814550171                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6814550171                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6814550171                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144978.090609                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 144978.090609                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 144978.090609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 144978.090609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 144978.090609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 144978.090609                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.023525                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019005324                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205639.229437                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.023525                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024076                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738820                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12654759                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12654759                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12654759                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12654759                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12654759                       # number of overall hits
system.cpu2.icache.overall_hits::total       12654759                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4599336                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4599336                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4599336                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4599336                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4599336                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4599336                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12654776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12654776                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12654776                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12654776                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12654776                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12654776                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 270549.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 270549.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 270549.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 270549.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 270549.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 270549.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4325511                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4325511                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4325511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4325511                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4325511                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4325511                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 270344.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 270344.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 270344.437500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 270344.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 270344.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 270344.437500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33863                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163777235                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34119                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4800.176881                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.038724                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.961276                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902495                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097505                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9322891                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9322891                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7278445                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7278445                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17613                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17613                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17584                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17584                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16601336                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16601336                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16601336                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16601336                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86618                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86618                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86618                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86618                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86618                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86618                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8859502613                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8859502613                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8859502613                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8859502613                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8859502613                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8859502613                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9409509                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9409509                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7278445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7278445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17584                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16687954                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16687954                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16687954                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16687954                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009205                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009205                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005190                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005190                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005190                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005190                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 102282.465688                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102282.465688                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102282.465688                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102282.465688                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102282.465688                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102282.465688                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9662                       # number of writebacks
system.cpu2.dcache.writebacks::total             9662                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52755                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52755                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52755                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52755                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52755                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33863                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33863                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33863                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33863                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3250665513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3250665513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3250665513                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3250665513                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3250665513                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3250665513                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95994.611021                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95994.611021                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95994.611021                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95994.611021                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95994.611021                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95994.611021                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995918                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015834052                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043931.694165                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995918                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12610631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12610631                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12610631                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12610631                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12610631                       # number of overall hits
system.cpu3.icache.overall_hits::total       12610631                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5516311                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5516311                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5516311                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5516311                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5516311                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5516311                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12610648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12610648                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12610648                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12610648                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12610648                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12610648                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 324488.882353                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 324488.882353                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 324488.882353                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 324488.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 324488.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 324488.882353                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4766073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4766073                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4766073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4766073                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4766073                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4766073                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 340433.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 340433.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 340433.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51360                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172490162                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51616                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3341.796381                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219180                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780820                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8948397                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8948397                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7039052                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7039052                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17222                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17222                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16330                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16330                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15987449                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15987449                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15987449                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15987449                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148761                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148761                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3173                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3173                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151934                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151934                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151934                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151934                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20461170562                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20461170562                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    808347805                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    808347805                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21269518367                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21269518367                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21269518367                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21269518367                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9097158                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9097158                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7042225                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7042225                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16330                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16139383                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16139383                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16139383                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16139383                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016352                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016352                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000451                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000451                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009414                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009414                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009414                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009414                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137543.916497                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137543.916497                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 254758.211472                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 254758.211472                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 139991.827813                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 139991.827813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 139991.827813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 139991.827813                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2709109                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 270910.900000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24814                       # number of writebacks
system.cpu3.dcache.writebacks::total            24814                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97407                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97407                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3167                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3167                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100574                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100574                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100574                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100574                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51354                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51354                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51360                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51360                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51360                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51360                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5859472134                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5859472134                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2071349                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2071349                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5861543483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5861543483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5861543483                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5861543483                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005645                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114099.624839                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114099.624839                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 345224.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 345224.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114126.625448                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114126.625448                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114126.625448                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114126.625448                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
