{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669926375660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669926375666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 14:26:15 2022 " "Processing started: Thu Dec  1 14:26:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669926375666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669926375666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg8b -c reg8b " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg8b -c reg8b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669926375667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669926376439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669926376440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg8b.bdf 1 1 " "Using design file reg8b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg8b " "Found entity 1: reg8b" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669926392426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669926392426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg8b " "Elaborating entity \"reg8b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669926392427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669926392592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669926392592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst " "Elaborating entity \"register\" for hierarchy \"register:inst\"" {  } { { "reg8b.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 168 344 456 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926392593 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT " "Pin \"OUT\" is missing source" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { { 144 960 1136 160 "OUT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1669926392602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 register:inst\|DFF2:inst " "Elaborating entity \"DFF2\" for hierarchy \"register:inst\|DFF2:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926392712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:inst\|DFF2:inst " "Elaborated megafunction instantiation \"register:inst\|DFF2:inst\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926392763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX register:inst\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"register:inst\|BUSMUX:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926392825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:inst\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:inst\|BUSMUX:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926392873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:inst\|BUSMUX:inst1 " "Instantiated megafunction \"register:inst\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669926392874 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669926392874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux register:inst\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"register:inst\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926393088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "register:inst\|BUSMUX:inst1\|lpm_mux:\$00000 register:inst\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:inst\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"register:inst\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926393142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/zFinalProj/reg8b/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669926393339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669926393339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc register:inst\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"register:inst\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926393339 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[6\] GND " "Pin \"OUT\[6\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 368 2176 2352 384 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669926394553 "|reg8b|OUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669926394553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669926395433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669926395433 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[7\] " "No output dependent on input pin \"IN\[7\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[6\] " "No output dependent on input pin \"IN\[6\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[5\] " "No output dependent on input pin \"IN\[5\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[4\] " "No output dependent on input pin \"IN\[4\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 40 112 280 56 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD " "No output dependent on input pin \"LOAD\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 64 112 280 80 "LOAD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|LOAD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 88 112 280 104 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "reg8b.bdf" "" { Schematic "U:/CPRE281/zFinalProj/reg8b/reg8b.bdf" { { 112 112 280 128 "CLRN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669926395964 "|reg8b|CLRN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669926395964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669926395968 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669926395968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669926395968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669926396064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 14:26:36 2022 " "Processing ended: Thu Dec  1 14:26:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669926396064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669926396064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669926396064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669926396064 ""}
