*$
* LMS36555-Q1
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LMS36555-Q1
* Date: 17JUN2017
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LMS3655XQEVM
* EVM Users Guide: SNVU542–APRIL 2017
* Datasheet: SNAS714 –APRIL 2017
* Topologies Supported: Buck
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. RESET flag output
*      b. Current Limit
*      c. Hiccup Mode
*      d. Synchornising Input
*      e. Dropout
*      f. AUTO Mode
* 2. Temperature effects are not modeled. 
* 3. Ground pins have been tied to 0V internally. 
*    Therefore, this model cannot be used for inverting topologies
*
*****************************************************************************
.SUBCKT LMS36555-Q1_TRANS AGND AVIN BIAS CBOOT EN FB FPWM NC PGND1_0 PGND1_1
+  PGND1_2 PGND1_3 PGND2_0 PGND2_1 PGND2_2 PGND2_3 PVIN1 PVIN2 RESET_N SW SYNC
+  VCC  
R_RFF1         VSENSE N16797462  9.6k  
R_R9         0 PGND1_3  1m  
R_R6         PVIN1 AVIN  1m  
C_CFF1         FB N16797462  1.188p  
C_C4         0 N16784867  50p  
R_R18         0 AGND  1m  
E_U6_ABM4         U6_COMP_OFFSET_AUTO 0 VALUE { IF(V(FPWMX) > 0.5,0,-10m)    }
X_U6_U826         U6_PH1_1 U6_N16734677 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_U6_U630         U6_N16734187 H_BLNCK U6_N16734815 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U629         CLK U6_N16734815 U6_PH1_1 U6_N16734471 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U6_ABM3         U6_N16769854 0 VALUE { IF(V(FPWMX) > 0.5,0.18,0.35)    }
R_U6_R3         0 U6_N16734471  1Meg TC=0,0 
C_U6_C180         0 U6_COMP_LL  1u  
R_U6_R1         U6_N16734915 U6_N16734279  1 TC=0,0 
E_U6_ABM151         U6_N16734915 0 VALUE { {IF(V(HDRV) > 0.5, 1,0)}    }
C_U6_C179         0 U6_ISWF  1n  
E_U6_ABM154         U6_ICMD 0 VALUE { LIMIT ( ((
+  V(COMP)-(V(U6_COMP_LL)+V(U6_COMP_OFFSET_AUTO)))*(7.7/(1.35-V(U6_COMP_LL)))),8.5,
+  (V(U6_COMP_LL)+V(U6_COMP_OFFSET_AUTO)))    }
D_U6_D12         U6_N16734279 U6_N16734915 D_D1 
E_U6_ABM2         U6_N16734331 0 VALUE { (V(U6_ISWF)+V(ISLOPE))    }
R_U6_R279         U6_N16769854 U6_COMP_LL  70 TC=0,0 
R_U6_R278         U6_N16734271 U6_ISWF  1 TC=0,0 
C_U6_C177         0 U6_N16734133  1n  
X_U6_U825         U6_N16734139 U6_N16734133 U6_PH1_1 PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R277         U6_N16734145 U6_N16734187  1  
C_U6_C178         0 U6_N16734187  1n  
X_U6_U828         PH1 PH2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_ABM152         U6_N16734271 0 VALUE { {IF(V(U6_N16734279) > 0.5,  
+ V(ISWH),0)}   }
C_U6_C146         0 U6_N16734279  1n  
D_U6_D10         U6_N16734139 U6_N16734133 D_D1 
X_U6_U827         U6_N16734677 U6_PH1_1 U6_N16734139 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R276         U6_N16734139 U6_N16734133  85  
X_U6_U5         U6_N16734331 U6_ICMD U6_N16734145 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U1_C3         0 VSENSE  100f  
E_U1_ABM3         U1_N16743819 0 VALUE { if(V(FPWMX) >0.5, 180m, 520m)    }
X_U1_H1    U1_N16743473 COMP U1_N16743381 0 ERROR_AMPLIFIER_U1_H1 
V_U1_V6         U1_N16743331 0 1.35
E_U1_E1         U1_N16743799 0 U1_N16743819 0 1
G_U1_ABM2I1         0 COMP VALUE { LIMIT((V(VREF) - V(U1_N16743905))*45u,
+  -3u,3u)    }
C_U1_C1         0 COMP  1p  
X_U1_S1    HICCUP 0 COMP 0 ERROR_AMPLIFIER_U1_S1 
E_U1_ABM2         I_FOLDBACK 0 VALUE { if( V(FPWMX)< 0.5,   
+ V(U1_N16743639) ,0)   }
E_U1_ABM1         U1_N16743639 0 VALUE { MAX ( V(U1_N16743381) , 0 )    }
R_U1_R1         VSENSE U1_N16743905  5k  
D_U1_D10         COMP U1_N16743331 D_D 
D_U1_D9         U1_N16743799 U1_N16743473 D_D 
C_U1_C2         0 U1_N16743905  5p  
R_R8         0 PGND1_1  1m  
R_R16         0 PGND2_3  1m  
X_U10_U618         UVP OVP U10_GLITCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U616         UVP U10_UVP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U10_D10         U10_TONMIN U10_N166319170 D_D1 
V_U10_V3         U10_N16627165 0 1.07
R_U10_R286         U10_N166319170 U10_TDELAY  10k  
V_U10_V1         U10_N16625533 0 10m
X_U10_S21    U10_N16803363 0 U10_TDELAY U10_N16805765 PGOOD_mod_U10_S21 
X_U10_S20    U10_N16799779 0 U10_TDELAY 0 PGOOD_mod_U10_S20 
X_U10_U3_U607         PGOOD_EN U10_U3_N04955 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55.5n
X_U10_U3_U618         PGOOD_EN U10_U3_N04955 U10_N16803363 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_S19    PGOOD_EN 0 RESET_N 0 PGOOD_mod_U10_S19 
X_U10_U617         U10_OVP_N OVP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V5         U10_N16805765 0 1
V_U10_V2         U10_N16787180 0 930m
E_U10_ABM3         U10_PG 0 VALUE { IF( V(VREF) > 0.901,  
+ V(U10_GLITCH),1 )   }
C_U10_U1_C178         0 U10_U1_N02680  1n  
X_U10_U1_U828         U10_U1_N02680 U10_TONMIN BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U10_U1_R286         U10_PG U10_U1_N02680  30k  
X_U10_U613         U10_N16787180 VSENSE U10_N16625533 UVP COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U10_R285         U10_TONMIN U10_TDELAY  {4.32Meg}  
X_U10_U2_U620         PGOOD_EN U10_U2_N00780 U10_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U2_U608         U10_U2_N03610 U10_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
C_U10_U2_C1         0 U10_U2_N00780  1n  
X_U10_U2_U607         U10_U2_N00140 U10_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
R_U10_U2_R1         PGOOD_EN U10_U2_N00780  144.3001443  
X_U10_U2_U621         U10_U2_N00140 U10_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U10_U2_D1         PGOOD_EN U10_U2_N00780 D_D1 
X_U10_U2_U618         U10_U2_N00220 U10_U2_N02470 U10_N16799779 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U10_Rpg         0 RESET_N  100e6  
V_U10_V4         U10_N16626981 0 10m
C_U10_C161         0 U10_TDELAY  1n  
E_U10_ABM7         PGOOD_EN 0 VALUE { IF( V(PVIN1) < 1.5 , 0,
+  IF(V(U10_TDELAY)>0.5,1,0))    }
X_U10_U614         U10_N16627165 VSENSE U10_N16626981 U10_OVP_N
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U4_D9         U4_VLOWER U4_ZCDTHRESH D_D 
R_U4_R247         U4_L_ISWH U4_N08957  1  
R_U4_R15         PH1 U4_N09637  21.65 TC=0,0 
C_U4_C11         0 ISWH  1n  
V_U4_V9         U4_N11109 0 1.2
X_U4_U612         U4_N08357 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R11         PH2 U4_N09947  25 TC=0,0 
X_U4_S2    LDRV 0 SW U4_N08971 Driver_U4_S2 
X_U4_U681         U4_HDRV_INT U4_N80720 U4_N09311 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U651         SDWN U4_N09129 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_S5    U4_N08485 0 HDRV SW Driver_U4_S5 
X_U4_S35    U4_BOOT_SW_ON 0 U4_N09085 VCC Driver_U4_S35 
C_U4_C14         0 U4_N09637  1n  TC=0,0 
R_U4_R246         ISWH U4_N08977  1  
X_U4_U652         U4_LDRV_INT U4_N08737 U4_N09129 U4_N16794324 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM173         U4_N237952 0 VALUE { IF(((V(CBOOT) - V(SW)) > 2.8), 0 , 1) 
+    }
X_U4_U671         FPWMX U4_N38202 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R16         U4_N237952 U4_BOOT_UVLO  1 TC=0,0 
X_U4_S4    U4_N09311 0 CBOOT HDRV Driver_U4_S4 
X_U4_U653         SDWN U4_N70409 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U665         FPWMX PH1 U4_N10985 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R245         0 CBOOT  100MEG  
X_U4_U621         U4_N09205 U4_L_ISWH LOW_CL_EN_B COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U4_C180         SW U4_N08719  1p  
C_U4_C179         U4_N08971 SW  1p  
X_U4_U645         PH2 U4_N10443 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U611         U4_N09947 PH2 L_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C8         0 U4_N09947  1.443n  TC=0,0 
X_U4_H2    U4_N08971 0 U4_N08957 0 Driver_U4_H2 
V_U4_V7         U4_VUPPER 0 1.5
V_U4_V5         U4_N10277 0 1
X_U4_U654         U4_N09637 U4_N70409 PH1 U4_HDRV_INT AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U4_D65         U4_N08971 SW D_D3 
D_U4_D69         U4_N08357 PH1 D_D1 
G_U4_ABMII1         U4_N11109 U4_ZCDTHRESH VALUE { if(V(U4_N07825) >0.5,
+  400n,0)    }
X_U4_U643         U4_LDRV_INT U4_LDRV_INTB PH2 U4_N10277 U4_ZCDLRES 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U658         U4_N07895 LOK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_S1    HDRV SW U4_N08719 SW Driver_U4_S1 
D_U4_D64         SW U4_N08719 D_D3 
X_U4_U648         U4_N09311 U4_N08485 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C12         0 U4_L_ISWH  1n  
E_U4_E_test         U4_BOOT_SW_ON 0 VALUE { IF((V(U4_BOOT_SW_ON_INT)>0.5 &
+  V(SDWN) < 0.5),1,0)    }
C_U4_C1         U4_VLOWER U4_ZCDTHRESH  2p  
D_U4_D68         U4_N09947 PH2 D_D1 
C_U4_C178         0 U4_N07895  1.443n  
X_U4_U650         HICCUP U4_N08737 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U667         U4_N10985 U4_N11023 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
R_U4_R277         U4_N07895 U4_N09951  10  
X_U4_U656         L_BLNCK LOW_CL_EN_B U4_N09951 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U662         U4_N10885 U4_N10875 U4_N07831 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D10         U4_ZCDTHRESH U4_VUPPER D_D 
X_U4_H1    PVIN1 U4_N08719 U4_N08977 0 Driver_U4_H1 
X_U4_U617         U4_N07871 U4_L_ISWH U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U4_E1         U4_N07871 0 U4_ZCDTHRESH 0 -1
X_U4_U615         U4_ZCD L_BLNCK U4_N10395 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D72         U4_N07895 U4_N09951 D_D1 
G_U4_ABMII2         U4_ZCDTHRESH U4_VLOWER VALUE { if(V(U4_N07831) >0.5,
+  900n,0)    }
X_U4_U675         U4_N38202 PH1 U4_N10875 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R280         U4_VLOWER U4_ZCDTHRESH  1e9  
X_U4_U666         U4_N11023 U4_N10985 U4_N07825 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D73         U4_N09637 PH1 D_D1 
X_U4_U655         OVP U4_N80720 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V4         U4_N09205 0 7.0
C_U4_C15         0 U4_BOOT_UVLO  1n  TC=0,0 
C_U4_C9         0 U4_N08357  1.443n  TC=0,0 
X_U4_U647         U4_BOOT_UVLO LDRV U4_BOOT_SW_ON_INT OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U649         U4_N16794324 OVP LDRV OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D70         U4_N09085 CBOOT D_D1 
X_U4_U663         U4_N10875 U4_N10885 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
X_U4_U644         U4_N10443 U4_N10395 U4_ZCDLRES OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V8         U4_VLOWER 0 .02
R_U4_R12         PH1 U4_N08357  20 TC=0,0 
R_R17         0 NC  1m  
R_R13         0 PGND2_2  1m  
C_C6         0 COMP  0.5p  
R_R15         0 PGND2_1  1m  
R_R7         0 PGND1_0  1m  
R_R10         0 PGND2_0  1m  
G_U2_ABMII1         U2_N16729152 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, 3u) 
+    }
V_U2_V3         U2_N16729630 0 0.075
E_U2_E2         U2_N16729496 0 PVIN1 0 0.5
R_U2_R2         U2_N16729272 U2_N16729118  1000k  
E_U2_ABM6         U2_N16729332 0 VALUE { IF( V(U2_DISCH) < 0.5,1, 0)    }
C_U2_C3         0 U2_N16729118  0.4n  
D_U2_D65         U2_VREF_FEED U2_N16729630 D_D1 
X_U2_U3         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U2_V13         U2_N16755691 0 1
C_U2_C2         U2_VREF_FEED U2_N16729496  0.1n  
R_U2_R1         0 U2_VREF_FEED  1k  
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
V_U2_V1         U2_N16729152 0 1.01
X_U2_F1    U2_N16729332 U2_N16729272 U2_SS_INT 0 SOFT_START_U2_F1 
D_U2_D64         0 U2_VREF_FEED D_D1 
E_U2_ABM5         U2_N16729426 0 VALUE { IF(V(U2_VREF_FEED) >0.9
+  ,V(U2_VREF_FEED),0)    }
C_U2_C1         0 U2_SS_INT  12n  
D_U2_D62         U2_SS_INT U2_N16729152 D_D1 
E_U2_E1         VREF U2_N16729426 U2_VREF_INT 0 1
E_U2_ABM1         U2_VREF_INT 0 VALUE { MIN( V(U2_SS_INT) , 1)    }
X_U2_U679         U2_SS_INT U2_N16755691 SSEND COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_R11         0 PGND1_2  1m  
X_U5_U30         U5_N16817275 U5_H_END HICCUP U5_HICCUP_N srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_U32         LDRV U5_QOUT U5_N16817520 U5_N16817527 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U5_G4         0 U5_N16817366 HICCUP 0 1m
X_U5_U615         U5_N16817449 U5_N16817310 U5_N16817318 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U613         U5_HICCUP_N U5_N16817460 U5_N16816915 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U617         U5_N16817281 U5_N16817285 U5_N16817275 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U5_C5         0 U5_N16817251  1n  
X_U5_U31         U5_N16817466 HDRV U5_QOUT U5_N16817570 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_S3    U5_N16817318 0 U5_N16817281 0 HICCUP_U5_S3 
X_U5_U612         U5_N16817366 U5_N16817370 U5_N16817334 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R11         0 U5_N16817570  1Meg  
V_U5_V4         U5_N16817370 0 1
X_U5_U611         U5_N16817551 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U5_U4_U607         U5_QOUT U5_U4_N04955 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=55.5n
X_U5_U4_U618         U5_QOUT U5_U4_N04955 U5_N16817460 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V2         U5_N16817285 0 64
R_U5_R10         0 U5_N16817527  1Meg  
R_U5_R5         U5_N16817339 U5_N16817334  1  
G_U5_G3         0 U5_N16817281 U5_N16816915 0 1
C_U5_C7         0 U5_N16817366  6u IC=0 
C_U5_C6         0 U5_N16817281  5e-8 IC=0 
X_U5_S4    U5_H_END 0 U5_N16817366 0 HICCUP_U5_S4 
E_U5_ABM3         U5_N16817466 0 VALUE { if( V(SLOPE_CH)> 0.5 & V(LOW_CL_EN_B)
+  < 0.5,   
+ 1 ,0)   }
X_U5_U614         U5_N16817520 HDRV U5_N16817449 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U607         U5_N16817251 U5_N16817246 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
X_U5_U610         U5_N16817339 U5_N16817551 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
C_U5_C8         0 U5_N16817339  1n  
X_U5_U616         LDRV U5_LDRV_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U5_R8         U5_N16817251 HICCUP  1  
X_U5_U608         U5_N16817251 U5_N16817246 U5_N16817310 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_RFBB1         0 VSENSE  290k  
X_U7_U616         U7_VIN_OK VINOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U617         U7_EN_OK U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U620         BIAS U7_N16735430 U7_N16735502 U7_BIAS_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V10         U7_N16735430 0 3.2
X_U7_U614         EN U7_N16735086 U7_N16735008 U7_N16735212 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V8         U7_N16735276 0 0.185
X_U7_U618         U7_VCC_OK U7_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U613         PVIN1 U7_N16734846 U7_N16734802 U7_VIN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V4         U7_N16734846 0 3.55
V_U7_V9         U7_N16735320 0 2.7
X_U7_U624         VINOK_B U7_ENOK_B U7_VCCOK_B SDWN OR3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U615         VCC U7_N16735320 U7_N16735276 U7_VCC_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U623         U7_N16735212 U7_EN_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=0.7m
E_U7_ABM3         VCC 0 VALUE { IF(V(U7_N16735566)>3.15,3.15,V(U7_N16735566))  
+   }
V_U7_V6         U7_N16735008 0 0.5
X_U7_U621         PVIN1 BIAS U7_BIAS_OK U7_N16735566 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U7_V5         U7_N16734802 0 0.3
V_U7_V7         U7_N16735086 0 1.85
V_U7_V11         U7_N16735502 0 0.1
R_RFBT1         VSENSE FB  1160k  
E_U3_E1         U3_N16845328 0 U3_CLK_SYNC 0 1
X_U3_U155         U3_INT_ISLOPE U3_SYNC_ISLOPE U3_CLK_SYNC_EN ISLOPE
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U152         U3_SYNC_VINB U3_CLK_INT_DISABLE U3_SYNC_SDWNB FPWMX
+  U3_CLK_SYNC_EN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S27    U3_CLK_SAM 0 U3_N16870068 U3_N16869766 Oscillator_U3_S27 
C_U3_C148         0 U3_N16845030  1n  TC=0,0 
E_U3_ABM6         U3_SYNC_INT 0 VALUE { If(V(U3_SYNC_INT) <0.5, If(V(SYNC)>1.5,
+  1, 0), If(V(SYNC)>0.4, 1, 0))     }
D_U3_D11         U3_RAMP U3_N16845028 D_D1 
X_U3_U680         U3_N16833665 SSEND FPWMX AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R5         U3_N16845328 U3_CLK_INT_DISABLE  4.3k TC=0,0 
X_U3_U146         HICCUP SDWN U3_N16845117 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U3_ABM2I2         U3_N16845028 U3_RAMP VALUE { if(V(U3_ADDRAMP) >0.5 &
+  V(PH2)<0.5, 4u,0)    }
R_U3_R1         U3_N16845030 CLK  15 TC=0,0 
C_U3_C79         U3_RAMP 0  10p IC=0 
X_U3_U678         SDWN U3_SYNC_SDWNB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V11         U3_N16833690 0 1
X_U3_U153         U3_SYNC_INT U3_CLK_SAM one_shot PARAMS:  T=20  
E_U3_ABM14         U3_TIME_PERIOD 0 VALUE { IF(V(SSEND)<0.5, 8.5u, 4u )    }
X_U3_U677         U3_N16833629 U3_N16833658 U3_N16833665 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U3_R6         U3_N16869766 U3_RAMPMUL  1m  
C_U3_C151         U3_FOLD_FILT 0  1n  TC=0,0 
C_U3_C149         U3_CLK_INT_DISABLE 0  1.443n  TC=0,0 
V_U3_V12         U3_N16833658 0 0.25
R_U3_R4         0 U3_N16845571  100Meg TC=0,0 
E_U3_ABM7         U3_INT_ISLOPE 0 VALUE { (V(U3_RAMP) *7.7*0.14)    }
X_U3_U157         I_FOLDBACK U3_N16874354 U3_ADDRAMP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U137         VINOK_B U3_N16845030 U3_DISCHARGE OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_C150         U3_RAMPMUL 0  10u  
V_U3_V7         U3_N16798431 0 21
V_U3_V10         U3_N16833643 0 1.5
X_U3_U140         U3_N16845062 SLOPE_CH U3_N16845113 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U131         U3_RAMP U3_N16845023 SLOPE_CH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U3_R8         U3_N16833655 U3_N16833629  1k TC=0,0 
V_U3_V47         U3_N16845023 0 1
X_U3_U676         FPWM U3_N16833643 U3_N16833690 U3_N16833655 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_V45         U3_N16845028 0 10
D_U3_D61         U3_N16845328 U3_CLK_INT_DISABLE D_D1 
X_U3_S26    U3_DISCHARGE 0 U3_RAMP 0 Oscillator_U3_S26 
E_U3_ABM12         U3_SYNC_ISLOPE 0 VALUE { if ( V(U3_N16870601)<0.5,  
+ 0  
+ , V(U3_RAMP)*7.7*0.14/(1m+V(U3_RAMPMUL)) )  }
D_U3_D14         0 U3_RAMP D_D1 
G_U3_ABM2I1         U3_N16845028 U3_RAMP VALUE { if(V(U3_CLK_SYNC_EN) <0.5,
+  V(U3_CLK_CURRENT), 4u)    }
R_U3_R7         I_FOLDBACK U3_FOLD_FILT  100k TC=0,0 
X_U3_U142         U3_N16845113 U3_CLK_SYNC U3_CLK_SYNC_EN U3_N16845235
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U1         U3_N16798431 PVIN1 U3_N669513 U3_SYNC_VINB COMPHYS2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 T=10
E_U3_ABM11         U3_CLK_CURRENT 0 VALUE { IF(V(SLOPE_CH) >0.5,(
+  V(U3_TIME_PERIOD) - 20*V(I_FOLDBACK))/15,  
+  (V(U3_TIME_PERIOD) - 20*V(I_FOLDBACK)))   }
X_U3_U138         LOK H_BLNCK U3_N16845062 U3_N16845571 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM13         U3_N16874354 0 VALUE { if(V(U3_FOLD_FILT)> 0.05u,
+  V(U3_FOLD_FILT)*100,1)    }
X_U3_U145         U3_N16845235 U3_N16845117 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_E2         U3_N16870068 0 U3_RAMP 0 1
X_U3_U154         U3_CLK_SYNC_EN U3_N16870601 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2u
V_U3_V8         U3_N669513 0 1
C_U3_C152         U3_N16833629 0  1.59n  TC=0,0 
X_U3_U143         U3_SYNC_INT U3_CLK_SYNC one_shot PARAMS:  T=30  
R_R4         N16784867 COMP  440k  
.ENDS LMS36555-Q1_TRANS
*$
.subckt ERROR_AMPLIFIER_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends ERROR_AMPLIFIER_U1_H1
*$
.subckt ERROR_AMPLIFIER_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=3k Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_U1_S1
*$
.subckt PGOOD_mod_U10_S21 1 2 3 4  
S_U10_S21         3 4 1 2 _U10_S21
RS_U10_S21         1 2 1G
.MODEL         _U10_S21 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_mod_U10_S21
*$
.subckt PGOOD_mod_U10_S20 1 2 3 4  
S_U10_S20         3 4 1 2 _U10_S20
RS_U10_S20         1 2 1G
.MODEL         _U10_S20 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_mod_U10_S20
*$
.subckt PGOOD_mod_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=50 Voff=0.2 Von=0.8
.ends PGOOD_mod_U10_S19
*$
.subckt Driver_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e9 Ron=40m Voff=0.2 Von=0.8
.ends Driver_U4_S2
*$
.subckt Driver_U4_S5 1 2 3 4  
S_U4_S5         3 4 1 2 _U4_S5
RS_U4_S5         1 2 1G
.MODEL         _U4_S5 VSWITCH Roff=1e6 Ron=100m Voff=0.2 Von=0.8
.ends Driver_U4_S5
*$
.subckt Driver_U4_S35 1 2 3 4  
S_U4_S35         3 4 1 2 _U4_S35
RS_U4_S35         1 2 1G
.MODEL         _U4_S35 VSWITCH Roff=10e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U4_S35
*$
.subckt Driver_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=1e6 Ron=100m Voff=0.2 Von=0.8
.ends Driver_U4_S4
*$
.subckt Driver_U4_H2 1 2 3 4  
H_U4_H2         3 4 VH_U4_H2 -1
VH_U4_H2         1 2 0V
.ends Driver_U4_H2
*$
.subckt Driver_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e9 Ron=60m Voff=0.2 Von=0.8
.ends Driver_U4_S1
*$
.subckt Driver_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends Driver_U4_H1
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S1
*$
.subckt SOFT_START_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 1.2
VF_U2_F1         1 2 0V
.ends SOFT_START_U2_F1
*$
.subckt HICCUP_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP_U5_S3
*$
.subckt HICCUP_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP_U5_S4
*$
.subckt Oscillator_U3_S27 1 2 3 4  
S_U3_S27         3 4 1 2 _U3_S27
RS_U3_S27         1 2 1G
.MODEL         _U3_S27 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_U3_S27
*$
.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_U3_S26
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.1
+ n=0.01
*$
.model D_D d
+ is=1e-015
+ n=0.001
+ tt=1e-011
+ rs=0.05
*$
.model D_D3 d
+ is=1e-015
+ tt=1e-011
+ rs=0.1
+ n=0.1
*$
.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel1 inv_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
r_clk clkdel1 clkdel 21.64502165
c_clk clkdel 0 1n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 1n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=1 IC=0
C	IN 1 {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
