INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODE
INFO: [VRFC 10-311] analyzing module EXECUTE
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-311] analyzing module WRITEBACK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/PipelinedMIPS/PipelinedMIPS.srcs/sim_1/new/tb_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIPS
