// Seed: 141650452
module module_0 (
    output wor id_0
    , id_21,
    output tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10,
    output wire id_11,
    output wor id_12,
    output tri0 id_13,
    input wire id_14,
    output wire id_15,
    input wand id_16,
    input wor id_17,
    output uwire id_18,
    input wor id_19
);
  wire id_22;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8
);
  wand id_10 = 1;
  assign id_0 = id_4 == 1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_8,
      id_8,
      id_5,
      id_6,
      id_8,
      id_1,
      id_8,
      id_1,
      id_0,
      id_8,
      id_0,
      id_4,
      id_0,
      id_7,
      id_2,
      id_8,
      id_6
  );
  wire id_11 = id_2;
endmodule
