{"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"from"},{"kind":"text","text":" "},{"kind":"internalParam","text":"decoder"},{"kind":"text","text":": any "},{"preciseIdentifier":"s:s7DecoderP","kind":"typeIdentifier","text":"Decoder"},{"text":") ","kind":"text"},{"text":"throws","kind":"keyword"}]}]}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine\/init(from:)"},"metadata":{"role":"symbol","title":"init(from:)","symbolKind":"init","modules":[{"name":"VHDLMachines"}],"roleHeading":"Initializer","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"from"},{"kind":"text","text":": any "},{"kind":"typeIdentifier","text":"Decoder","preciseIdentifier":"s:s7DecoderP"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}],"externalID":"s:12VHDLMachines7MachineV4fromACs7Decoder_p_tKcfc"},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/machine\/init(from:)"]}],"schemaVersion":{"major":0,"patch":0,"minor":3},"abstract":[{"text":"Inherited from ","type":"text"},{"code":"Decodable.init(from:)","type":"codeVoice"},{"text":".","type":"text"}],"sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Machine/init(from:)":{"kind":"symbol","title":"init(from:)","type":"topic","role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"from"},{"kind":"text","text":": any "},{"preciseIdentifier":"s:s7DecoderP","kind":"typeIdentifier","text":"Decoder"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}],"url":"\/documentation\/vhdlmachines\/machine\/init(from:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine\/init(from:)","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}