/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x18)
#define image_0_initialization_task        (0x18)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x5b8)
#define image_0_flush_task_1st_wakeup_request        (0x5b8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x6c0)
#define image_0_budget_allocator_1st_wakeup_request        (0x6c0)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x184)
#define image_0_ds_tx_task_wakeup_request        (0x184)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0xb80)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0xb80)
#define image_0_debug_routine_handler        (0xc)
#define image_0_ds_tx_scheduling_update_status        (0x430)
#define image_0_ds_tx_scheduling_action_not_valid        (0x4c8)
#define image_0_basic_scheduler_update_dwrr        (0x5a8)
#define image_0_basic_rate_limiter_complex_scheduler        (0x9d4)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0xa0c)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0xa40)
#define image_0_basic_rate_limiter_queue_with_bs        (0xa94)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_debug_routine        (0x58)
#define image_1_debug_routine        (0x58)
#define image_1_start_task_cpu_rx_wakeup_request        (0x29ac)
#define image_1_cpu_rx_wakeup_request        (0x29ac)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x2d80)
#define image_1_cpu_recycle_wakeup_request        (0x2d80)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x2ed4)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x2ed4)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x2cc0)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x2cc0)
#define image_1_start_task_dhd_tx_post_wakeup_request        (0x5d4)
#define image_1_dhd_tx_post_wakeup_request        (0x5d4)
#define image_1_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x57c)
#define image_1_dhd_tx_post_update_fifo_wakeup_request        (0x57c)
#define image_1_start_task_dhd_timer_1st_wakeup_request        (0x144)
#define image_1_dhd_timer_1st_wakeup_request        (0x144)
#define image_1_start_task_dhd_mcast_wakeup_request        (0x1204)
#define image_1_dhd_mcast_wakeup_request        (0x1204)
#define image_1_tmp8        (0x21a0)
#define image_1_info_string0        (0x21a0)
#define image_1_info_string1        (0x21a0)
#define image_1_info_string2        (0x21a0)
#define image_1_info_string3        (0x21a0)
#define image_1_info_string4        (0x21a0)
#define image_1_info_string5        (0x21a0)
#define image_1_info_string6        (0x21a0)
#define image_1_section_abbrev        (0x21a0)
#define image_1_section_info        (0x21a0)
#define image_1_cu_begin0        (0x21a0)
#define image_1_debug_range        (0x21a0)
#define image_1_debug_ranges0        (0x21a0)
#define image_1_debug_macinfo        (0x21a0)
#define image_1_cu_macro_begin0        (0x21a0)
#define image_1_line_table_start0        (0x21a0)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x21a0)
#define image_1_cpu_rx_copy_wakeup_request        (0x21a0)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x2f98)
#define image_1_spdsvc_gen_wakeup_request        (0x2f98)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x3d30)
#define image_1_common_reprocessing_wakeup_request        (0x3d30)
#define image_1_c_cpu_rx_task        (0x1d80)
#define image_1_func_begin0        (0x1d80)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x1d80)
#define image_1_c_cpu_rx_wakeup_request        (0x1d80)
#define image_1_debug_routine_handler        (0xc)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x7d8)
#define image_2_ghost_reporting_1st_wakeup_request        (0x7d8)
#define image_2_start_task_cpu_tx_wakeup_request        (0xbec)
#define image_2_cpu_tx_wakeup_request        (0xbec)
#define image_2_cpu_tx_read_ring_indices        (0xbec)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x1ba4)
#define image_2_budget_allocator_1st_wakeup_request        (0x1ba4)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x1274)
#define image_2_cpu_recycle_wakeup_request        (0x1274)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x13c8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x13c8)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x144)
#define image_2_dhd_tx_complete_wakeup_request        (0x144)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x484)
#define image_2_dhd_rx_complete_wakeup_request        (0x484)
#define image_2_start_task_timer_common_task_wakeup_request        (0x1440)
#define image_2_timer_common_task_wakeup_request        (0x1440)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x15a0)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x15a0)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x1630)
#define image_2_service_queues_tx_task_wakeup_request        (0x1630)
#define image_2_debug_routine_handler        (0xc)
#define image_2_scheduling_service_queues_update_status        (0x175c)
#define image_2_scheduling_service_queues_action_not_valid        (0x1850)
#define image_2_complex_scheduler_update_dwrr_basic_schedulers        (0x1988)
#define image_2_complex_scheduler_update_dwrr_complex_schedulers        (0x1998)
#define image_2_complex_scheduler_update_dwrr_queues        (0x19a8)
#define image_2_complex_rate_limiter_queue_sir        (0x19b8)
#define image_2_complex_rate_limiter_queue_pir        (0x19f4)
#define image_2_complex_rate_limiter_basic_scheduler_sir        (0x1a30)
#define image_2_complex_rate_limiter_basic_scheduler_pir        (0x1a6c)
#define image_2_basic_rate_limiter_complex_scheduler        (0x1aa8)
#define image_2_basic_rate_limiter_basic_scheduler_no_cs        (0x1ae0)
#define image_2_basic_rate_limiter_queue_with_cs_bs        (0x1b14)
#define image_2_basic_rate_limiter_queue_with_bs        (0x1b68)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1904)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1904)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x768)
#define image_3_us_tx_task_1st_wakeup_request        (0x768)
#define image_3_us_tx_task_wakeup_request        (0x768)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1b94)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1b94)
#define image_3_start_task_epon_tx_task_wakeup_request        (0xe08)
#define image_3_epon_tx_task_wakeup_request        (0xe08)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x1148)
#define image_3_flush_task_1st_wakeup_request        (0x1148)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x1230)
#define image_3_budget_allocator_1st_wakeup_request        (0x1230)
#define image_3_start_task_debug_routine        (0x98)
#define image_3_debug_routine        (0x98)
#define image_3_start_task_gpon_control_wakeup_request        (0x184)
#define image_3_gpon_control_wakeup_request        (0x184)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1594)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1594)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0xc0c)
#define image_3_scheduling_action_not_valid        (0xd08)
#define image_3_basic_scheduler_update_dwrr        (0xfa4)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0x1104)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0x1114)
#define image_3_complex_scheduler_update_dwrr_queues        (0x1124)
#define image_3_basic_rate_limiter_complex_scheduler        (0x1654)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x168c)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x16c0)
#define image_3_basic_rate_limiter_queue_with_bs        (0x1714)
#define image_3_ovl_rate_limiter        (0x1750)
#define image_3_complex_rate_limiter_queue_sir        (0x1764)
#define image_3_complex_rate_limiter_queue_pir        (0x17a0)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x17dc)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x1818)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0x1a44)
#define image_4_processing_wakeup_request        (0x1a44)
#define image_4_start_task_debug_routine        (0x58)
#define image_4_debug_routine        (0x58)
#define image_4_debug_routine_handler        (0xc)
#define image_4_action_exception        (0xc5c)
#define image_4_processing_header_update_length_calc        (0x3670)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x3738)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x3740)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x3748)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x375c)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x376c)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x377c)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x379c)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x37a8)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x37cc)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x37d8)
#define image_4_tcam_cmd_ic_submit        (0x4278)
#define image_4_tcam_cmd_outer_tpid        (0x42bc)
#define image_4_tcam_cmd_inner_tpid        (0x42d4)
#define image_4_tcam_cmd_ethertype        (0x42ec)
#define image_4_tcam_cmd_outer_vid        (0x4304)
#define image_4_tcam_cmd_inner_vid        (0x431c)
#define image_4_tcam_cmd_outer_pbit        (0x4334)
#define image_4_tcam_cmd_inner_pbit        (0x434c)
#define image_4_tcam_cmd_vlan_num        (0x4364)
#define image_4_tcam_cmd_ip_protocol        (0x437c)
#define image_4_tcam_cmd_l3_protocol        (0x4394)
#define image_4_tcam_cmd_tos        (0x43ac)
#define image_4_tcam_cmd_network_layer        (0x43c4)
#define image_4_tcam_cmd_ingress_port        (0x43e4)
#define image_4_tcam_cmd_gem_flow        (0x43fc)
#define image_4_tcam_cmd_ipv6_label        (0x4414)
#define image_4_tcam_cmd_src_ip        (0x4440)
#define image_4_tcam_cmd_src_ipv6_masked        (0x4494)
#define image_4_tcam_cmd_dst_ip        (0x44c8)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x451c)
#define image_4_tcam_cmd_src_port        (0x4550)
#define image_4_tcam_cmd_dst_port        (0x4568)
#define image_4_tcam_cmd_src_mac        (0x4580)
#define image_4_tcam_cmd_dst_mac        (0x45ac)
#define image_4_tcam_cmd_generic_l2        (0x45d8)
#define image_4_tcam_cmd_generic_l3        (0x460c)
#define image_4_tcam_cmd_generic_l4        (0x4640)
#define image_4_gpe_cmd_replace_16        (0x4ad0)
#define image_4_gpe_cmd_replace_32        (0x4ad8)
#define image_4_gpe_cmd_replace_bits_16        (0x4af0)
#define image_4_gpe_cmd_copy_bits_16        (0x4b10)
#define image_4_gpe_cmd_skip_if        (0x4b40)
#define image_4_gpe_vlan_action_cmd_drop        (0x4b60)
#define image_4_gpe_vlan_action_cmd_dscp        (0x4b64)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x4bb4)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x44c8}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x451c}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x45ac}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4568}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x42ec}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x43fc}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x45d8}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x460c}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4640}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4278}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x43e4}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x434c}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x42d4}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x431c}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x437c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4414}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4394}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x43c4}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4334}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x42bc}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4304}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4440}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4494}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4580}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4550}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x43ac}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x4364}

#endif

