/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  reg [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [26:0] celloutsig_0_36z;
  wire [25:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [12:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_60z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_68z = ~(celloutsig_0_31z & celloutsig_0_25z);
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_11z[0] & in_data[94]);
  assign celloutsig_0_18z = !(celloutsig_0_3z[24] ? in_data[25] : celloutsig_0_8z[0]);
  assign celloutsig_0_31z = ~(celloutsig_0_29z | celloutsig_0_8z[3]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z | celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z[4] | celloutsig_1_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z | in_data[108]) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[3] | celloutsig_1_3z[4]) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_10z | celloutsig_1_0z) & celloutsig_1_9z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z[22] | celloutsig_0_3z[5]) & celloutsig_0_3z[23]);
  assign celloutsig_0_21z = ~((celloutsig_0_12z[2] | celloutsig_0_1z[4]) & celloutsig_0_1z[4]);
  assign celloutsig_0_33z = ~((celloutsig_0_17z[7] | celloutsig_0_11z[0]) & (celloutsig_0_14z[2] | celloutsig_0_13z[1]));
  assign celloutsig_0_7z = ~((celloutsig_0_1z[2] | celloutsig_0_0z) & (celloutsig_0_6z | celloutsig_0_2z[1]));
  assign celloutsig_0_60z = { celloutsig_0_19z, celloutsig_0_19z } + { celloutsig_0_36z[18:16], celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[125:118], celloutsig_1_2z } + in_data[165:157];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z } + { celloutsig_1_1z[8:4], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + in_data[65:54];
  assign celloutsig_0_3z = { in_data[91:85], celloutsig_0_2z, celloutsig_0_1z } + { in_data[59:35], celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_1z[9], celloutsig_1_12z, celloutsig_1_11z } / { 1'h1, celloutsig_1_4z[6:1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_1z[2], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z } / { 1'h1, celloutsig_0_3z[18:16] };
  assign celloutsig_0_67z = ! { celloutsig_0_60z[3:2], celloutsig_0_50z };
  assign celloutsig_1_2z = celloutsig_1_1z[11:1] || celloutsig_1_1z[12:2];
  assign celloutsig_0_6z = celloutsig_0_4z & ~(celloutsig_0_3z[24]);
  assign celloutsig_0_36z = - { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_1_3z = - in_data[101:97];
  assign celloutsig_1_11z = - in_data[141:134];
  assign celloutsig_0_1z = - { in_data[88:83], celloutsig_0_0z };
  assign celloutsig_0_0z = ~^ in_data[21:10];
  assign celloutsig_0_50z = ~^ celloutsig_0_24z[13:1];
  assign celloutsig_1_12z = ~^ celloutsig_1_1z[9:7];
  assign celloutsig_0_29z = ~^ { celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_10z = ^ { celloutsig_0_3z[13:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_15z = ^ { in_data[26], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_25z = ^ { celloutsig_0_23z[2:0], celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_13z = celloutsig_0_3z[13:8] >> { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_5z = celloutsig_0_3z[24:12] <<< { celloutsig_0_2z[10:7], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[139:131], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[114:103], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[7:5], celloutsig_1_0z } <<< celloutsig_1_3z[3:0];
  assign celloutsig_1_18z = { celloutsig_1_15z[4:0], celloutsig_1_7z, celloutsig_1_13z } <<< { in_data[190:187], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_8z[3:1] <<< in_data[71:69];
  assign celloutsig_0_17z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z } <<< { celloutsig_0_3z[8:7], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_0z } <<< celloutsig_0_5z[10:7];
  assign celloutsig_0_23z = celloutsig_0_2z[9:2] <<< { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_24z = { in_data[49:38], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_21z } >>> { celloutsig_0_13z[3:0], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_17z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_11z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_8z[3], celloutsig_0_6z, celloutsig_0_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_3z[20:14], celloutsig_0_12z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[8] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_1z[4]));
  assign celloutsig_1_0z = ~((in_data[109] & in_data[122]) | (in_data[164] & in_data[152]));
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
