

================================================================
== Vivado HLS Report for 'bigint_math_bigint_compare'
================================================================
* Date:           Sun Mar 19 09:53:11 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     10.58|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  515|  1029|  515|  1029|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  512|  512|         2|          -|          -|      256|    no    |
        |- Loop 2  |    2|  513|         2|          -|          -| 1 ~ 256 |    no    |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	4  / (exitcond)
3 --> 
	2  / true
4 --> 
	5  / (tmp)
	6  / (!tmp)
5 --> 
	6  / true
6 --> 
	5  / (tmp & !tmp_21 & !or_cond & !or_cond1)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %b, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

ST_1: empty_76 [1/1] 0.00ns
:1  %empty_76 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %a, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_1: state [1/1] 0.00ns
:2  %state = alloca [256 x i2], align 1

ST_1: stg_10 [1/1] 1.57ns
:3  br label %1


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_12, %9 ]

ST_2: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %i, -256

ST_2: empty_77 [1/1] 0.00ns
:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_2: i_12 [1/1] 1.84ns
:3  %i_12 = add i9 %i, 1

ST_2: stg_15 [1/1] 0.00ns
:4  br i1 %exitcond, label %10, label %2

ST_2: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i9 %i to i64

ST_2: a_addr [1/1] 0.00ns
:1  %a_addr = getelementptr [256 x i8]* %a, i64 0, i64 %tmp_s

ST_2: a_load [2/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1

ST_2: b_addr [1/1] 0.00ns
:3  %b_addr = getelementptr [256 x i8]* %b, i64 0, i64 %tmp_s

ST_2: b_load [2/2] 2.39ns
:4  %b_load = load i8* %b_addr, align 1

ST_2: state_addr [1/1] 0.00ns
:0  %state_addr = getelementptr [256 x i2]* %state, i64 0, i64 0

ST_2: state_load [2/2] 2.39ns
:1  %state_load = load i2* %state_addr, align 1


 <State 3>: 4.39ns
ST_3: a_load [1/2] 2.39ns
:2  %a_load = load i8* %a_addr, align 1

ST_3: b_load [1/2] 2.39ns
:4  %b_load = load i8* %b_addr, align 1

ST_3: tmp_85 [1/1] 2.00ns
:5  %tmp_85 = icmp ugt i8 %a_load, %b_load

ST_3: stg_26 [1/1] 0.00ns
:6  br i1 %tmp_85, label %3, label %4

ST_3: tmp_86 [1/1] 2.00ns
:0  %tmp_86 = icmp ult i8 %a_load, %b_load

ST_3: stg_28 [1/1] 0.00ns
:1  br i1 %tmp_86, label %5, label %6

ST_3: tmp_91 [1/1] 2.00ns
:0  %tmp_91 = icmp eq i8 %a_load, %b_load

ST_3: stg_30 [1/1] 0.00ns
:1  br i1 %tmp_91, label %7, label %._crit_edge

ST_3: state_addr_4 [1/1] 0.00ns
:0  %state_addr_4 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_s

ST_3: stg_32 [1/1] 2.39ns
:1  store i2 0, i2* %state_addr_4, align 1

ST_3: stg_33 [1/1] 0.00ns
:2  br label %._crit_edge

ST_3: stg_34 [1/1] 0.00ns
._crit_edge:0  br label %8

ST_3: state_addr_2 [1/1] 0.00ns
:0  %state_addr_2 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_s

ST_3: stg_36 [1/1] 2.39ns
:1  store i2 -1, i2* %state_addr_2, align 1

ST_3: stg_37 [1/1] 0.00ns
:2  br label %8

ST_3: stg_38 [1/1] 0.00ns
:0  br label %9

ST_3: state_addr_1 [1/1] 0.00ns
:0  %state_addr_1 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_s

ST_3: stg_40 [1/1] 2.39ns
:1  store i2 1, i2* %state_addr_1, align 1

ST_3: stg_41 [1/1] 0.00ns
:2  br label %9

ST_3: stg_42 [1/1] 0.00ns
:0  br label %1


 <State 4>: 5.32ns
ST_4: state_load [1/2] 2.39ns
:1  %state_load = load i2* %state_addr, align 1

ST_4: tmp [1/1] 1.36ns
:2  %tmp = icmp eq i2 %state_load, 0

ST_4: stg_45 [1/1] 1.57ns
:3  br i1 %tmp, label %.preheader, label %.loopexit


 <State 5>: 2.39ns
ST_5: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i9 [ %i_2, %12 ], [ 0, %10 ]

ST_5: flag [1/1] 0.00ns
.preheader:1  %flag = phi i32 [ %p_flag, %12 ], [ 0, %10 ]

ST_5: tmp_21 [1/1] 0.00ns
.preheader:2  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i_1, i32 8)

ST_5: empty_78 [1/1] 0.00ns
.preheader:3  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128)

ST_5: i_2 [1/1] 1.84ns
.preheader:4  %i_2 = add i9 %i_1, 1

ST_5: stg_51 [1/1] 1.57ns
.preheader:5  br i1 %tmp_21, label %.loopexit, label %11

ST_5: tmp_87 [1/1] 0.00ns
:0  %tmp_87 = zext i9 %i_1 to i64

ST_5: state_addr_3 [1/1] 0.00ns
:1  %state_addr_3 = getelementptr [256 x i2]* %state, i64 0, i64 %tmp_87

ST_5: state_load_1 [2/2] 2.39ns
:2  %state_load_1 = load i2* %state_addr_3, align 1


 <State 6>: 10.58ns
ST_6: state_load_1 [1/2] 2.39ns
:2  %state_load_1 = load i2* %state_addr_3, align 1

ST_6: tmp_88 [1/1] 1.36ns
:3  %tmp_88 = icmp eq i2 %state_load_1, 0

ST_6: p_flag [1/1] 1.37ns
:4  %p_flag = select i1 %tmp_88, i32 1, i32 %flag

ST_6: tmp_89 [1/1] 1.36ns
:5  %tmp_89 = icmp eq i2 %state_load_1, 1

ST_6: tmp_90 [1/1] 2.52ns
:6  %tmp_90 = icmp eq i32 %p_flag, 1

ST_6: or_cond [1/1] 1.37ns
:7  %or_cond = and i1 %tmp_89, %tmp_90

ST_6: stg_61 [1/1] 1.57ns
:8  br i1 %or_cond, label %.loopexit, label %12

ST_6: tmp_92 [1/1] 1.36ns
:0  %tmp_92 = icmp eq i2 %state_load_1, -1

ST_6: or_cond1 [1/1] 1.37ns
:1  %or_cond1 = and i1 %tmp_92, %tmp_90

ST_6: stg_64 [1/1] 1.57ns
:2  br i1 %or_cond1, label %.loopexit, label %.preheader

ST_6: p_0 [1/1] 0.00ns
.loopexit:0  %p_0 = phi i2 [ %state_load, %10 ], [ 0, %.preheader ], [ 1, %11 ], [ -1, %12 ]

ST_6: stg_66 [1/1] 0.00ns
.loopexit:1  ret i2 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
