Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu May 17 18:29:20 2018
| Host         : legolas running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1728 |
| Unused register locations in slices containing registers |  1334 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2359 |          721 |
| No           | No                    | Yes                    |              42 |            9 |
| No           | Yes                   | No                     |            1655 |          505 |
| Yes          | No                    | No                     |           39596 |         4529 |
| Yes          | No                    | Yes                    |              60 |            7 |
| Yes          | Yes                   | No                     |           15050 |         2212 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                             Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][1]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.splitter_aw_si/s_axi_awready[9]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][5]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                      |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][10]                                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/shiftReg_ce_0                                                                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.splitter_aw_si/s_axi_awready[7]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/s_axi_awready[4]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state63                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/int_ier9_out                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                          | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                      |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/mOutPtr_reg[1][0]                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state72                                                                                                                                                                                                                                | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/i_2_reg_925_reg[0][0]                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                   | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/i_reg_428_reg[0][0]                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][7]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_4_U/count[1]_i_1__3_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_5_U/count[1]_i_1__4_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_6_U/count[1]_i_1__5_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_7_U/count[1]_i_1__6_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_8_U/count[1]_i_1__7_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_9_U/count[1]_i_1__8_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_3_U/count[1]_i_1__2_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                 |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/loop_dataflow_output_count_reg[0][0]                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/ap_reg_pp2_iter1_exitcond3_reg_73070                                                                                                                                                           |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/E[0]                                                                                                                                                                            | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/loop_dataflow_input_count[1]_i_1_n_1                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/j_0_i_i_i_i_i_i_i_reg_544_reg[5]_0[1]                                                                                                                                           | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/j_0_i_i_i_i_i_i_i_reg_544                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                  |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                        | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_read/rs_rdata/bus_wide_gen.split_cnt_buf_reg[1][0]                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][8]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                         | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/i_reg_562_reg[0][0]                                                                                                                                  |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                                          |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_0_U/count[1]_i_1_n_1                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_10_U/count[1]_i_1__9_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_11_U/count[1]_i_1__10_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.write_cs[1]_i_1_n_0                                                                                                                                           | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/k_0_i_i_i_i_reg_698_reg[5]_0[19]                                                                                                                                                  | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/Loop_1_proc_U0_imatrix_offset_read                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][6]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][9]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][4]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][3]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_arready[10][2]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_12_U/count[1]_i_1__11_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_13_U/count[1]_i_1__12_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_14_U/count[1]_i_1__13_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_15_U/count[1]_i_1__14_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_1_U/count[1]_i_1__0_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_2_U/count[1]_i_1__1_n_1                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[1]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_CTRL_s_axi_U/int_ier9_out                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_ier9_out                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.splitter_aw_si/s_axi_awready[5]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/s_axi_awready[3]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.splitter_aw_si/s_axi_awready[8]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[2]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.splitter_aw_si/s_axi_awready[10]                                                                                                                                        | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1__0_n_0                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/ap_sync_reg_Loop_0_proc19_U0_ap_ready_reg                                                                                                    |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__3_n_0                                                                                                |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.splitter_aw_si/s_axi_awready[6]                                                                                                                                          | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__10_n_0                                                                                               |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__9_n_0                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__8_n_0                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__7_n_0                                                                                                |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__6_n_0                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__5_n_0                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__4_n_0                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__2_n_0                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                   |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/ap_CS_fsm_state24                                                                                                                                                                                                                               | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/rs_wreq/i_reg_704_reg[0][0]                                                                                                                                              |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_4_U/count[1]_i_1__19_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rreq/ap_reg_ioackin_BUS_SRC_ARREADY                                                                                                                                    |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_mmu/inst/decerr_slave_inst/gen_read.r_state_reg[0][0]                                                                                                                                                                                 | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/ap_reg_pp0_iter1_exitcond_i_i_i_i_i_reg_4640                                                                                                                             |                                                                                                                                                                                                                                          |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_9_U/count[1]_i_1__24_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_8_U/count[1]_i_1__23_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_7_U/count[1]_i_1__22_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_ier9_out                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_6_U/count[1]_i_1__21_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_5_U/count[1]_i_1__20_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_3_U/count[1]_i_1__18_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_2_U/count[1]_i_1__17_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_1_U/count[1]_i_1__16_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_15_U/count[1]_i_1__30_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_14_U/count[1]_i_1__29_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_13_U/count[1]_i_1__28_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_12_U/count[1]_i_1__27_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_11_U/count[1]_i_1__26_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_10_U/count[1]_i_1__25_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/in1_buf_0_U/count[1]_i_1__15_n_1                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[0]_i_1_n_0                                                                                                                         |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                 |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                           |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                                       | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                           |                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/decerr_slave_inst/gen_axi.gen_write.write_cs[1]_i_2_n_0                                                                                                                                                                      | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                               | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                           |                0 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                        | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_1[0]                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__3_n_1                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1_n_1                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/j_i_15_i_i_i_i_i_reg_10050                                                                                                                                                      |                                                                                                                                                                                                                                          |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1_n_2                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__4_n_2                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__2_n_2                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__2_n_2                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__2_n_1                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/omatrix_offset_c_U/mOutPtr[2]_i_1_n_1                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__1_n_1                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_2                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_2                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__0_n_2                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__1_n_2                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_2                                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_2                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/i_0_i_i_c_U/mOutPtr[2]_i_1__0_n_1                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/k_i_i_i_reg_10920                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__2_n_6                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                            | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                                           |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_2                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_2                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__2_n_2                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_NS_fsm[32]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                              | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__2_n_2                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pout[2]_i_1__1_n_0                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/p_0_in[0]                                                                                    |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg_1                                                                              |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_6                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                          | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_6                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1_n_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__3_n_0                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__2_n_0                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_6                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state57                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                             |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_2                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_1                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_1                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_6                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                         |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0]_0[0]                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push_0                                                                                               |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state31                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_0                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_2                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state47                                                                                                                                                                                                                                | design_1_i/ChenIDct_0/inst/ap_NS_fsm172_out                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                                        | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                        | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state26                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state35                                                                                                                                                                                                                                | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state22                                                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/tmp_4_reg_66010                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                               | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                               |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/i_4_reg_6959_reg[0]                                                                                                                                                                               |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]                                                                                                                                                      | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_0                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_1                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/tmp_reg_4730                                                                                                                                                             |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_2                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_3                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                          |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_6                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_4                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_5                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_6                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_7                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_8                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.accept_cnt_reg[4]_9                                                                                                                                                    | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                               |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                               |                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_0_in[1]                                                                                                                   |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                      | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                  | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                0 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[4]                                                                                                                       | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/tmp_87_reg_7339_reg[0][0]                                                                                                                                                                         |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/tmp_44_reg_12052_reg[0][0]                                                                                            |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/tmp_46_reg_12139_reg[3][0]                                                                                            |                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/tmp_53_reg_12234_reg[0][0]                                                                                            |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                    | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/SR[0]                                                                                                                       |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_CTRL_s_axi_U/waddr                                                                                                                                                        |                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/indvar2_reg_530_reg_0_sn_1                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/tmp_1_reg_4856_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/tmp_4_reg_4941_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_SRC_s_axi_U/waddr                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/tmp_1_reg_3383_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/tmp_1_reg_4881_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]_4[0]                                                                                                                  | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                           | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_CTRL_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[130]_0                                                                                                                                         |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_2_1_2_reg_42490                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/waddr                                                                                                                                                          |                                                                                                                                                                                                                                          |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/waddr                                                                                                                                                          |                                                                                                                                                                                                                                          |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U/waddr                                                                                                                                                          |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                            | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                           |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_2_0_2_reg_40720                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_2_2_2_reg_44260                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/k_0_i_i_i_i_reg_698_reg[5]_0[1]                                                                                                                                                   |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                      | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/indvar_reg_1153_reg[0][0]                                                                                             | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/SR[0]                                                                              |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_2_3_2_reg_46060                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                           | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/indvar1_reg_1164_reg[0][0]                                                                                            | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state20                                                                                                                                                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                           | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                      | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/waddr                                                                                                                                  |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/push                                                                                                                 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                    | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar_reg_439_reg[0][0]                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                         |                                                                                                                                                                                                                                          |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                           |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar3_reg_936_reg[0][0]                                                                                                                                                                         | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar3_reg_936_reg[0]_0[0]                                                                                                                                    |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/waddr                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[0][0]                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt_reg[5][0]                                                                                                                                                                     | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                  | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                          | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                         |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/indvar_reg_573_reg[0]_0[0]                                                                                                                                                              | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/indvar_reg_573_reg[0][0]                                                                                                                             |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                            | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                           |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                          | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                0 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[134]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/ap_reg_pp3_iter1_tmp_87_reg_7339_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/ap_reg_pp1_iter1_tmp_4_reg_4941_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state49                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/ap_reg_pp0_iter1_tmp_1_reg_4881_reg[0][0]                                                                                                                                               |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar_next_reg_6569_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state39                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar_next1_reg_6583_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state19                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar_reg_483_reg[6]                                                                                                                                                                             | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar_reg_483_reg[0][0]                                                                                                                                       |                0 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state21                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                            |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/indvar1_reg_495_reg[6][0]                                                                                                                                                                         | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state18                                                                                                                                                                                             |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/indvar5_reg_461_reg[0]_rep[0]                                                                                                        | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ap_NS_fsm138_out                                                                                                                                                                 |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state51                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/E[0]                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_1_1_fu_768[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_1_1_fu_768[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_0_s_fu_684[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_0_s_fu_684[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_0_s_fu_764[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_0_s_fu_764[7]_i_1_n_2                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_1_1_fu_688[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_1_1_fu_688[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_1_1_fu_696[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_1_1_fu_696[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_0_s_fu_692[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_0_s_fu_692[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_1_1_fu_632[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_1_1_fu_632[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_1_1_fu_648[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_1_1_fu_648[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_1_1_fu_832[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_1_1_fu_832[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_0_s_fu_860[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_0_s_fu_860[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_0_s_fu_652[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_0_s_fu_652[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_1_1_fu_656[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_1_1_fu_656[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_1_1_fu_856[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_1_1_fu_856[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_0_s_fu_660[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_0_s_fu_660[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_0_s_fu_852[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_0_s_fu_852[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_1_1_fu_864[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_1_1_fu_864[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_1_1_fu_848[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_1_1_fu_848[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_0_s_fu_844[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_0_s_fu_844[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                         | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                    |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_1_1_fu_840[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_1_1_fu_840[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                           | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_0_s_fu_836[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_0_s_fu_836[7]_i_1_n_2                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_0_s_fu_908[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_0_s_fu_908[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_1_1_fu_664[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_1_1_fu_664[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_0_s_fu_636[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_0_s_fu_636[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_1_1_fu_680[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_1_1_fu_680[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_1_1_fu_880[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_1_1_fu_880[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                    | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                           |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_0_0_s_fu_884[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/p_1_in[7]                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__1_n_1                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_1                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/SR[0]                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_0_s_fu_876[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_0_s_fu_876[7]_i_1_n_2                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_0_s_fu_676[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_0_s_fu_676[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_1_1_fu_872[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_1_1_fu_872[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_1_1_fu_640[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_1_1_fu_640[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_1_1_fu_672[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_1_1_fu_672[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_0_s_fu_868[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_0_s_fu_868[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_0_s_fu_668[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_0_s_fu_668[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_0_s_fu_644[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_0_s_fu_644[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_0_s_fu_804[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_0_s_fu_804[7]_i_1_n_2                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_1_1_fu_816[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_1_1_fu_816[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_0_s_fu_812[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_0_s_fu_812[7]_i_1_n_2                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_1_1_fu_1000[7]_i_2_n_2                                                                                                                                                                       | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_1_1_fu_1000[7]_i_1_n_2                                                                                                                                    |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_1_1_fu_896[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_1_1_fu_896[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_0                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_6                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                        |                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_0_s_fu_996[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_0_s_fu_996[7]_i_1_n_2                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/ap_reg_pp0_iter1_exitcond1_reg_6565_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/indvar1_reg_3212_reg[0]_rep__0[0]                                                                                                                                                                | design_1_i/IQuantize_0/inst/ap_NS_fsm155_out                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                                          | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628[7]_i_1_n_2                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_1_1_fu_992[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_1_1_fu_992[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_0_s_fu_988[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_0_s_fu_988[7]_i_1_n_2                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rdata/D[4]                                                                                                                                          |                                                                                                                                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/E[0]                                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_0_s_fu_1004[7]_i_2_n_2                                                                                                                                                                       | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_0_s_fu_1004[7]_i_1_n_2                                                                                                                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_1_1_fu_1008[7]_i_2_n_2                                                                                                                                                                       | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_1_1_fu_1008[7]_i_1_n_2                                                                                                                                    |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_0_s_fu_892[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_0_s_fu_892[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_1_1_fu_800[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_1_1_fu_800[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_0_s_fu_796[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_0_s_fu_796[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_1_1_fu_824[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_1_1_fu_824[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_1_1_fu_984[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_1_1_fu_984[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad                                                                                                        | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[8][0]                                                                                               | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[8]_0[0]                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_0_s_fu_820[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_0_s_fu_820[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                          |                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[7]_0[0]                                                                                             | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[7][0]                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[24][0]                                                                                              | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[24]_0[0]                                                         |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                                                                                              | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16]_0[0]                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/ap_reg_pp1_iter1_exitcond2_reg_6579_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                          |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/E[0]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/indvar_i_i_i_i_i_reg_3320                                                                                                                                                | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/indvar_i_i_i_i_i_reg_332                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_0_s_fu_788[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_0_s_fu_788[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                              | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_0_s_fu_756[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_0_s_fu_756[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/indvar6_reg_3059_reg[0]_rep__0[0]                                                                                                                                                    | design_1_i/BoundIDctMatrix_0/inst/ap_NS_fsm135_out                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_1_1_fu_704[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_1_1_fu_704[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_1_1_fu_784[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_1_1_fu_784[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_0_s_fu_780[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_0_s_fu_780[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_1_1_fu_760[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_1_1_fu_760[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_2                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/indvar4_reg_1208_reg[0]_rep[0]                                                                                     | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/I_BREADY1                                                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_1_1_fu_776[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_1_1_fu_776[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_0_s_fu_772[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_0_s_fu_772[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_0_s_fu_700[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_0_s_fu_700[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0]_0[0]                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                   |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_1_1_fu_968[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_1_1_fu_968[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rdata/tmp_29_reg_3933_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                          |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rdata/tmp_28_reg_3928_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_0_s_fu_980[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_0_s_fu_980[7]_i_1_n_2                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_1_1_fu_792[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_1_1_fu_792[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rdata/tmp_27_reg_3923_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_1_1_fu_976[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_1_1_fu_976[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_0_s_fu_972[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_0_s_fu_972[7]_i_1_n_2                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                              | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0][0]                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_2                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/E[0]                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_0_s_fu_964[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_0_s_fu_964[7]_i_1_n_2                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_2                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                                        | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_1_1_fu_808[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_1_1_fu_808[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_0_1_1_fu_888[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_0_1_1_fu_888[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_6                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/throttl_cnt_reg[0][0]                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_1_1_fu_744[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_1_1_fu_744[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_1_1_fu_944[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_1_1_fu_944[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_0_s_fu_940[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_0_s_fu_940[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_0_s_fu_740[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_0_s_fu_740[7]_i_1_n_2                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_1_1_fu_736[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_1_1_fu_736[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_0_s_fu_732[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_0_s_fu_732[7]_i_1_n_2                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_1_1_fu_936[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_1_1_fu_936[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_1_1_fu_952[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_1_1_fu_952[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_0_s_fu_900[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_0_s_fu_900[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_1_1_fu_904[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_1_1_fu_904[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                       | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1__0_n_0                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_0_s_fu_948[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_0_s_fu_948[7]_i_1_n_2                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_0_s_fu_708[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_0_s_fu_708[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_1_1_fu_720[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_1_1_fu_720[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_1_1_fu_928[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_1_1_fu_928[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state23                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_0_s_fu_924[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_0_s_fu_924[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_0_s_fu_716[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_0_s_fu_716[7]_i_1_n_2                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_1_1_fu_920[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_1_1_fu_920[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_0_s_fu_916[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_0_s_fu_916[7]_i_1_n_2                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_1_1_fu_912[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_1_1_fu_912[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_1_1_fu_712[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_1_1_fu_712[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_1_1_fu_728[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_1_1_fu_728[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_0_s_fu_932[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_0_s_fu_932[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_0_s_fu_724[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_0_s_fu_724[7]_i_1_n_2                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_0_s_fu_828[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_0_s_fu_828[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_1_1_fu_752[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_1_1_fu_752[7]_i_1_n_2                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                               | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_0_s_fu_748[7]_i_2_n_2                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_0_s_fu_748[7]_i_1_n_2                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_1_1_fu_960[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_1_1_fu_960[7]_i_1_n_2                                                                                                                                      |                0 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_0_s_fu_956[7]_i_2_n_2                                                                                                                                                                         | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_0_s_fu_956[7]_i_1_n_2                                                                                                                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/E[0]                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] |                                                                                                                                                                                                                                          |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/indvar3_reg_11970                                                                                                  | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/rs_wreq/indvar3_reg_1197                                                                   |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/indvar5_reg_12190                                                                                                  | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/I_BREADY2                                                                |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state24                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                     |                                                                                                                                                                                                                                          |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_reg_0                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                                                                           | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                                                                                         |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf_reg[3]_0                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                    | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                              | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                             |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                              | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                   |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                                          | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                         |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state69                                                                                                                                                                                                                                | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state67                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                   |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                           |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                                        | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                               | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                             |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0] |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf_reg[3]_0                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                                                                         | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                                                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                                                               | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                 |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf_reg[3]_0                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                            | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                           |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0] |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                    | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                   |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf_reg[3]_0                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ap_CS_fsm_state15                                                                                                                                                                                                   | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ap_CS_fsm_state13                                                                                                                                                                |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_len_buf_reg[9]_0                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf_reg[3]                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                                          | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                                                                                         |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf_reg[3]_0                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/ap_CS_fsm_state21                                                                                                                                                                                                                               | design_1_i/IQuantize_0/inst/ap_CS_fsm_state17                                                                                                                                                                                            |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                     | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                                   |                0 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[10]_i_1_n_0                                                                                                                     |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[10]_i_1__0_n_0                                                                                                                  |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[10]_i_1_n_0                                                                                                                     |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[10]_i_1__0_n_0                                                                                                                  |                0 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state40                                                                                                                                                                                        | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state35                                                                                                                                                     |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0] |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_end_buf_reg[0]                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                                       | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                    |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                   |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_1_1_fu_752                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_1_1_fu_752[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_1_1_fu_712                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_1_1_fu_712[31]_i_1_n_2                                                                                                                                    |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_0_s_fu_1004                                                                                                                                                                                  | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_0_s_fu_1004[31]_i_1_n_2                                                                                                                                   |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_0_s_fu_820                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_0_s_fu_820[31]_i_1_n_2                                                                                                                                     |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_1_1_fu_824                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_8_1_1_fu_824[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_0_s_fu_780                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_0_s_fu_780[31]_i_1_n_2                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_0_s_fu_764                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_0_s_fu_764[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_1_1_fu_776                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_1_1_fu_776[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_0_s_fu_772                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_2_0_s_fu_772[31]_i_1_n_2                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_0_s_fu_908                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_0_s_fu_908[31]_i_1_n_2                                                                                                                                     |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_1_1_fu_768                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_1_1_1_fu_768[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_1_1_fu_1008                                                                                                                                                                                  | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_15_1_1_fu_1008[31]_i_1_n_2                                                                                                                                   |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_0_s_fu_716                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_0_s_fu_716[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_0_s_fu_892                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_0_s_fu_892[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/newSel8_reg_4825_reg[7][0]                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_1_1_fu_728                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_1_1_fu_728[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_0_s_fu_852                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_0_s_fu_852[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_1_1_fu_848                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_1_1_fu_848[31]_i_1_n_2                                                                                                                                    |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_0_s_fu_844                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_11_0_s_fu_844[31]_i_1_n_2                                                                                                                                    |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_0_s_fu_708                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_10_0_s_fu_708[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_1_1_fu_808                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_1_1_fu_808[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_1_1_fu_840                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_1_1_fu_840[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_0_s_fu_732                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_0_s_fu_732[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_1_1_fu_744                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_1_1_fu_744[31]_i_1_n_2                                                                                                                                    |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_1_1_fu_736                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_13_1_1_fu_736[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_1_1_fu_856                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_12_1_1_fu_856[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_0_s_fu_804                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_6_0_s_fu_804[31]_i_1_n_2                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_0_s_fu_812                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_0_s_fu_812[31]_i_1_n_2                                                                                                                                     |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_0_s_fu_860                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_0_s_fu_860[31]_i_1_n_2                                                                                                                                    |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_1_1_fu_864                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_13_1_1_fu_864[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_0_s_fu_636                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_0_s_fu_636[31]_i_1_n_2                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_1_1_fu_896                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_1_1_1_fu_896[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_0_s_fu_868                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_0_s_fu_868[31]_i_1_n_2                                                                                                                                    |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_0_s_fu_724                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_12_0_s_fu_724[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                          |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_0_s_fu_788                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_0_s_fu_788[31]_i_1_n_2                                                                                                                                     |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_1_1_fu_720                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_11_1_1_fu_720[31]_i_1_n_2                                                                                                                                    |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_1_1_fu_872                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_14_1_1_fu_872[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628[31]_i_1_n_2                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_0_s_fu_876                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_0_s_fu_876[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_1_1_fu_816                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_7_1_1_fu_816[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_0_s_fu_740                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_14_0_s_fu_740[31]_i_1_n_2                                                                                                                                    |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_1_1_fu_880                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_15_1_1_fu_880[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_1_1_fu_632                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_1_1_fu_632[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_1_1_fu_784                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_3_1_1_fu_784[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_0_s_fu_748                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_15_0_s_fu_748[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_0_s_fu_964                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_0_s_fu_964[31]_i_1_n_2                                                                                                                                    |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_1_1_fu_704                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_1_1_fu_704[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_0_s_fu_756                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_0_s_fu_756[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_1_1_fu_760                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_0_1_1_fu_760[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/ap_sync_reg_channel_write_out_buf_8_reg                                                                                                        |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_0_0_s_fu_884                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/p_1_in[31]                                                                                                                                                            |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_0_1_1_fu_888                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_0_1_1_fu_888[31]_i_1_n_2                                                                                                                                     |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_0_s_fu_836                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_10_0_s_fu_836[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_0_s_fu_828                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_0_s_fu_828[31]_i_1_n_2                                                                                                                                     |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_1_1_fu_936                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_1_1_fu_936[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_0_s_fu_700                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_9_0_s_fu_700[31]_i_1_n_2                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_1_1_fu_904                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_1_1_fu_904[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_1_1_fu_792                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_4_1_1_fu_792[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_0_s_fu_972                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_0_s_fu_972[31]_i_1_n_2                                                                                                                                    |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_1_1_fu_976                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_11_1_1_fu_976[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_0_s_fu_980                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_0_s_fu_980[31]_i_1_n_2                                                                                                                                    |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_1_1_fu_984                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_12_1_1_fu_984[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_0_s_fu_988                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_0_s_fu_988[31]_i_1_n_2                                                                                                                                    |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_1_1_fu_992                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_13_1_1_fu_992[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_0_s_fu_932                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_6_0_s_fu_932[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_0_s_fu_996                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_0_s_fu_996[31]_i_1_n_2                                                                                                                                    |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_0_s_fu_676                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_0_s_fu_676[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_1_1_fu_656                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_1_1_fu_656[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_0_s_fu_652                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_3_0_s_fu_652[31]_i_1_n_2                                                                                                                                     |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_1_1_fu_648                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_1_1_fu_648[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_0_s_fu_956                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_0_s_fu_956[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_0_s_fu_644                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_2_0_s_fu_644[31]_i_1_n_2                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_1_1_fu_640                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_1_1_1_fu_640[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_0_s_fu_668                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_0_s_fu_668[31]_i_1_n_2                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_1_1_fu_952                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_1_1_fu_952[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_1_1_fu_672                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_5_1_1_fu_672[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_1_1_fu_800                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_1_1_fu_800[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_1_1_fu_968                                                                                                                                                                                   | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_10_1_1_fu_968[31]_i_1_n_2                                                                                                                                    |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_1_1_fu_680                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_6_1_1_fu_680[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/ap_sync_reg_channel_write_in1_buf_8_reg                                                                                                      |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_0_s_fu_684                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_0_s_fu_684[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_1_1_fu_688                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_7_1_1_fu_688[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_0_s_fu_692                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_0_s_fu_692[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_0_s_fu_948                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_8_0_s_fu_948[31]_i_1_n_2                                                                                                                                     |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_0_s_fu_900                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_2_0_s_fu_900[31]_i_1_n_2                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_1_1_fu_696                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_8_1_1_fu_696[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_1_1_fu_944                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_1_1_fu_944[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_0_s_fu_940                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_7_0_s_fu_940[31]_i_1_n_2                                                                                                                                     |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_1_1_fu_960                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_9_1_1_fu_960[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_1_1_fu_832                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_9_1_1_fu_832[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_1_1_fu_664                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_1_1_fu_664[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_1_1_fu_1000                                                                                                                                                                                  | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_14_1_1_fu_1000[31]_i_1_n_2                                                                                                                                   |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_0_s_fu_796                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out2_buf_5_0_s_fu_796[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_1_1_fu_928                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_1_1_fu_928[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_0_s_fu_924                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_5_0_s_fu_924[31]_i_1_n_2                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_1_1_fu_920                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_1_1_fu_920[31]_i_1_n_2                                                                                                                                     |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_0_s_fu_916                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_4_0_s_fu_916[31]_i_1_n_2                                                                                                                                     |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_1_1_fu_912                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out3_buf_3_1_1_fu_912[31]_i_1_n_2                                                                                                                                     |                0 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_0_s_fu_660                                                                                                                                                                                    | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_4_0_s_fu_660[31]_i_1_n_2                                                                                                                                     |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/buff_rdata/push                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                6 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                4 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/buff_wdata/push                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]_0[0]                                                                                                                      |                                                                                                                                                                                                                                          |                8 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/ap_CS_fsm_state2                                                                                                                                                                |                                                                                                                                                                                                                                          |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                       |                                                                                                                                                                                                                                          |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/k_reg_3048[5]_i_1_n_2                                                                                                                                                                                                                     | design_1_i/BoundIDctMatrix_0/inst/ap_CS_fsm_state13                                                                                                                                                                                      |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                3 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                       |                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                     |                                                                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/tmp_144_reg_13972_reg[0][0]                                                                                        |                                                                                                                                                                                                                                          |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_40_fu_276_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_44_fu_292_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/tmp_133_reg_13944_reg[0][0]                                                                                        |                                                                                                                                                                                                                                          |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_45_fu_296_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_35_fu_256_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_34_fu_252_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_33_fu_248_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/tmp_138_reg_13958_reg[0][0]                                                                                        |                                                                                                                                                                                                                                          |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_36_fu_260_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_51_fu_320_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_2_fu_244_reg[23][0]                                                                                      |                                                                                                                                                                                                                                          |               11 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_49_fu_312_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_46_fu_300_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_55_fu_336_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_58_fu_348_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_50_fu_316_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_48_fu_308_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_61_fu_360_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_63_fu_368_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_47_fu_304_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_60_fu_356_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_39_fu_272_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_41_fu_280_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_59_fu_352_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_38_fu_268_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_62_fu_364_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_54_fu_332_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_53_fu_328_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_56_fu_340_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_57_fu_344_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_52_fu_324_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_37_fu_264_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_42_fu_284_reg[23][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_43_fu_288_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                     |                                                                                                                                                                                                                                          |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                 |                                                                                                                                                                                                                                          |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                          |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/tmp_47_reg_3753_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                          |                2 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_0_reg_12088_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                9 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                          |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state56                                                                                                                                                                                                    | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/tmp_51_reg_4650[31]_i_1_n_0                                                                                                                                                       |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                6 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/reg_3443[29]_i_1_n_6                                                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                0 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/reg_3438[29]_i_1_n_6                                                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/m_reg_1737_reg[1]_0[0]                                                                                                              | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_resp_to_user/m_reg_1737_reg[1][0]                                                                             |                5 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_0_1_3_reg_3024[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_y_buf[63]_i_1_n_2                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_0_0_3_reg_3036[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_CTRL_s_axi_U/int_y[31]_i_1_n_2                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_CTRL_s_axi_U/ar_hs                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/int_qmatrix[63]_i_1_n_2                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/int_matrix[63]_i_1_n_2                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/int_matrix[31]_i_1_n_2                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_CTRL_s_axi_U/int_y[63]_i_1_n_2                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_SRC_s_axi_U/ar_hs                                                                                                                                                                                                     | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_SRC_s_axi_U/rdata[31]_i_1__0_n_2                                                                                                                                                   |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_SRC_s_axi_U/p_0_in                                                                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/int_qmatrix[31]_i_1_n_2                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_47_fu_204_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_1_lcssa_reg_1596[31]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state26                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_51_fu_220_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[49]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_50_fu_216_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_49_fu_212_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_48_fu_208_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[39]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[41]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_52_fu_224_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_46_fu_200_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_45_fu_196_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_44_fu_192_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_43_fu_188_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_42_fu_184_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_41_fu_180_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_40_fu_176_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_39_fu_172_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_59_fu_252_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/rdata[31]_i_1_n_2                                                                                                                                                                 |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/inp1_buf_3_U/WriteOneBlock_f2rbkb_ram_U/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_1_lcssa_1_reg_1632[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_1_lcssa_2_reg_1668[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/l_1_lcssa_3_reg_1704[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_63_fu_268_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_62_fu_264_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_61_fu_260_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_60_fu_256_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                  |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_58_fu_248_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_57_fu_244_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_56_fu_240_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_55_fu_236_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_54_fu_232_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm128_out                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm137_out                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_53_fu_228_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_8_1_1_reg_1101_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_0_0_1_reg_1288_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm[14]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/int_y[31]_i_1_n_6                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/int_y[63]_i_1_n_6                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/tmp_5_reg_5487_reg[0][0]                                                                                                                                                                         |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/int_x[63]_i_1_n_6                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/int_x[31]_i_1_n_6                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/rdata[31]_i_1_n_6                                                                                                                                                                   |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_9_1_1_reg_1079_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_9_0_1_reg_1090_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_8_0_1_reg_1112_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state55                                                                                                                                                                                                    | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm150_out                                                                                                                                                                  |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                                          |                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state36                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_out_buf[31]_i_1_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_store[63]_i_1_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_9_1_1_reg_869_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_9_0_1_reg_880_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_8_1_1_reg_891_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_8_0_1_reg_902_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_7_1_1_reg_913_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_store[31]_i_1_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_7_0_1_reg_924_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_15_1_1_reg_947_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_7_0_1_reg_1134_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_6_1_1_reg_1145_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_6_0_1_reg_1156_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_5_1_1_reg_1167_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_5_0_1_reg_1178_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_4_1_1_reg_1189_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_4_0_1_reg_1200_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_3_1_1_reg_1211_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_3_0_1_reg_1222_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm[55]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_2_1_1_reg_1233_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_2_0_1_reg_1244_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_1_1_1_reg_1255_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_1_0_1_reg_1266_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_6_1_1_reg_935_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_15_0_1_reg_958_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_14_1_1_reg_969_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_14_0_1_reg_980_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_13_1_1_reg_991_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_13_0_1_reg_1002_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_12_1_1_reg_1013_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_12_0_1_reg_1024_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_11_1_1_reg_1035_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_11_0_1_reg_1046_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_10_1_1_reg_1057_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_10_0_1_reg_1068_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_1_reg_1277_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/reg_3433_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_12_0_1_reg_814_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_u_buf[63]_i_1_n_2                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_13_1_1_reg_781_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_v_buf[31]_i_1_n_2                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_v_buf[63]_i_1_n_2                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_y_buf[31]_i_1_n_2                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_4_1_3_reg_2928[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_14_0_3_reg_2700[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_13_1_3_reg_2712[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_13_0_3_reg_2724[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_13_0_1_reg_792_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_12_1_3_reg_2736[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_12_0_3_reg_2748[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_11_1_3_reg_2760[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_12_1_1_reg_803_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_u_buf[31]_i_1_n_2                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_11_1_1_reg_825_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_11_0_1_reg_836_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_10_1_1_reg_847_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_10_0_1_reg_858_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_1_reg_1067_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_0_0_1_reg_1078_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_11_0_3_reg_2772[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm[54]                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_10_1_3_reg_2784[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/tmp_3_reg_5135_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_6_0_1_reg_946_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_5_1_1_reg_957_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_5_0_1_reg_968_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/ar_hs                                                                                                                                                          | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                           |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_4_1_1_reg_979_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_4_0_1_reg_990_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_3_1_1_reg_1001_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_3_0_1_reg_1012_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_2_1_1_reg_1023_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[29]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/tmp_i_i_reg_5580                                                                                                                                                         |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                              |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_2_0_1_reg_1034_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_1_1_1_reg_1045_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_10_0_3_reg_2796[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[31]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_1_0_1_reg_1056_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_15_1_1_reg_737_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_15_0_1_reg_748_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_14_1_1_reg_759_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rdata/inp2_buf_14_0_1_reg_770_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                          |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[0]_0[0]                                                                    |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[19]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[21]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/ar_hs                                                                                                                                  | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/rdata[31]_i_1_n_2                                                                                   |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_rgb_buf[31]_i_1_n_2                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/int_rgb_buf[63]_i_1_n_2                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_51_fu_222_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_43_fu_190_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_44_fu_194_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_45_fu_198_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_46_fu_202_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_47_fu_206_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_48_fu_210_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_49_fu_214_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_50_fu_218_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_42_fu_186_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_52_fu_226_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_53_fu_230_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_54_fu_234_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_55_fu_238_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_56_fu_242_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_57_fu_246_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_58_fu_250_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_59_fu_254_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_34_fu_154_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_39_fu_400_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_38_fu_396_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_37_fu_392_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_33_fu_150_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_2_fu_146_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_60_fu_258_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_35_fu_158_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_36_fu_162_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_37_fu_166_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_38_fu_170_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_39_fu_174_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_40_fu_178_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_41_fu_182_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_12_0_1_reg_661_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_15_1_1_reg_584_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_1_0_1_reg_903_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_11_0_1_reg_683_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_1_1_1_reg_892_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_2_1_1_reg_870_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_13_1_1_reg_628_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_2_0_1_reg_881_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_11_1_1_reg_672_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_5_0_1_reg_815_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_10_0_1_reg_705_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_0_1_reg_925_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_1_reg_914_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_2_fu_372_reg[31][0]                                                                                      |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_7_reg_4921_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_61_fu_262_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_62_fu_266_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_63_fu_270_reg[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_36_fu_388_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_35_fu_384_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_34_fu_380_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_4_1_1_reg_826_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_10_1_1_reg_694_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_12_1_1_reg_650_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_14_1_1_reg_606_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_3_0_1_reg_859_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_13_0_1_reg_639_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_CTRL_s_axi_U/int_matrix[31]_i_1_n_2                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_4_0_1_reg_837_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_33_fu_376_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_38_fu_524_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_46_fu_556_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_45_fu_552_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_44_fu_548_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_43_fu_544_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_42_fu_540_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_41_fu_536_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_40_fu_532_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_39_fu_528_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_47_fu_560_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_37_fu_520_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_36_fu_516_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_35_fu_512_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_34_fu_508_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                           | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                         |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                            | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                         |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                            | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                         |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                            | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                         |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_55_fu_592_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_63_fu_624_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_62_fu_620_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_61_fu_616_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_60_fu_612_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_59_fu_608_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_58_fu_604_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_57_fu_600_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_56_fu_596_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_33_fu_504_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_54_fu_588_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_53_fu_584_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_52_fu_580_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_51_fu_576_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_50_fu_572_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_49_fu_568_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_48_fu_564_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_45_fu_424_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_53_fu_456_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_52_fu_452_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_51_fu_448_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_50_fu_444_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_49_fu_440_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_48_fu_436_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_47_fu_432_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_46_fu_428_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_54_fu_460_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                       |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_44_fu_420_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_42_fu_412_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_41_fu_408_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_40_fu_404_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                               |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                        |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp3_buf_0_1_2_fu_500_reg[31][0]                                                                                      |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_out_buf[63]_i_1_n_0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/int_imatrix[63]_i_1_n_1                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/int_omatrix[31]_i_1_n_1                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/int_omatrix[63]_i_1_n_1                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_63_fu_496_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_62_fu_492_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_37_fu_164_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_61_fu_488_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_60_fu_484_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_59_fu_480_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_58_fu_476_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_57_fu_472_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_56_fu_468_reg[31][0]                                                                                     |                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp2_buf_0_1_55_fu_464_reg[0][0]                                                                                      |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_15_0_3_reg_2676[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_3_1_3_reg_2952[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_3_0_3_reg_2964[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_2_fu_144_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                 |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_2_1_3_reg_2976[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp3_buf_7_1_1_reg_1123_reg[0][0]                                                                                                                                                                 |                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_2_0_3_reg_2988[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_8_0_1_reg_749_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                               |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_8_1_1_reg_738_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_1_1_3_reg_3000[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_1_0_3_reg_3012[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_15_1_3_reg_2664[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_3_1_1_reg_848_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_14_1_3_reg_2688[31]_i_1_n_2                                                                                                                                                                                                      |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_9_0_1_reg_727_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_9_1_1_reg_716_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                  |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/reg_3448_reg[0][0]                                                                                                                                                                             |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                              |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/tmp_149_reg_7833_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U/int_voffs[31]_i_1_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U/rdata[31]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U/int_width[31]_i_1_n_0                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U/p_0_in[1]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U/p_0_in[3]                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_6_0_3_reg_2892[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_9_0_3_reg_2820[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_9_1_3_reg_2808[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_8_1_3_reg_2832[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_8_0_3_reg_2844[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_38_fu_168_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_36_fu_160_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_7_1_3_reg_2856[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_14_0_1_reg_617_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_7_0_3_reg_2868[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_6_1_3_reg_2880[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_CTRL_s_axi_U/int_matrix[63]_i_1_n_2                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_5_1_1_reg_804_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_6_0_1_reg_793_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/ar_hs                                                                                                                                                          | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/rdata[31]_i_1_n_1                                                                                                           |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_6_1_1_reg_782_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_7_0_1_reg_771_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_7_1_1_reg_760_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_5_1_3_reg_2904[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi_U/int_imatrix[31]_i_1_n_1                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_35_fu_156_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_5_0_3_reg_2916[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_34_fu_152_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_1_33_fu_148_reg[0][0]                                                                                                        |                                                                                                                                                                                                                                          |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/inp1_buf_4_0_3_reg_2940[31]_i_1_n_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/push                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/buff_rdata/pop                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_reg_n_0_[51]                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                4 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm119_out                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                      |                                                                                                                                                                                                                                          |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state48                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                          |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                    |                                                                                                                                                                                                                                          |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                              |                                                                                                                                                                                                                                          |                1 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/buff_wdata/pop                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/ap_reg_pp1_iter1_tmp_50_reg_12143_reg[0][0]                                                                           |                                                                                                                                                                                                                                          |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rdata/inp1_buf_0_0_reg_3423_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                          |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rdata/ap_reg_pp2_iter1_tmp_53_reg_12234_reg[0][0]                                                                           |                                                                                                                                                                                                                                          |                3 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rdata/inp1_buf_0_0_reg_4896_reg[0][0]                                                                                                                                                                     |                                                                                                                                                                                                                                          |                1 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/push                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                0 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/buff_rdata/push                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/buff_rdata/push                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/push                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/push                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                           |                                                                                                                                                                                                                                          |                0 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                        |                                                                                                                                                                                                                                          |                6 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                      |                                                                                                                                                                                                                                          |                7 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                           |                                                                                                                                                                                                                                          |                0 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_master/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               15 |             47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                         |                                                                                                                                                                                                                                          |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/k_0_i_i_i_i_reg_698_reg[5]_0[19]                                                                                                                                                  |                                                                                                                                                                                                                                          |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                          |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt_reg[51][0]                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt_reg[51][0]                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[0][0]                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               10 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_cnt_reg[0]_0[0]                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt_reg[51][0]                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt_reg[51][0]                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt_reg[51][0]                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2]_0[0]                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[63][0]                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_cnt_reg[51][0]                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                6 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |               14 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                   | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |                7 |             60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                1 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                       |                                                                                                                                                                                                                                          |               13 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31][0]                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                |                                                                                                                                                                                                                                          |               12 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                               |                                                                                                                                                                                                                                          |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                               |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state13                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               13 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state24                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               18 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                     |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                  |                                                                                                                                                                                                                                          |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_CTRL_s_axi_U/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                          |               19 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                          |                1 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                          |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                        |                                                                                                                                                                                                                                          |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                          |                4 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                          |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/push                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                9 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/memcpy_omatrix_out_b_U0_i_0_i_i_c_read                                                                                                                                   |                                                                                                                                                                                                                                          |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                        |                                                                                                                                                                                                                                          |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                          |                8 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/data_p2[61]_i_1__0_n_2                                                                                                                  |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/Loop_1_proc_U0_imatrix_offset_read                                                                                                                                                |                                                                                                                                                                                                                                          |                7 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                        |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                          |               10 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                          |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                        |                                                                                                                                                                                                                                          |               35 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                6 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                          |                1 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_0[0]                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                2 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                            |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                             |                                                                                                                                                                                                                                          |                0 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                              |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                     |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/rs_rreq/push                                                                                                                                     |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/push                                                                                                                                           |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rreq/push                                                                                                                 |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rreq/push                                                                                                                                           |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/push_0                                                                                                              |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/rs_wreq/push                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/rs_wreq/push                                                                                                                                          |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                             |               39 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                       |                                                                                                                                                                                                                                          |               19 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm150_out                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm[16]                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_reg_0[0]                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                4 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/q_reg[0]                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm[26]                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               10 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm[36]                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_NS_fsm[46]                                                                                                                                                                                                        |                                                                                                                                                                                                                                          |                9 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state40                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                1 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state33                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                3 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                7 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/push                                                                                                                                          |                                                                                                                                                                                                                                          |                5 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                1 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               18 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/tmp_4_reg_11992[0]_i_1_n_2                                                                                                                                                                               |                                                                                                                                                                                                                                          |               11 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                6 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                5 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               18 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               18 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                  |                                                                                                                                                                                                                                          |               18 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state39                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                8 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               14 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                    |                                                                                                                                                                                                                                          |               25 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_6_reg_1182_reg[61]_1[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_4_reg_1160_reg[61]_0[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_3_reg_1149_reg[61]_0[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_2_reg_1138_reg[61]_0[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_1_reg_1127_reg[61]_0[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                          |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_7_reg_1193_reg[61]_0[0]                                                                                                                                              |                                                                                                                                                                                                                                          |                8 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state8                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                9 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |               18 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |                7 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |                8 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |               10 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |               10 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |               12 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |               20 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |                9 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |                9 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |               20 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |               13 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[63]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                          |               11 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |                8 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[63]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                                                                          |               14 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                2 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                3 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s05_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                3 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                5 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                4 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                3 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                1 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s10_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                1 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                4 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                0 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                0 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[86]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                          |                2 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                3 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[86]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                          |                5 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/Loop_1_proc_U0_out_buf_6_ce0                                                                                                                  |                                                                                                                                                                                                                                          |                5 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/imatrix_addr_15_read_reg_1362_reg[0]                                                                                                          |                                                                                                                                                                                                                                          |                9 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/imatrix_addr_14_read_reg_1357_reg[0]                                                                                                          |                                                                                                                                                                                                                                          |                7 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/imatrix_addr_13_read_reg_1352_reg[0]                                                                                                          |                                                                                                                                                                                                                                          |                8 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/imatrix_addr_10_read_reg_1337_reg[0]                                                                                                          |                                                                                                                                                                                                                                          |               10 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/imatrix_addr_11_read_reg_1342_reg[0]                                                                                                          |                                                                                                                                                                                                                                          |               10 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/imatrix_addr_12_read_reg_1347_reg[0]                                                                                                          |                                                                                                                                                                                                                                          |                8 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/ce0                                                                                                                                           |                                                                                                                                                                                                                                          |                5 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/Loop_1_proc_U0_out_buf_7_ce0                                                                                                                  |                                                                                                                                                                                                                                          |                5 |             80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               11 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |                8 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_CTRL_s_axi_U/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                          |               29 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state44                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               15 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                          |                                                                                                                                                                                                                                          |               11 |            100 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state9                                                                                                                                                                                         |                                                                                                                                                                                                                                          |               19 |            119 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                          |               29 |            124 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                          |               42 |            124 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                            |                                                                                                                                                                                                                                          |                2 |            124 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               16 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state32                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               15 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state45                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               17 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               14 |            129 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               15 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               12 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               20 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               14 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ChenIDct_BUS_SRC_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               16 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/k_0_i_i_i_i_reg_698_reg[5]_0[2]                                                                                                                                                   |                                                                                                                                                                                                                                          |               22 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               13 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               21 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               23 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                2 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               27 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                1 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                0 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               26 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                1 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                0 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               25 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               28 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                1 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                0 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               29 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                                      |                                                                                                                                                                                                                                          |                0 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                              |                                                                                                                                                                                                                                          |               23 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |               14 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[134]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                          |               20 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                                |                                                                                                                                                                                                                                          |                0 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/Loop_1_proc_U0_out_buf_3_ce0                                                                                                                  |                                                                                                                                                                                                                                          |               17 |            148 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                          |                                                                                                                                                                                                                                          |               13 |            148 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/Loop_1_proc_U0_out_buf_0_ce0                                                                                                                  |                                                                                                                                                                                                                                          |               16 |            148 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/Loop_1_proc_U0_out_buf_1_ce0                                                                                                                  |                                                                                                                                                                                                                                          |               17 |            148 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/Loop_1_proc_U0_out_buf_2_ce0                                                                                                                  |                                                                                                                                                                                                                                          |               17 |            148 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/Loop_1_proc_U0_out_buf_4_ce0                                                                                                                  |                                                                                                                                                                                                                                          |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_CS_fsm_state58                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |               12 |            163 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               22 |            188 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               24 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                           |                                                                                                                                                                                                                                          |               26 |            194 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |                5 |            196 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_U/bus_read/rs_rdata/imatrix_addr_6_read_reg_1305_reg[0]                                                                                                           |                                                                                                                                                                                                                                          |               20 |            204 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state43                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               22 |            224 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_CTRL_s_axi_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                          |                7 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                          |               14 |            254 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_0_proc19_U0/j_0_i_i_i_i_i_i_i_reg_544_reg[5]_0[1]                                                                                                                                           |                                                                                                                                                                                                                                          |               16 |            256 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               30 |            324 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               16 |            326 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               14 |            334 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/out1_buf_0_1_3_fu_276                                                                                                                                                                                               |                                                                                                                                                                                                                                          |                4 |            464 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/out1_buf_0_1_1_fu_272[28]_i_1_n_2                                                                                                                                                                                   |                                                                                                                                                                                                                                          |               89 |            464 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/inp2_buf_9_1_3_reg_2961                                                                                                                                                                                                                         |                                                                                                                                                                                                                                          |                0 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/inp3_buf_9_1_3_reg_3171                                                                                                                                                                                                                          |                                                                                                                                                                                                                                          |               13 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/inp3_buf_9_0_3_reg_3183                                                                                                                                                                                                                          |                                                                                                                                                                                                                                          |               96 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/inp2_buf_9_0_3_reg_2973                                                                                                                                                                                                                         |                                                                                                                                                                                                                                          |               92 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/ap_CS_fsm_state20                                                                                                                                                                                                                               |                                                                                                                                                                                                                                          |               26 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/memcpy_omatrix_out_b_U0/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                          |               48 |            512 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ap_NS_fsm[12]                                                                                                                                                                                                       |                                                                                                                                                                                                                                          |               61 |            899 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_NS_fsm[60]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                          |              123 |            899 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/ap_CS_fsm_state24                                                                                                                                                                                                                               |                                                                                                                                                                                                                                          |               19 |           1024 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ChenIDct_0/inst/ap_CS_fsm_state72                                                                                                                                                                                                                                |                                                                                                                                                                                                                                          |               60 |           1024 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/BoundIDctMatrix_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                         |                                                                                                                                                                                                                                          |               25 |           1024 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/IQuantize_0/inst/inp1_buf_load_0_phi_reg_50570                                                                                                                                                                                                                   |                                                                                                                                                                                                                                          |               18 |           1027 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/tmp_54_reg_12310[0]_i_1_n_2                                                                                                                                                                              |                                                                                                                                                                                                                                          |                4 |           1051 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state39                                                                                                                                                                                        |                                                                                                                                                                                                                                          |              161 |           1184 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                     |              355 |           1240 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_CS_fsm_state38                                                                                                                                                                                        |                                                                                                                                                                                                                                          |               73 |           1824 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                          |              723 |           2361 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    26 |
| 2      |                   150 |
| 3      |                    76 |
| 4      |                   105 |
| 5      |                    52 |
| 6      |                    73 |
| 7      |                    24 |
| 8      |                   265 |
| 9      |                    28 |
| 10     |                    40 |
| 11     |                     6 |
| 12     |                     5 |
| 13     |                     2 |
| 15     |                     1 |
| 16+    |                   875 |
+--------+-----------------------+


