0.6
2019.2
Nov  6 2019
21:57:16
C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sim_1/new/FIR_test.v,1638776889,verilog,,,,FIR_test,,,,,,,,
C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sources_1/new/FIR_top.v,1638778519,verilog,,C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sources_1/new/multiplier.v,,FIR_top,,,,,,,,
C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sources_1/new/multiplier.v,1638775722,verilog,,C:/Vivado_project/ECE481/Project/FIR_8order_8bit/FIR_8order_8bit.srcs/sim_1/new/FIR_test.v,,multiplier,,,,,,,,
