

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER2_MAC'
================================================================
* Date:           Sun Mar  1 01:54:16 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.087 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     6406|     6406|  64.060 us|  64.060 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER2_MAC  |     6404|     6404|         6|          1|          1|  6400|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%accumulator = alloca i32 1" [bgn_inference.cpp:90]   --->   Operation 9 'alloca' 'accumulator' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [bgn_inference.cpp:93]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%class_idx_11 = alloca i32 1"   --->   Operation 11 'alloca' 'class_idx_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_score_12 = alloca i32 1"   --->   Operation 12 'alloca' 'max_score_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%max_score = alloca i32 1" [bgn_inference.cpp:84]   --->   Operation 13 'alloca' 'max_score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%class_idx = alloca i32 1" [bgn_inference.cpp:85]   --->   Operation 14 'alloca' 'class_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bgn_inference.cpp:88]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %hidden_out, i64 666, i64 19, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bias_l2, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %weights_l2, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten8"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln88 = store i4 0, i4 %i" [bgn_inference.cpp:88]   --->   Operation 21 'store' 'store_ln88' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln85 = store i32 0, i32 %class_idx" [bgn_inference.cpp:85]   --->   Operation 22 'store' 'store_ln85' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln84 = store i32 2147483648, i32 %max_score" [bgn_inference.cpp:84]   --->   Operation 23 'store' 'store_ln84' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln93 = store i10 0, i10 %j" [bgn_inference.cpp:93]   --->   Operation 24 'store' 'store_ln93' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln90 = store i31 0, i31 %accumulator" [bgn_inference.cpp:90]   --->   Operation 25 'store' 'store_ln90' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i13 %indvar_flatten8" [bgn_inference.cpp:88]   --->   Operation 27 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.53ns)   --->   "%icmp_ln88 = icmp_eq  i13 %indvar_flatten8_load, i13 6400" [bgn_inference.cpp:88]   --->   Operation 28 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.53ns)   --->   "%add_ln88 = add i13 %indvar_flatten8_load, i13 1" [bgn_inference.cpp:88]   --->   Operation 29 'add' 'add_ln88' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.end59, void %for.end70.exitStub" [bgn_inference.cpp:88]   --->   Operation 30 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [bgn_inference.cpp:93]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [bgn_inference.cpp:88]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.41ns)   --->   "%icmp_ln93 = icmp_eq  i10 %j_load, i10 640" [bgn_inference.cpp:93]   --->   Operation 33 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln88)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%select_ln84 = select i1 %icmp_ln93, i10 0, i10 %j_load" [bgn_inference.cpp:84]   --->   Operation 34 'select' 'select_ln84' <Predicate = (!icmp_ln88)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%add_ln88_1 = add i4 %i_load, i4 1" [bgn_inference.cpp:88]   --->   Operation 35 'add' 'add_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.83ns)   --->   "%select_ln88 = select i1 %icmp_ln93, i4 %add_ln88_1, i4 %i_load" [bgn_inference.cpp:88]   --->   Operation 36 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.41ns)   --->   "%add_ln93 = add i10 %select_ln84, i10 1" [bgn_inference.cpp:93]   --->   Operation 37 'add' 'add_ln93' <Predicate = (!icmp_ln88)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln88 = store i13 %add_ln88, i13 %indvar_flatten8" [bgn_inference.cpp:88]   --->   Operation 38 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.29>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln88 = store i4 %select_ln88, i4 %i" [bgn_inference.cpp:88]   --->   Operation 39 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln93 = store i10 %add_ln93, i10 %j" [bgn_inference.cpp:93]   --->   Operation 40 'store' 'store_ln93' <Predicate = (!icmp_ln88)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %select_ln88, i9 0" [bgn_inference.cpp:93]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln88, i7 0" [bgn_inference.cpp:93]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i11 %tmp" [bgn_inference.cpp:93]   --->   Operation 43 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_1 = add i13 %p_shl, i13 %zext_ln93" [bgn_inference.cpp:93]   --->   Operation 44 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i10 %select_ln84" [bgn_inference.cpp:93]   --->   Operation 45 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i10 %select_ln84" [bgn_inference.cpp:93]   --->   Operation 46 'zext' 'zext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i7 %hidden_out, i64 0, i64 %zext_ln93_1" [bgn_inference.cpp:96]   --->   Operation 47 'getelementptr' 'hidden_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.75ns)   --->   "%hidden_out_load = load i10 %hidden_out_addr" [bgn_inference.cpp:96]   --->   Operation 48 'load' 'hidden_out_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_2 : Operation 49 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln97 = add i13 %zext_ln93_2, i13 %add_ln93_1" [bgn_inference.cpp:97]   --->   Operation 49 'add' 'add_ln97' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i13 %add_ln97" [bgn_inference.cpp:97]   --->   Operation 50 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%weights_l2_addr = getelementptr i6 %weights_l2, i64 0, i64 %zext_ln97" [bgn_inference.cpp:97]   --->   Operation 51 'getelementptr' 'weights_l2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.77ns)   --->   "%weights_l2_load = load i13 %weights_l2_addr" [bgn_inference.cpp:97]   --->   Operation 52 'load' 'weights_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 6400> <ROM>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 53 [1/2] ( I:1.75ns O:1.75ns )   --->   "%hidden_out_load = load i10 %hidden_out_addr" [bgn_inference.cpp:96]   --->   Operation 53 'load' 'hidden_out_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_3 : Operation 54 [1/2] ( I:2.77ns O:2.77ns )   --->   "%weights_l2_load = load i13 %weights_l2_addr" [bgn_inference.cpp:97]   --->   Operation 54 'load' 'weights_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 6400> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i7 %hidden_out_load" [bgn_inference.cpp:96]   --->   Operation 55 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i6 %weights_l2_load" [bgn_inference.cpp:96]   --->   Operation 56 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (0.98ns) (grouped into DSP with root node accumulator_1)   --->   "%mul_ln96 = mul i13 %zext_ln96, i13 %sext_ln96" [bgn_inference.cpp:96]   --->   Operation 57 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 58 [2/3] (0.98ns) (grouped into DSP with root node accumulator_1)   --->   "%mul_ln96 = mul i13 %zext_ln96, i13 %sext_ln96" [bgn_inference.cpp:96]   --->   Operation 58 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%accumulator_load = load i31 %accumulator" [bgn_inference.cpp:84]   --->   Operation 59 'load' 'accumulator_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.71ns)   --->   "%select_ln84_1 = select i1 %icmp_ln93, i31 0, i31 %accumulator_load" [bgn_inference.cpp:84]   --->   Operation 60 'select' 'select_ln84_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %select_ln88" [bgn_inference.cpp:88]   --->   Operation 61 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node accumulator_1)   --->   "%mul_ln96 = mul i13 %zext_ln96, i13 %sext_ln96" [bgn_inference.cpp:96]   --->   Operation 62 'mul' 'mul_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node accumulator_1)   --->   "%sext_ln95 = sext i13 %mul_ln96" [bgn_inference.cpp:95]   --->   Operation 63 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.76ns) (root node of the DSP)   --->   "%accumulator_1 = add i31 %sext_ln95, i31 %select_ln84_1" [bgn_inference.cpp:95]   --->   Operation 64 'add' 'accumulator_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%bias_l2_addr = getelementptr i4 %bias_l2, i64 0, i64 %zext_ln88" [bgn_inference.cpp:102]   --->   Operation 65 'getelementptr' 'bias_l2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.77ns)   --->   "%bias_l2_load = load i4 %bias_l2_addr" [bgn_inference.cpp:102]   --->   Operation 66 'load' 'bias_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%class_idx_11_load = load i32 %class_idx_11"   --->   Operation 93 'load' 'class_idx_11_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %class_idx_11_out, i32 %class_idx_11_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 1.29>

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%class_idx_11_load_1 = load i32 %class_idx_11" [bgn_inference.cpp:88]   --->   Operation 67 'load' 'class_idx_11_load_1' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%max_score_12_load = load i32 %max_score_12" [bgn_inference.cpp:88]   --->   Operation 68 'load' 'max_score_12_load' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%max_score_load = load i32 %max_score" [bgn_inference.cpp:88]   --->   Operation 69 'load' 'max_score_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%class_idx_load = load i32 %class_idx" [bgn_inference.cpp:88]   --->   Operation 70 'load' 'class_idx_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER2_MAC_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6400, i64 6400, i64 6400"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.70ns)   --->   "%select_ln88_1 = select i1 %icmp_ln93, i32 %class_idx_11_load_1, i32 %class_idx_load" [bgn_inference.cpp:88]   --->   Operation 73 'select' 'select_ln88_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.70ns)   --->   "%select_ln88_2 = select i1 %icmp_ln93, i32 %max_score_12_load, i32 %max_score_load" [bgn_inference.cpp:88]   --->   Operation 74 'select' 'select_ln88_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [bgn_inference.cpp:94]   --->   Operation 75 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (1.76ns) (root node of the DSP)   --->   "%accumulator_1 = add i31 %sext_ln95, i31 %select_ln84_1" [bgn_inference.cpp:95]   --->   Operation 76 'add' 'accumulator_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i25 @_ssdm_op_PartSelect.i25.i31.i32.i32, i31 %accumulator_1, i32 6, i32 30" [bgn_inference.cpp:101]   --->   Operation 77 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i25 %trunc_ln2" [bgn_inference.cpp:102]   --->   Operation 78 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bias_l2_load = load i4 %bias_l2_addr" [bgn_inference.cpp:102]   --->   Operation 79 'load' 'bias_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i4 %bias_l2_load" [bgn_inference.cpp:101]   --->   Operation 80 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.71ns)   --->   "%final_score = add i26 %sext_ln102, i26 %sext_ln101" [bgn_inference.cpp:101]   --->   Operation 81 'add' 'final_score' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i26 %final_score" [bgn_inference.cpp:100]   --->   Operation 82 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.89ns)   --->   "%icmp_ln104 = icmp_sgt  i32 %sext_ln100, i32 %select_ln88_2" [bgn_inference.cpp:104]   --->   Operation 83 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.70ns)   --->   "%max_score_1 = select i1 %icmp_ln104, i32 %sext_ln100, i32 %select_ln88_2" [bgn_inference.cpp:104]   --->   Operation 84 'select' 'max_score_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i4 %select_ln88" [bgn_inference.cpp:104]   --->   Operation 85 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.70ns)   --->   "%class_idx_1 = select i1 %icmp_ln104, i32 %zext_ln104, i32 %select_ln88_1" [bgn_inference.cpp:104]   --->   Operation 86 'select' 'class_idx_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln85 = store i32 %select_ln88_1, i32 %class_idx" [bgn_inference.cpp:85]   --->   Operation 87 'store' 'store_ln85' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 88 [1/1] (1.29ns)   --->   "%store_ln84 = store i32 %select_ln88_2, i32 %max_score" [bgn_inference.cpp:84]   --->   Operation 88 'store' 'store_ln84' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln104 = store i32 %max_score_1, i32 %max_score_12" [bgn_inference.cpp:104]   --->   Operation 89 'store' 'store_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln104 = store i32 %class_idx_1, i32 %class_idx_11" [bgn_inference.cpp:104]   --->   Operation 90 'store' 'store_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln90 = store i31 %accumulator_1, i31 %accumulator" [bgn_inference.cpp:90]   --->   Operation 91 'store' 'store_ln90' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc57" [bgn_inference.cpp:93]   --->   Operation 92 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hidden_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ class_idx_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weights_l2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_l2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accumulator           (alloca           ) [ 0111111]
j                     (alloca           ) [ 0100000]
class_idx_11          (alloca           ) [ 0111111]
max_score_12          (alloca           ) [ 0111111]
max_score             (alloca           ) [ 0111111]
class_idx             (alloca           ) [ 0111111]
i                     (alloca           ) [ 0100000]
indvar_flatten8       (alloca           ) [ 0100000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln88            (store            ) [ 0000000]
store_ln85            (store            ) [ 0000000]
store_ln84            (store            ) [ 0000000]
store_ln93            (store            ) [ 0000000]
store_ln90            (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten8_load  (load             ) [ 0000000]
icmp_ln88             (icmp             ) [ 0111110]
add_ln88              (add              ) [ 0000000]
br_ln88               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
i_load                (load             ) [ 0000000]
icmp_ln93             (icmp             ) [ 0111111]
select_ln84           (select           ) [ 0110000]
add_ln88_1            (add              ) [ 0000000]
select_ln88           (select           ) [ 0111111]
add_ln93              (add              ) [ 0000000]
store_ln88            (store            ) [ 0000000]
store_ln88            (store            ) [ 0000000]
store_ln93            (store            ) [ 0000000]
p_shl                 (bitconcatenate   ) [ 0000000]
tmp                   (bitconcatenate   ) [ 0000000]
zext_ln93             (zext             ) [ 0000000]
add_ln93_1            (add              ) [ 0000000]
zext_ln93_1           (zext             ) [ 0000000]
zext_ln93_2           (zext             ) [ 0000000]
hidden_out_addr       (getelementptr    ) [ 0101000]
add_ln97              (add              ) [ 0000000]
zext_ln97             (zext             ) [ 0000000]
weights_l2_addr       (getelementptr    ) [ 0101000]
hidden_out_load       (load             ) [ 0000000]
weights_l2_load       (load             ) [ 0000000]
zext_ln96             (zext             ) [ 0100110]
sext_ln96             (sext             ) [ 0100110]
accumulator_load      (load             ) [ 0000000]
select_ln84_1         (select           ) [ 0100001]
zext_ln88             (zext             ) [ 0000000]
mul_ln96              (mul              ) [ 0000000]
sext_ln95             (sext             ) [ 0100001]
bias_l2_addr          (getelementptr    ) [ 0100001]
class_idx_11_load_1   (load             ) [ 0000000]
max_score_12_load     (load             ) [ 0000000]
max_score_load        (load             ) [ 0000000]
class_idx_load        (load             ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
select_ln88_1         (select           ) [ 0000000]
select_ln88_2         (select           ) [ 0000000]
specpipeline_ln94     (specpipeline     ) [ 0000000]
accumulator_1         (add              ) [ 0000000]
trunc_ln2             (partselect       ) [ 0000000]
sext_ln102            (sext             ) [ 0000000]
bias_l2_load          (load             ) [ 0000000]
sext_ln101            (sext             ) [ 0000000]
final_score           (add              ) [ 0000000]
sext_ln100            (sext             ) [ 0000000]
icmp_ln104            (icmp             ) [ 0000000]
max_score_1           (select           ) [ 0000000]
zext_ln104            (zext             ) [ 0000000]
class_idx_1           (select           ) [ 0000000]
store_ln85            (store            ) [ 0000000]
store_ln84            (store            ) [ 0000000]
store_ln104           (store            ) [ 0000000]
store_ln104           (store            ) [ 0000000]
store_ln90            (store            ) [ 0000000]
br_ln93               (br               ) [ 0000000]
class_idx_11_load     (load             ) [ 0000000]
write_ln0             (write            ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hidden_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_out"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="class_idx_11_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="class_idx_11_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_l2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_l2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_l2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_l2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER2_MAC_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="accumulator_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulator/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="class_idx_11_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="class_idx_11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="max_score_12_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_score_12/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="max_score_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_score/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="class_idx_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="class_idx/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="hidden_out_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hidden_out_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hidden_out_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weights_l2_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="13" slack="0"/>
<pin id="132" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_l2_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_l2_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bias_l2_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l2_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_l2_load/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="13" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln88_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln85_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln84_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln93_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln90_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="31" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten8_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten8_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln88_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="12" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln88_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="j_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln93_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln84_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="10" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln88_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln88_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln93_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln88_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="0" index="1" bw="13" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln88_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln93_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="10" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_shl_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="13" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="1"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="1"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln93_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln93_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln93_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln93_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="1"/>
<pin id="284" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93_2/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln97_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="13" slack="0"/>
<pin id="288" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln97_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln96_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln96_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln96/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="accumulator_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="4"/>
<pin id="306" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulator_load/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln84_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="4"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="31" slack="0"/>
<pin id="311" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln88_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="4"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="class_idx_11_load_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="5"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_11_load_1/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="max_score_12_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="5"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_score_12_load/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="max_score_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="5"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_score_load/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="class_idx_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="5"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_load/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln88_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="5"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88_1/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln88_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="5"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88_2/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="25" slack="0"/>
<pin id="346" dir="0" index="1" bw="31" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln102_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="25" slack="0"/>
<pin id="355" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln101_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="final_score_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="25" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="final_score/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln100_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="26" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln104_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="26" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="max_score_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="26" slack="0"/>
<pin id="380" dir="0" index="2" bw="32" slack="0"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_score_1/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln104_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="5"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="class_idx_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="0" index="2" bw="32" slack="0"/>
<pin id="392" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="class_idx_1/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln85_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="5"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln84_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="5"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln104_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="5"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln104_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="5"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln90_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="0" index="1" bw="31" slack="5"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="class_idx_11_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="4"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="class_idx_11_load/5 "/>
</bind>
</comp>

<comp id="424" class="1007" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="0" index="2" bw="31" slack="0"/>
<pin id="428" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln96/3 sext_ln95/5 accumulator_1/5 "/>
</bind>
</comp>

<comp id="434" class="1005" name="accumulator_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="accumulator "/>
</bind>
</comp>

<comp id="441" class="1005" name="j_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="448" class="1005" name="class_idx_11_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="4"/>
<pin id="450" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="class_idx_11 "/>
</bind>
</comp>

<comp id="455" class="1005" name="max_score_12_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="5"/>
<pin id="457" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="max_score_12 "/>
</bind>
</comp>

<comp id="461" class="1005" name="max_score_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_score "/>
</bind>
</comp>

<comp id="468" class="1005" name="class_idx_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="class_idx "/>
</bind>
</comp>

<comp id="475" class="1005" name="i_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="482" class="1005" name="indvar_flatten8_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="0"/>
<pin id="484" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten8 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln88_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="4"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln93_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="4"/>
<pin id="495" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln84_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84 "/>
</bind>
</comp>

<comp id="506" class="1005" name="select_ln88_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

<comp id="514" class="1005" name="hidden_out_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="1"/>
<pin id="516" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hidden_out_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="weights_l2_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="13" slack="1"/>
<pin id="521" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weights_l2_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="zext_ln96_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="13" slack="1"/>
<pin id="526" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96 "/>
</bind>
</comp>

<comp id="529" class="1005" name="sext_ln96_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="1"/>
<pin id="531" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln96 "/>
</bind>
</comp>

<comp id="534" class="1005" name="select_ln84_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="31" slack="1"/>
<pin id="536" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="bias_l2_addr_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="1"/>
<pin id="541" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_l2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="199" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="202" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="205" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="202" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="211" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="193" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="225" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="233" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="254" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="272" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="299"><net_src comp="122" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="135" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="335"><net_src comp="318" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="321" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="324" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="70" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="356"><net_src comp="344" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="148" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="353" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="337" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="367" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="337" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="393"><net_src comp="371" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="330" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="330" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="337" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="377" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="388" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="429"><net_src comp="296" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="300" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="307" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="433"><net_src comp="424" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="437"><net_src comp="76" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="444"><net_src comp="80" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="451"><net_src comp="84" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="458"><net_src comp="88" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="464"><net_src comp="92" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="467"><net_src comp="461" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="471"><net_src comp="96" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="478"><net_src comp="100" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="485"><net_src comp="104" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="492"><net_src comp="187" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="205" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="503"><net_src comp="211" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="509"><net_src comp="225" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="517"><net_src comp="115" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="522"><net_src comp="128" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="527"><net_src comp="296" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="532"><net_src comp="300" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="537"><net_src comp="307" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="542"><net_src comp="141" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: class_idx_11_out | {5 }
 - Input state : 
	Port: bgn_inference_Pipeline_LAYER2_MAC : hidden_out | {2 3 }
	Port: bgn_inference_Pipeline_LAYER2_MAC : weights_l2 | {2 3 }
	Port: bgn_inference_Pipeline_LAYER2_MAC : bias_l2 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln88 : 1
		store_ln85 : 1
		store_ln84 : 1
		store_ln93 : 1
		store_ln90 : 1
		indvar_flatten8_load : 1
		icmp_ln88 : 2
		add_ln88 : 2
		br_ln88 : 3
		j_load : 1
		i_load : 1
		icmp_ln93 : 2
		select_ln84 : 3
		add_ln88_1 : 2
		select_ln88 : 3
		add_ln93 : 4
		store_ln88 : 3
		store_ln88 : 4
		store_ln93 : 5
	State 2
		zext_ln93 : 1
		add_ln93_1 : 2
		hidden_out_addr : 1
		hidden_out_load : 2
		add_ln97 : 3
		zext_ln97 : 4
		weights_l2_addr : 5
		weights_l2_load : 6
	State 3
		zext_ln96 : 1
		sext_ln96 : 1
		mul_ln96 : 2
	State 4
	State 5
		select_ln84_1 : 1
		sext_ln95 : 1
		accumulator_1 : 2
		bias_l2_addr : 1
		bias_l2_load : 2
		write_ln0 : 1
	State 6
		select_ln88_1 : 1
		select_ln88_2 : 1
		trunc_ln2 : 1
		sext_ln102 : 2
		sext_ln101 : 1
		final_score : 3
		sext_ln100 : 4
		icmp_ln104 : 5
		max_score_1 : 6
		class_idx_1 : 6
		store_ln85 : 2
		store_ln84 : 2
		store_ln104 : 7
		store_ln104 : 7
		store_ln90 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln84_fu_211   |    0    |    0    |    10   |
|          |   select_ln88_fu_225   |    0    |    0    |    4    |
|          |  select_ln84_1_fu_307  |    0    |    0    |    31   |
|  select  |  select_ln88_1_fu_330  |    0    |    0    |    32   |
|          |  select_ln88_2_fu_337  |    0    |    0    |    32   |
|          |   max_score_1_fu_377   |    0    |    0    |    32   |
|          |   class_idx_1_fu_388   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln88_fu_193    |    0    |    0    |    13   |
|          |    add_ln88_1_fu_219   |    0    |    0    |    6    |
|    add   |     add_ln93_fu_233    |    0    |    0    |    10   |
|          |    add_ln93_1_fu_272   |    0    |    0    |    13   |
|          |     add_ln97_fu_285    |    0    |    0    |    13   |
|          |   final_score_fu_361   |    0    |    0    |    25   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln88_fu_187    |    0    |    0    |    13   |
|   icmp   |    icmp_ln93_fu_205    |    0    |    0    |    10   |
|          |    icmp_ln104_fu_371   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_424       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_108 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_254      |    0    |    0    |    0    |
|          |       tmp_fu_261       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln93_fu_268    |    0    |    0    |    0    |
|          |   zext_ln93_1_fu_278   |    0    |    0    |    0    |
|          |   zext_ln93_2_fu_282   |    0    |    0    |    0    |
|   zext   |    zext_ln97_fu_291    |    0    |    0    |    0    |
|          |    zext_ln96_fu_296    |    0    |    0    |    0    |
|          |    zext_ln88_fu_314    |    0    |    0    |    0    |
|          |    zext_ln104_fu_385   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln96_fu_300    |    0    |    0    |    0    |
|   sext   |    sext_ln102_fu_353   |    0    |    0    |    0    |
|          |    sext_ln101_fu_357   |    0    |    0    |    0    |
|          |    sext_ln100_fu_367   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    trunc_ln2_fu_344    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |   308   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  accumulator_reg_434  |   31   |
|  bias_l2_addr_reg_539 |    4   |
|  class_idx_11_reg_448 |   32   |
|   class_idx_reg_468   |   32   |
|hidden_out_addr_reg_514|   10   |
|       i_reg_475       |    4   |
|   icmp_ln88_reg_489   |    1   |
|   icmp_ln93_reg_493   |    1   |
|indvar_flatten8_reg_482|   13   |
|       j_reg_441       |   10   |
|  max_score_12_reg_455 |   32   |
|   max_score_reg_461   |   32   |
| select_ln84_1_reg_534 |   31   |
|  select_ln84_reg_500  |   10   |
|  select_ln88_reg_506  |    4   |
|   sext_ln96_reg_529   |   13   |
|weights_l2_addr_reg_519|   13   |
|   zext_ln96_reg_524   |   13   |
+-----------------------+--------+
|         Total         |   286  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_135 |  p0  |   2  |  13  |   26   ||    0    ||    9    |
| grp_access_fu_148 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_424    |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_424    |  p1  |   3  |   6  |   18   ||    0    ||    13   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   86   || 6.51707 ||    0    ||    49   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   308  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   49   |
|  Register |    -   |    -   |   286  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   286  |   357  |
+-----------+--------+--------+--------+--------+
