--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 562 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.434ns.
--------------------------------------------------------------------------------

Paths for end point display/v_count_8 (SLICE_X8Y12.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          display/v_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to display/v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.408   display/v_count<0>
                                                       display/v_count_0
    SLICE_X8Y13.D3       net (fanout=6)        1.429   display/v_count<0>
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X8Y12.SR       net (fanout=4)        0.580   display/_n0073
    SLICE_X8Y12.CLK      Tsrck                 0.444   display/v_count<9>
                                                       display/v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.262ns logic, 2.127ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          display/v_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.827ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.264 - 0.268)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to display/v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.BQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_2
    SLICE_X8Y13.D5       net (fanout=7)        0.867   display/v_count<2>
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X8Y12.SR       net (fanout=4)        0.580   display/_n0073
    SLICE_X8Y12.CLK      Tsrck                 0.444   display/v_count<9>
                                                       display/v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (1.262ns logic, 1.565ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_15 (FF)
  Destination:          display/v_count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.730ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.264 - 0.291)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_15 to display/v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.BQ       Tcko                  0.447   cnt_15
                                                       cnt_15
    SLICE_X8Y13.D1       net (fanout=19)       0.731   cnt_15
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X8Y12.SR       net (fanout=4)        0.580   display/_n0073
    SLICE_X8Y12.CLK      Tsrck                 0.444   display/v_count<9>
                                                       display/v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (1.301ns logic, 1.429ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_9 (SLICE_X8Y12.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          display/v_count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to display/v_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.408   display/v_count<0>
                                                       display/v_count_0
    SLICE_X8Y13.D3       net (fanout=6)        1.429   display/v_count<0>
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X8Y12.SR       net (fanout=4)        0.580   display/_n0073
    SLICE_X8Y12.CLK      Tsrck                 0.421   display/v_count<9>
                                                       display/v_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.239ns logic, 2.127ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          display/v_count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.264 - 0.268)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to display/v_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.BQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_2
    SLICE_X8Y13.D5       net (fanout=7)        0.867   display/v_count<2>
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X8Y12.SR       net (fanout=4)        0.580   display/_n0073
    SLICE_X8Y12.CLK      Tsrck                 0.421   display/v_count<9>
                                                       display/v_count_9
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.239ns logic, 1.565ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_15 (FF)
  Destination:          display/v_count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.264 - 0.291)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_15 to display/v_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.BQ       Tcko                  0.447   cnt_15
                                                       cnt_15
    SLICE_X8Y13.D1       net (fanout=19)       0.731   cnt_15
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X8Y12.SR       net (fanout=4)        0.580   display/_n0073
    SLICE_X8Y12.CLK      Tsrck                 0.421   display/v_count<9>
                                                       display/v_count_9
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (1.278ns logic, 1.429ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_2 (SLICE_X12Y13.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.322ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.254 - 0.279)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.AQ       Tcko                  0.408   display/v_count<0>
                                                       display/v_count_0
    SLICE_X8Y13.D3       net (fanout=6)        1.429   display/v_count<0>
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X12Y13.SR      net (fanout=4)        0.502   display/_n0073
    SLICE_X12Y13.CLK     Tsrck                 0.455   display/v_count<4>
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (1.273ns logic, 2.049ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.BQ      Tcko                  0.408   display/v_count<4>
                                                       display/v_count_2
    SLICE_X8Y13.D5       net (fanout=7)        0.867   display/v_count<2>
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X12Y13.SR      net (fanout=4)        0.502   display/_n0073
    SLICE_X12Y13.CLK     Tsrck                 0.455   display/v_count<4>
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (1.273ns logic, 1.487ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_15 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.254 - 0.291)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_15 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y13.BQ       Tcko                  0.447   cnt_15
                                                       cnt_15
    SLICE_X8Y13.D1       net (fanout=19)       0.731   cnt_15
    SLICE_X8Y13.D        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073_SW0
    SLICE_X8Y13.C6       net (fanout=1)        0.118   N3
    SLICE_X8Y13.C        Tilo                  0.205   display/v_count<0>
                                                       display/_n0073
    SLICE_X12Y13.SR      net (fanout=4)        0.502   display/_n0073
    SLICE_X12Y13.CLK     Tsrck                 0.455   display/v_count<4>
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (1.312ns logic, 1.351ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point display/v_count_4 (SLICE_X12Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_4 (FF)
  Destination:          display/v_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_4 to display/v_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.DQ      Tcko                  0.200   display/v_count<4>
                                                       display/v_count_4
    SLICE_X12Y13.D6      net (fanout=5)        0.030   display/v_count<4>
    SLICE_X12Y13.CLK     Tah         (-Th)    -0.190   display/v_count<4>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT5
                                                       display/v_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_8 (SLICE_X8Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_8 (FF)
  Destination:          display/v_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_8 to display/v_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.200   display/v_count<9>
                                                       display/v_count_8
    SLICE_X8Y12.A6       net (fanout=4)        0.034   display/v_count<8>
    SLICE_X8Y12.CLK      Tah         (-Th)    -0.190   display/v_count<9>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT91
                                                       display/v_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_7 (SLICE_X9Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_7 (FF)
  Destination:          display/v_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_7 to display/v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y13.DQ       Tcko                  0.198   display/v_count<7>
                                                       display/v_count_7
    SLICE_X9Y13.D6       net (fanout=5)        0.031   display/v_count<7>
    SLICE_X9Y13.CLK      Tah         (-Th)    -0.215   display/v_count<7>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT81
                                                       display/v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/v_count<9>/CLK
  Logical resource: display/v_count_8/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/v_count<9>/CLK
  Logical resource: display/v_count_9/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.434|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 562 paths, 0 nets, and 208 connections

Design statistics:
   Minimum period:   3.434ns{1}   (Maximum frequency: 291.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 20 13:11:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



