
SAUVC_T1_T8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ade4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  0800af78  0800af78  0000bf78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b45c  0800b45c  0000d1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b45c  0800b45c  0000c45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b464  0800b464  0000d1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b464  0800b464  0000c464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b468  0800b468  0000c468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800b46c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1f0  2**0
                  CONTENTS
 10 .bss          00001e10  200001f0  200001f0  0000d1f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20002000  20002000  0000d1f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b99d  00000000  00000000  0000d220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000434e  00000000  00000000  00028bbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000ec17  00000000  00000000  0002cf0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001018  00000000  00000000  0003bb28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000170b  00000000  00000000  0003cb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000252d6  00000000  00000000  0003e24b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002166a  00000000  00000000  00063521  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dba6b  00000000  00000000  00084b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001605f6  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000426c  00000000  00000000  0016063c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005f  00000000  00000000  001648a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af5c 	.word	0x0800af5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800af5c 	.word	0x0800af5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001020:	b500      	push	{lr}

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001022:	4821      	ldr	r0, [pc, #132]	@ (80010a8 <MX_ADC1_Init+0x88>)
 8001024:	4921      	ldr	r1, [pc, #132]	@ (80010ac <MX_ADC1_Init+0x8c>)
{
 8001026:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8001028:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
 800102a:	2201      	movs	r2, #1
  hadc1.Instance = ADC1;
 800102c:	6001      	str	r1, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800102e:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  ADC_ChannelConfTypeDef sConfig = {0};
 8001032:	e9cd 3300 	strd	r3, r3, [sp]
 8001036:	e9cd 3302 	strd	r3, r3, [sp, #8]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800103a:	e9c0 1301 	strd	r1, r3, [r0, #4]
  hadc1.Init.ScanConvMode = ENABLE;
 800103e:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001040:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001042:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001046:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 2;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001048:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.NbrOfConversion = 2;
 800104c:	2302      	movs	r3, #2
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800104e:	6142      	str	r2, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001050:	4a17      	ldr	r2, [pc, #92]	@ (80010b0 <MX_ADC1_Init+0x90>)
  hadc1.Init.NbrOfConversion = 2;
 8001052:	61c3      	str	r3, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001054:	2300      	movs	r3, #0
 8001056:	e9c0 230a 	strd	r2, r3, [r0, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800105a:	f003 f9db 	bl	8004414 <HAL_ADC_Init>
 800105e:	b9a0      	cbnz	r0, 800108a <MX_ADC1_Init+0x6a>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001060:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 80010a0 <MX_ADC1_Init+0x80>
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001064:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001066:	4810      	ldr	r0, [pc, #64]	@ (80010a8 <MX_ADC1_Init+0x88>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001068:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800106a:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_0;
 800106c:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001070:	f003 fc08 	bl	8004884 <HAL_ADC_ConfigChannel>
 8001074:	b988      	cbnz	r0, 800109a <MX_ADC1_Init+0x7a>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8001076:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001078:	480b      	ldr	r0, [pc, #44]	@ (80010a8 <MX_ADC1_Init+0x88>)
  sConfig.Rank = 2;
 800107a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107c:	4669      	mov	r1, sp
 800107e:	f003 fc01 	bl	8004884 <HAL_ADC_ConfigChannel>
 8001082:	b928      	cbnz	r0, 8001090 <MX_ADC1_Init+0x70>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001084:	b005      	add	sp, #20
 8001086:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800108a:	f002 fca7 	bl	80039dc <Error_Handler>
 800108e:	e7e7      	b.n	8001060 <MX_ADC1_Init+0x40>
    Error_Handler();
 8001090:	f002 fca4 	bl	80039dc <Error_Handler>
}
 8001094:	b005      	add	sp, #20
 8001096:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800109a:	f002 fc9f 	bl	80039dc <Error_Handler>
 800109e:	e7ea      	b.n	8001076 <MX_ADC1_Init+0x56>
 80010a0:	00000000 	.word	0x00000000
 80010a4:	00000001 	.word	0x00000001
 80010a8:	20000270 	.word	0x20000270
 80010ac:	40012000 	.word	0x40012000
 80010b0:	0f000001 	.word	0x0f000001

080010b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010b4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 80010b6:	4b29      	ldr	r3, [pc, #164]	@ (800115c <HAL_ADC_MspInit+0xa8>)
 80010b8:	6802      	ldr	r2, [r0, #0]
{
 80010ba:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010bc:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 80010be:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80010c4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80010c8:	9406      	str	r4, [sp, #24]
  if(adcHandle->Instance==ADC1)
 80010ca:	d001      	beq.n	80010d0 <HAL_ADC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010cc:	b008      	add	sp, #32
 80010ce:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010d0:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 80010d4:	9400      	str	r4, [sp, #0]
 80010d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 80010d8:	4e21      	ldr	r6, [pc, #132]	@ (8001160 <HAL_ADC_MspInit+0xac>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80010de:	645a      	str	r2, [r3, #68]	@ 0x44
 80010e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80010e2:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80010e6:	9200      	str	r2, [sp, #0]
 80010e8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ea:	9401      	str	r4, [sp, #4]
 80010ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80010ee:	f042 0201 	orr.w	r2, r2, #1
 80010f2:	631a      	str	r2, [r3, #48]	@ 0x30
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = ANALOG1_Pin|ANALOG_2_Pin;
 80010fc:	2205      	movs	r2, #5
 80010fe:	2303      	movs	r3, #3
 8001100:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	a902      	add	r1, sp, #8
 8001104:	4817      	ldr	r0, [pc, #92]	@ (8001164 <HAL_ADC_MspInit+0xb0>)
    GPIO_InitStruct.Pin = ANALOG1_Pin|ANALOG_2_Pin;
 8001106:	e9cd 2302 	strd	r2, r3, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110c:	f003 fedc 	bl	8004ec8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001110:	4a15      	ldr	r2, [pc, #84]	@ (8001168 <HAL_ADC_MspInit+0xb4>)
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001112:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001114:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001118:	e9c6 2400 	strd	r2, r4, [r6]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800111c:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800111e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001122:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001126:	e9c6 2305 	strd	r2, r3, [r6, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800112a:	4630      	mov	r0, r6
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800112c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001130:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001134:	e9c6 4307 	strd	r4, r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001138:	f003 fcc4 	bl	8004ac4 <HAL_DMA_Init>
 800113c:	b958      	cbnz	r0, 8001156 <HAL_ADC_MspInit+0xa2>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800113e:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001140:	63ae      	str	r6, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001142:	4611      	mov	r1, r2
 8001144:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001146:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001148:	f003 fc58 	bl	80049fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800114c:	2012      	movs	r0, #18
 800114e:	f003 fc91 	bl	8004a74 <HAL_NVIC_EnableIRQ>
}
 8001152:	b008      	add	sp, #32
 8001154:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001156:	f002 fc41 	bl	80039dc <Error_Handler>
 800115a:	e7f0      	b.n	800113e <HAL_ADC_MspInit+0x8a>
 800115c:	40012000 	.word	0x40012000
 8001160:	2000020c 	.word	0x2000020c
 8001164:	40020000 	.word	0x40020000
 8001168:	40026410 	.word	0x40026410

0800116c <ByteProtocol_Init>:
        ring_tail = (ring_tail + PACKET_SIZE) % RING_BUFFER_SIZE;
    }
}


void ByteProtocol_Init(void) {
 800116c:	b570      	push	{r4, r5, r6, lr}
    memset(rx_dma_buffer, 0, sizeof(rx_dma_buffer));
 800116e:	4c0c      	ldr	r4, [pc, #48]	@ (80011a0 <ByteProtocol_Init+0x34>)
    ring_head = ring_tail = 0;
    packet_count = 0;
 8001170:	4e0c      	ldr	r6, [pc, #48]	@ (80011a4 <ByteProtocol_Init+0x38>)
    memset(rx_dma_buffer, 0, sizeof(rx_dma_buffer));
 8001172:	2580      	movs	r5, #128	@ 0x80
 8001174:	462a      	mov	r2, r5
 8001176:	2100      	movs	r1, #0
 8001178:	4620      	mov	r0, r4
 800117a:	f006 fb14 	bl	80077a6 <memset>
    ring_head = ring_tail = 0;
 800117e:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <ByteProtocol_Init+0x3c>)
 8001180:	480a      	ldr	r0, [pc, #40]	@ (80011ac <ByteProtocol_Init+0x40>)
 8001182:	2300      	movs	r3, #0
 8001184:	8013      	strh	r3, [r2, #0]
    error_count = 0;
    bytes_received = 0;

    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001186:	4621      	mov	r1, r4
    ring_head = ring_tail = 0;
 8001188:	8003      	strh	r3, [r0, #0]
    bytes_received = 0;
 800118a:	4c09      	ldr	r4, [pc, #36]	@ (80011b0 <ByteProtocol_Init+0x44>)
    error_count = 0;
 800118c:	4809      	ldr	r0, [pc, #36]	@ (80011b4 <ByteProtocol_Init+0x48>)
    packet_count = 0;
 800118e:	6033      	str	r3, [r6, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001190:	462a      	mov	r2, r5
    error_count = 0;
 8001192:	6003      	str	r3, [r0, #0]
    bytes_received = 0;
 8001194:	6023      	str	r3, [r4, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001196:	4808      	ldr	r0, [pc, #32]	@ (80011b8 <ByteProtocol_Init+0x4c>)
}
 8001198:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 800119c:	f005 bb4a 	b.w	8006834 <HAL_UARTEx_ReceiveToIdle_DMA>
 80011a0:	200003c8 	.word	0x200003c8
 80011a4:	200002c0 	.word	0x200002c0
 80011a8:	200002c4 	.word	0x200002c4
 80011ac:	200002c6 	.word	0x200002c6
 80011b0:	200002b8 	.word	0x200002b8
 80011b4:	200002bc 	.word	0x200002bc
 80011b8:	20001e68 	.word	0x20001e68

080011bc <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
    if (huart->Instance != USART1) return;
 80011bc:	4bb4      	ldr	r3, [pc, #720]	@ (8001490 <HAL_UARTEx_RxEventCallback+0x2d4>)
 80011be:	6802      	ldr	r2, [r0, #0]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d000      	beq.n	80011c6 <HAL_UARTEx_RxEventCallback+0xa>
 80011c4:	4770      	bx	lr
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80011c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bytes_received += Size;
 80011ca:	4ab2      	ldr	r2, [pc, #712]	@ (8001494 <HAL_UARTEx_RxEventCallback+0x2d8>)
    if (ring_head >= ring_tail) return ring_head - ring_tail;
 80011cc:	4fb2      	ldr	r7, [pc, #712]	@ (8001498 <HAL_UARTEx_RxEventCallback+0x2dc>)
    bytes_received += Size;
 80011ce:	6813      	ldr	r3, [r2, #0]
    if (ring_head >= ring_tail) return ring_head - ring_tail;
 80011d0:	f8df 82d4 	ldr.w	r8, [pc, #724]	@ 80014a8 <HAL_UARTEx_RxEventCallback+0x2ec>
    bytes_received += Size;
 80011d4:	440b      	add	r3, r1
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80011d6:	b08d      	sub	sp, #52	@ 0x34
    bytes_received += Size;
 80011d8:	6013      	str	r3, [r2, #0]
    if (ring_head >= ring_tail) return ring_head - ring_tail;
 80011da:	883a      	ldrh	r2, [r7, #0]
 80011dc:	f8b8 3000 	ldrh.w	r3, [r8]
 80011e0:	b292      	uxth	r2, r2
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	429a      	cmp	r2, r3
 80011e6:	883b      	ldrh	r3, [r7, #0]
 80011e8:	f8b8 2000 	ldrh.w	r2, [r8]
    return RING_BUFFER_SIZE - ring_tail + ring_head;
 80011ec:	bf3c      	itt	cc
 80011ee:	b29b      	uxthcc	r3, r3
 80011f0:	f503 7380 	addcc.w	r3, r3, #256	@ 0x100
 80011f4:	1a9b      	subs	r3, r3, r2
 80011f6:	b29b      	uxth	r3, r3
    return RING_BUFFER_SIZE - ring_available() - 1;
 80011f8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
    if (len > ring_free()) {
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4299      	cmp	r1, r3
 8001200:	d841      	bhi.n	8001286 <HAL_UARTEx_RxEventCallback+0xca>
    for (uint16_t i = 0; i < len; i++) {
 8001202:	b199      	cbz	r1, 800122c <HAL_UARTEx_RxEventCallback+0x70>
 8001204:	48a5      	ldr	r0, [pc, #660]	@ (800149c <HAL_UARTEx_RxEventCallback+0x2e0>)
 8001206:	4da6      	ldr	r5, [pc, #664]	@ (80014a0 <HAL_UARTEx_RxEventCallback+0x2e4>)
 8001208:	4401      	add	r1, r0
        if (ring_head == RING_BUFFER_SIZE) ring_head = 0;
 800120a:	2600      	movs	r6, #0
        ring_buffer[ring_head++] = data[i];
 800120c:	883b      	ldrh	r3, [r7, #0]
 800120e:	f810 4b01 	ldrb.w	r4, [r0], #1
 8001212:	b29b      	uxth	r3, r3
 8001214:	1c5a      	adds	r2, r3, #1
 8001216:	b292      	uxth	r2, r2
 8001218:	803a      	strh	r2, [r7, #0]
        if (ring_head == RING_BUFFER_SIZE) ring_head = 0;
 800121a:	883a      	ldrh	r2, [r7, #0]
        ring_buffer[ring_head++] = data[i];
 800121c:	54ec      	strb	r4, [r5, r3]
        if (ring_head == RING_BUFFER_SIZE) ring_head = 0;
 800121e:	b293      	uxth	r3, r2
 8001220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001224:	bf08      	it	eq
 8001226:	803e      	strheq	r6, [r7, #0]
    for (uint16_t i = 0; i < len; i++) {
 8001228:	4281      	cmp	r1, r0
 800122a:	d1ef      	bne.n	800120c <HAL_UARTEx_RxEventCallback+0x50>
        if (ring_buffer[h1_idx] != HEADER_BYTE_1 || ring_buffer[h2_idx] != HEADER_BYTE_2) {
 800122c:	f8df 9270 	ldr.w	r9, [pc, #624]	@ 80014a0 <HAL_UARTEx_RxEventCallback+0x2e4>
 8001230:	f10d 062b 	add.w	r6, sp, #43	@ 0x2b
    if (ring_head >= ring_tail) return ring_head - ring_tail;
 8001234:	883a      	ldrh	r2, [r7, #0]
 8001236:	f8b8 3000 	ldrh.w	r3, [r8]
 800123a:	b292      	uxth	r2, r2
 800123c:	b29b      	uxth	r3, r3
 800123e:	429a      	cmp	r2, r3
 8001240:	883b      	ldrh	r3, [r7, #0]
 8001242:	f8b8 2000 	ldrh.w	r2, [r8]
    return RING_BUFFER_SIZE - ring_tail + ring_head;
 8001246:	bf3c      	itt	cc
 8001248:	b29b      	uxthcc	r3, r3
 800124a:	f503 7380 	addcc.w	r3, r3, #256	@ 0x100
 800124e:	1a9b      	subs	r3, r3, r2
 8001250:	b29b      	uxth	r3, r3
    while (ring_available() >= PACKET_SIZE) {
 8001252:	2b10      	cmp	r3, #16
 8001254:	f240 816f 	bls.w	8001536 <HAL_UARTEx_RxEventCallback+0x37a>
        uint16_t h1_idx = ring_tail;
 8001258:	f8b8 2000 	ldrh.w	r2, [r8]
        uint16_t h2_idx = (ring_tail + 1) % RING_BUFFER_SIZE;
 800125c:	f8b8 3000 	ldrh.w	r3, [r8]
        uint16_t h1_idx = ring_tail;
 8001260:	b292      	uxth	r2, r2
        uint16_t h2_idx = (ring_tail + 1) % RING_BUFFER_SIZE;
 8001262:	b29b      	uxth	r3, r3
        if (ring_buffer[h1_idx] != HEADER_BYTE_1 || ring_buffer[h2_idx] != HEADER_BYTE_2) {
 8001264:	f819 2002 	ldrb.w	r2, [r9, r2]
 8001268:	2aff      	cmp	r2, #255	@ 0xff
 800126a:	d105      	bne.n	8001278 <HAL_UARTEx_RxEventCallback+0xbc>
        uint16_t h2_idx = (ring_tail + 1) % RING_BUFFER_SIZE;
 800126c:	3301      	adds	r3, #1
 800126e:	b2db      	uxtb	r3, r3
        if (ring_buffer[h1_idx] != HEADER_BYTE_1 || ring_buffer[h2_idx] != HEADER_BYTE_2) {
 8001270:	f819 3003 	ldrb.w	r3, [r9, r3]
 8001274:	2bfd      	cmp	r3, #253	@ 0xfd
 8001276:	d00b      	beq.n	8001290 <HAL_UARTEx_RxEventCallback+0xd4>
            ring_tail = (ring_tail + 1) % RING_BUFFER_SIZE;
 8001278:	f8b8 3000 	ldrh.w	r3, [r8]
 800127c:	3301      	adds	r3, #1
 800127e:	b2db      	uxtb	r3, r3
 8001280:	f8a8 3000 	strh.w	r3, [r8]
            continue;
 8001284:	e7d6      	b.n	8001234 <HAL_UARTEx_RxEventCallback+0x78>
        error_count++;
 8001286:	4a87      	ldr	r2, [pc, #540]	@ (80014a4 <HAL_UARTEx_RxEventCallback+0x2e8>)
 8001288:	6813      	ldr	r3, [r2, #0]
 800128a:	3301      	adds	r3, #1
 800128c:	6013      	str	r3, [r2, #0]
        return;
 800128e:	e7cd      	b.n	800122c <HAL_UARTEx_RxEventCallback+0x70>
            packet[i] = ring_buffer[(ring_tail + i) % RING_BUFFER_SIZE];
 8001290:	f8b8 3000 	ldrh.w	r3, [r8]
 8001294:	b2db      	uxtb	r3, r3
 8001296:	f10d 001d 	add.w	r0, sp, #29
 800129a:	f819 3003 	ldrb.w	r3, [r9, r3]
 800129e:	f88d 301c 	strb.w	r3, [sp, #28]
 80012a2:	f8b8 3000 	ldrh.w	r3, [r8]
 80012a6:	3301      	adds	r3, #1
 80012a8:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 80012ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 80012b0:	f88d 301d 	strb.w	r3, [sp, #29]
 80012b4:	f8b8 3000 	ldrh.w	r3, [r8]
 80012b8:	3302      	adds	r3, #2
 80012ba:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 80012be:	f819 c003 	ldrb.w	ip, [r9, r3]
 80012c2:	f8b8 3000 	ldrh.w	r3, [r8]
 80012c6:	f88d c01e 	strb.w	ip, [sp, #30]
 80012ca:	3303      	adds	r3, #3
 80012cc:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 80012d0:	f819 2003 	ldrb.w	r2, [r9, r3]
 80012d4:	f8b8 3000 	ldrh.w	r3, [r8]
 80012d8:	f88d 201f 	strb.w	r2, [sp, #31]
 80012dc:	3304      	adds	r3, #4
 80012de:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 80012e2:	f819 b003 	ldrb.w	fp, [r9, r3]
 80012e6:	f8b8 3000 	ldrh.w	r3, [r8]
 80012ea:	f88d b020 	strb.w	fp, [sp, #32]
 80012ee:	3305      	adds	r3, #5
 80012f0:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 80012f4:	f819 a003 	ldrb.w	sl, [r9, r3]
 80012f8:	f8b8 3000 	ldrh.w	r3, [r8]
 80012fc:	f88d a021 	strb.w	sl, [sp, #33]	@ 0x21
 8001300:	3306      	adds	r3, #6
 8001302:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8001306:	f819 5003 	ldrb.w	r5, [r9, r3]
 800130a:	f8b8 3000 	ldrh.w	r3, [r8]
 800130e:	f88d 5022 	strb.w	r5, [sp, #34]	@ 0x22
 8001312:	3307      	adds	r3, #7
 8001314:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8001318:	f819 4003 	ldrb.w	r4, [r9, r3]
 800131c:	f8b8 3000 	ldrh.w	r3, [r8]
 8001320:	f88d 4023 	strb.w	r4, [sp, #35]	@ 0x23
 8001324:	3308      	adds	r3, #8
 8001326:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 800132a:	f819 3003 	ldrb.w	r3, [r9, r3]
 800132e:	9301      	str	r3, [sp, #4]
 8001330:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 8001334:	f8b8 3000 	ldrh.w	r3, [r8]
 8001338:	3309      	adds	r3, #9
 800133a:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 800133e:	f819 3003 	ldrb.w	r3, [r9, r3]
 8001342:	9302      	str	r3, [sp, #8]
 8001344:	f88d 3025 	strb.w	r3, [sp, #37]	@ 0x25
 8001348:	f8b8 3000 	ldrh.w	r3, [r8]
 800134c:	330a      	adds	r3, #10
 800134e:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8001352:	f819 3003 	ldrb.w	r3, [r9, r3]
 8001356:	9303      	str	r3, [sp, #12]
 8001358:	f88d 3026 	strb.w	r3, [sp, #38]	@ 0x26
 800135c:	f8b8 3000 	ldrh.w	r3, [r8]
 8001360:	330b      	adds	r3, #11
 8001362:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 8001366:	f819 3003 	ldrb.w	r3, [r9, r3]
 800136a:	9304      	str	r3, [sp, #16]
 800136c:	f88d 3027 	strb.w	r3, [sp, #39]	@ 0x27
 8001370:	f8b8 3000 	ldrh.w	r3, [r8]
 8001374:	330c      	adds	r3, #12
 8001376:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 800137a:	f819 3003 	ldrb.w	r3, [r9, r3]
 800137e:	f88d 3028 	strb.w	r3, [sp, #40]	@ 0x28
 8001382:	f8b8 3000 	ldrh.w	r3, [r8]
 8001386:	330d      	adds	r3, #13
 8001388:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 800138c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8001390:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001394:	f8b8 3000 	ldrh.w	r3, [r8]
 8001398:	330e      	adds	r3, #14
 800139a:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 800139e:	f819 3003 	ldrb.w	r3, [r9, r3]
 80013a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80013a6:	f8b8 3000 	ldrh.w	r3, [r8]
 80013aa:	330f      	adds	r3, #15
 80013ac:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 80013b0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80013b4:	f88d 302b 	strb.w	r3, [sp, #43]	@ 0x2b
 80013b8:	f8b8 3000 	ldrh.w	r3, [r8]
 80013bc:	3310      	adds	r3, #16
 80013be:	f003 03ff 	and.w	r3, r3, #255	@ 0xff
 80013c2:	f819 e003 	ldrb.w	lr, [r9, r3]
 80013c6:	f88d e02c 	strb.w	lr, [sp, #44]	@ 0x2c
    uint8_t crc = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	e029      	b.n	8001422 <HAL_UARTEx_RxEventCallback+0x266>
            crc = (crc & 0x80) ? (crc << 1) ^ 0x07 : crc << 1;
 80013ce:	0059      	lsls	r1, r3, #1
 80013d0:	b2cb      	uxtb	r3, r1
 80013d2:	b249      	sxtb	r1, r1
 80013d4:	2900      	cmp	r1, #0
 80013d6:	db31      	blt.n	800143c <HAL_UARTEx_RxEventCallback+0x280>
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	b2d9      	uxtb	r1, r3
 80013dc:	b25b      	sxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db33      	blt.n	800144a <HAL_UARTEx_RxEventCallback+0x28e>
 80013e2:	004b      	lsls	r3, r1, #1
 80013e4:	b2d9      	uxtb	r1, r3
 80013e6:	b25b      	sxtb	r3, r3
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	db35      	blt.n	8001458 <HAL_UARTEx_RxEventCallback+0x29c>
 80013ec:	0049      	lsls	r1, r1, #1
 80013ee:	b2cb      	uxtb	r3, r1
 80013f0:	b249      	sxtb	r1, r1
 80013f2:	2900      	cmp	r1, #0
 80013f4:	db37      	blt.n	8001466 <HAL_UARTEx_RxEventCallback+0x2aa>
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	b2d9      	uxtb	r1, r3
 80013fa:	b25b      	sxtb	r3, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	db39      	blt.n	8001474 <HAL_UARTEx_RxEventCallback+0x2b8>
 8001400:	0049      	lsls	r1, r1, #1
 8001402:	b2cb      	uxtb	r3, r1
 8001404:	b249      	sxtb	r1, r1
 8001406:	2900      	cmp	r1, #0
 8001408:	db3b      	blt.n	8001482 <HAL_UARTEx_RxEventCallback+0x2c6>
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	b2d9      	uxtb	r1, r3
 800140e:	b25b      	sxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	bfb6      	itet	lt
 8001414:	005b      	lsllt	r3, r3, #1
 8001416:	004b      	lslge	r3, r1, #1
 8001418:	f083 0307 	eorlt.w	r3, r3, #7
    for (uint16_t i = 0; i < length; i++) {
 800141c:	4286      	cmp	r6, r0
            crc = (crc & 0x80) ? (crc << 1) ^ 0x07 : crc << 1;
 800141e:	b2db      	uxtb	r3, r3
    for (uint16_t i = 0; i < length; i++) {
 8001420:	d044      	beq.n	80014ac <HAL_UARTEx_RxEventCallback+0x2f0>
        crc ^= data[i];
 8001422:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 8001426:	404b      	eors	r3, r1
            crc = (crc & 0x80) ? (crc << 1) ^ 0x07 : crc << 1;
 8001428:	b259      	sxtb	r1, r3
 800142a:	2900      	cmp	r1, #0
 800142c:	dacf      	bge.n	80013ce <HAL_UARTEx_RxEventCallback+0x212>
 800142e:	004b      	lsls	r3, r1, #1
 8001430:	f083 0307 	eor.w	r3, r3, #7
 8001434:	b259      	sxtb	r1, r3
 8001436:	2900      	cmp	r1, #0
 8001438:	b2db      	uxtb	r3, r3
 800143a:	dacd      	bge.n	80013d8 <HAL_UARTEx_RxEventCallback+0x21c>
 800143c:	0049      	lsls	r1, r1, #1
 800143e:	f081 0107 	eor.w	r1, r1, #7
 8001442:	b24b      	sxtb	r3, r1
 8001444:	2b00      	cmp	r3, #0
 8001446:	b2c9      	uxtb	r1, r1
 8001448:	dacb      	bge.n	80013e2 <HAL_UARTEx_RxEventCallback+0x226>
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	f083 0107 	eor.w	r1, r3, #7
 8001450:	b24b      	sxtb	r3, r1
 8001452:	2b00      	cmp	r3, #0
 8001454:	b2c9      	uxtb	r1, r1
 8001456:	dac9      	bge.n	80013ec <HAL_UARTEx_RxEventCallback+0x230>
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	f083 0307 	eor.w	r3, r3, #7
 800145e:	b259      	sxtb	r1, r3
 8001460:	2900      	cmp	r1, #0
 8001462:	b2db      	uxtb	r3, r3
 8001464:	dac7      	bge.n	80013f6 <HAL_UARTEx_RxEventCallback+0x23a>
 8001466:	0049      	lsls	r1, r1, #1
 8001468:	f081 0107 	eor.w	r1, r1, #7
 800146c:	b24b      	sxtb	r3, r1
 800146e:	2b00      	cmp	r3, #0
 8001470:	b2c9      	uxtb	r1, r1
 8001472:	dac5      	bge.n	8001400 <HAL_UARTEx_RxEventCallback+0x244>
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	f083 0307 	eor.w	r3, r3, #7
 800147a:	b259      	sxtb	r1, r3
 800147c:	2900      	cmp	r1, #0
 800147e:	b2db      	uxtb	r3, r3
 8001480:	dac3      	bge.n	800140a <HAL_UARTEx_RxEventCallback+0x24e>
 8001482:	0049      	lsls	r1, r1, #1
 8001484:	f081 0107 	eor.w	r1, r1, #7
 8001488:	b24b      	sxtb	r3, r1
 800148a:	b2c9      	uxtb	r1, r1
 800148c:	e7c0      	b.n	8001410 <HAL_UARTEx_RxEventCallback+0x254>
 800148e:	bf00      	nop
 8001490:	40011000 	.word	0x40011000
 8001494:	200002b8 	.word	0x200002b8
 8001498:	200002c6 	.word	0x200002c6
 800149c:	200003c8 	.word	0x200003c8
 80014a0:	200002c8 	.word	0x200002c8
 80014a4:	200002bc 	.word	0x200002bc
 80014a8:	200002c4 	.word	0x200002c4
    if (received_crc != computed_crc) {
 80014ac:	4573      	cmp	r3, lr
 80014ae:	d145      	bne.n	800153c <HAL_UARTEx_RxEventCallback+0x380>
        if (byte_val >= 100 && byte_val <= 200) {
 80014b0:	f1ac 0364 	sub.w	r3, ip, #100	@ 0x64
 80014b4:	2b64      	cmp	r3, #100	@ 0x64
 80014b6:	d94e      	bls.n	8001556 <HAL_UARTEx_RxEventCallback+0x39a>
 80014b8:	f1a2 0364 	sub.w	r3, r2, #100	@ 0x64
 80014bc:	2b64      	cmp	r3, #100	@ 0x64
 80014be:	d942      	bls.n	8001546 <HAL_UARTEx_RxEventCallback+0x38a>
 80014c0:	f1ab 0364 	sub.w	r3, fp, #100	@ 0x64
 80014c4:	2b64      	cmp	r3, #100	@ 0x64
 80014c6:	f240 8094 	bls.w	80015f2 <HAL_UARTEx_RxEventCallback+0x436>
 80014ca:	f1aa 0364 	sub.w	r3, sl, #100	@ 0x64
 80014ce:	2b64      	cmp	r3, #100	@ 0x64
 80014d0:	f240 8085 	bls.w	80015de <HAL_UARTEx_RxEventCallback+0x422>
 80014d4:	f1a5 0364 	sub.w	r3, r5, #100	@ 0x64
 80014d8:	2b64      	cmp	r3, #100	@ 0x64
 80014da:	d978      	bls.n	80015ce <HAL_UARTEx_RxEventCallback+0x412>
 80014dc:	f1a4 0364 	sub.w	r3, r4, #100	@ 0x64
 80014e0:	2b64      	cmp	r3, #100	@ 0x64
 80014e2:	d96c      	bls.n	80015be <HAL_UARTEx_RxEventCallback+0x402>
 80014e4:	9b01      	ldr	r3, [sp, #4]
 80014e6:	3b64      	subs	r3, #100	@ 0x64
 80014e8:	2b64      	cmp	r3, #100	@ 0x64
 80014ea:	d95e      	bls.n	80015aa <HAL_UARTEx_RxEventCallback+0x3ee>
 80014ec:	9b02      	ldr	r3, [sp, #8]
 80014ee:	3b64      	subs	r3, #100	@ 0x64
 80014f0:	2b64      	cmp	r3, #100	@ 0x64
 80014f2:	d950      	bls.n	8001596 <HAL_UARTEx_RxEventCallback+0x3da>
 80014f4:	9b03      	ldr	r3, [sp, #12]
 80014f6:	3b64      	subs	r3, #100	@ 0x64
 80014f8:	2b64      	cmp	r3, #100	@ 0x64
 80014fa:	d942      	bls.n	8001582 <HAL_UARTEx_RxEventCallback+0x3c6>
 80014fc:	9b04      	ldr	r3, [sp, #16]
 80014fe:	3b64      	subs	r3, #100	@ 0x64
 8001500:	2b64      	cmp	r3, #100	@ 0x64
 8001502:	d934      	bls.n	800156e <HAL_UARTEx_RxEventCallback+0x3b2>
 8001504:	f10d 0527 	add.w	r5, sp, #39	@ 0x27
    uint8_t crc = 0;
 8001508:	2400      	movs	r4, #0
        uint16_t pulse_us = 1000 + ((uint16_t)(pwm_byte - 100) * 1000 / 100);
 800150a:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 800150e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
        ByteProtocol_PWMUpdate(i, pulse_us);
 8001512:	b2e0      	uxtb	r0, r4
 8001514:	0049      	lsls	r1, r1, #1
    for (int i = 0; i < 4; i++) {
 8001516:	3401      	adds	r4, #1
        ByteProtocol_PWMUpdate(i, pulse_us);
 8001518:	f002 f876 	bl	8003608 <ByteProtocol_PWMUpdate>
    for (int i = 0; i < 4; i++) {
 800151c:	2c04      	cmp	r4, #4
 800151e:	d1f4      	bne.n	800150a <HAL_UARTEx_RxEventCallback+0x34e>
    packet_count++;
 8001520:	4a39      	ldr	r2, [pc, #228]	@ (8001608 <HAL_UARTEx_RxEventCallback+0x44c>)
 8001522:	6813      	ldr	r3, [r2, #0]
 8001524:	3301      	adds	r3, #1
 8001526:	6013      	str	r3, [r2, #0]
        ring_tail = (ring_tail + PACKET_SIZE) % RING_BUFFER_SIZE;
 8001528:	f8b8 3000 	ldrh.w	r3, [r8]
 800152c:	3311      	adds	r3, #17
 800152e:	b2db      	uxtb	r3, r3
 8001530:	f8a8 3000 	strh.w	r3, [r8]
 8001534:	e67e      	b.n	8001234 <HAL_UARTEx_RxEventCallback+0x78>

    ring_push(rx_dma_buffer, Size);
    parse_ring_buffer();
}
 8001536:	b00d      	add	sp, #52	@ 0x34
 8001538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        error_count++;
 800153c:	4a33      	ldr	r2, [pc, #204]	@ (800160c <HAL_UARTEx_RxEventCallback+0x450>)
 800153e:	6813      	ldr	r3, [r2, #0]
 8001540:	3301      	adds	r3, #1
 8001542:	6013      	str	r3, [r2, #0]
        return;
 8001544:	e7f0      	b.n	8001528 <HAL_UARTEx_RxEventCallback+0x36c>
            int32_t signed_val = (int32_t)byte_val - 150;
 8001546:	3a96      	subs	r2, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 8001548:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 800154c:	00d1      	lsls	r1, r2, #3
 800154e:	2001      	movs	r0, #1
 8001550:	f002 f848 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 8001554:	e7b4      	b.n	80014c0 <HAL_UARTEx_RxEventCallback+0x304>
            int32_t signed_val = (int32_t)byte_val - 150;
 8001556:	f1ac 0c96 	sub.w	ip, ip, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 800155a:	ebcc 1c0c 	rsb	ip, ip, ip, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 800155e:	ea4f 01cc 	mov.w	r1, ip, lsl #3
 8001562:	2000      	movs	r0, #0
 8001564:	9205      	str	r2, [sp, #20]
 8001566:	f002 f83d 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 800156a:	9a05      	ldr	r2, [sp, #20]
 800156c:	e7a4      	b.n	80014b8 <HAL_UARTEx_RxEventCallback+0x2fc>
            int32_t signed_val = (int32_t)byte_val - 150;
 800156e:	9b04      	ldr	r3, [sp, #16]
 8001570:	f1a3 0196 	sub.w	r1, r3, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 8001574:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 8001578:	00c9      	lsls	r1, r1, #3
 800157a:	2009      	movs	r0, #9
 800157c:	f002 f832 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
    for (int i = 0; i < 4; i++) {
 8001580:	e7c0      	b.n	8001504 <HAL_UARTEx_RxEventCallback+0x348>
            int32_t signed_val = (int32_t)byte_val - 150;
 8001582:	9b03      	ldr	r3, [sp, #12]
 8001584:	f1a3 0196 	sub.w	r1, r3, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 8001588:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 800158c:	00c9      	lsls	r1, r1, #3
 800158e:	2008      	movs	r0, #8
 8001590:	f002 f828 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 8001594:	e7b2      	b.n	80014fc <HAL_UARTEx_RxEventCallback+0x340>
            int32_t signed_val = (int32_t)byte_val - 150;
 8001596:	9b02      	ldr	r3, [sp, #8]
 8001598:	f1a3 0196 	sub.w	r1, r3, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 800159c:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 80015a0:	00c9      	lsls	r1, r1, #3
 80015a2:	2007      	movs	r0, #7
 80015a4:	f002 f81e 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 80015a8:	e7a4      	b.n	80014f4 <HAL_UARTEx_RxEventCallback+0x338>
            int32_t signed_val = (int32_t)byte_val - 150;
 80015aa:	9b01      	ldr	r3, [sp, #4]
 80015ac:	f1a3 0196 	sub.w	r1, r3, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 80015b0:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 80015b4:	00c9      	lsls	r1, r1, #3
 80015b6:	2006      	movs	r0, #6
 80015b8:	f002 f814 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 80015bc:	e796      	b.n	80014ec <HAL_UARTEx_RxEventCallback+0x330>
            int32_t signed_val = (int32_t)byte_val - 150;
 80015be:	3c96      	subs	r4, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 80015c0:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 80015c4:	00e1      	lsls	r1, r4, #3
 80015c6:	2005      	movs	r0, #5
 80015c8:	f002 f80c 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 80015cc:	e78a      	b.n	80014e4 <HAL_UARTEx_RxEventCallback+0x328>
            int32_t signed_val = (int32_t)byte_val - 150;
 80015ce:	3d96      	subs	r5, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 80015d0:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 80015d4:	00e9      	lsls	r1, r5, #3
 80015d6:	2004      	movs	r0, #4
 80015d8:	f002 f804 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 80015dc:	e77e      	b.n	80014dc <HAL_UARTEx_RxEventCallback+0x320>
            int32_t signed_val = (int32_t)byte_val - 150;
 80015de:	f1aa 0a96 	sub.w	sl, sl, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 80015e2:	ebca 1a0a 	rsb	sl, sl, sl, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 80015e6:	ea4f 01ca 	mov.w	r1, sl, lsl #3
 80015ea:	2003      	movs	r0, #3
 80015ec:	f001 fffa 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 80015f0:	e770      	b.n	80014d4 <HAL_UARTEx_RxEventCallback+0x318>
            int32_t signed_val = (int32_t)byte_val - 150;
 80015f2:	f1ab 0b96 	sub.w	fp, fp, #150	@ 0x96
            int32_t rpm_int = (signed_val * DSHOT_MAX_RPM) / 50;
 80015f6:	ebcb 1b0b 	rsb	fp, fp, fp, lsl #4
            ByteProtocol_DShotUpdateInt(i, rpm_int);
 80015fa:	ea4f 01cb 	mov.w	r1, fp, lsl #3
 80015fe:	2002      	movs	r0, #2
 8001600:	f001 fff0 	bl	80035e4 <ByteProtocol_DShotUpdateInt>
 8001604:	e761      	b.n	80014ca <HAL_UARTEx_RxEventCallback+0x30e>
 8001606:	bf00      	nop
 8001608:	200002c0 	.word	0x200002c0
 800160c:	200002bc 	.word	0x200002bc

08001610 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001610:	b538      	push	{r3, r4, r5, lr}
    if (huart->Instance != USART1) return;
 8001612:	4a12      	ldr	r2, [pc, #72]	@ (800165c <HAL_UART_ErrorCallback+0x4c>)
 8001614:	6803      	ldr	r3, [r0, #0]
 8001616:	4293      	cmp	r3, r2
 8001618:	d000      	beq.n	800161c <HAL_UART_ErrorCallback+0xc>
    if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
        error_count++;
        __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE);
        ByteProtocol_Init();
    }
}
 800161a:	bd38      	pop	{r3, r4, r5, pc}
    if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 800161c:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800161e:	0712      	lsls	r2, r2, #28
 8001620:	d5fb      	bpl.n	800161a <HAL_UART_ErrorCallback+0xa>
        error_count++;
 8001622:	4c0f      	ldr	r4, [pc, #60]	@ (8001660 <HAL_UART_ErrorCallback+0x50>)
    memset(rx_dma_buffer, 0, sizeof(rx_dma_buffer));
 8001624:	480f      	ldr	r0, [pc, #60]	@ (8001664 <HAL_UART_ErrorCallback+0x54>)
        error_count++;
 8001626:	6822      	ldr	r2, [r4, #0]
    bytes_received = 0;
 8001628:	4d0f      	ldr	r5, [pc, #60]	@ (8001668 <HAL_UART_ErrorCallback+0x58>)
        __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE);
 800162a:	f06f 0108 	mvn.w	r1, #8
        error_count++;
 800162e:	3201      	adds	r2, #1
 8001630:	6022      	str	r2, [r4, #0]
        __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE);
 8001632:	6019      	str	r1, [r3, #0]
    memset(rx_dma_buffer, 0, sizeof(rx_dma_buffer));
 8001634:	2280      	movs	r2, #128	@ 0x80
 8001636:	2100      	movs	r1, #0
 8001638:	f006 f8b5 	bl	80077a6 <memset>
    ring_head = ring_tail = 0;
 800163c:	490b      	ldr	r1, [pc, #44]	@ (800166c <HAL_UART_ErrorCallback+0x5c>)
 800163e:	4a0c      	ldr	r2, [pc, #48]	@ (8001670 <HAL_UART_ErrorCallback+0x60>)
    packet_count = 0;
 8001640:	480c      	ldr	r0, [pc, #48]	@ (8001674 <HAL_UART_ErrorCallback+0x64>)
    ring_head = ring_tail = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	800b      	strh	r3, [r1, #0]
 8001646:	8013      	strh	r3, [r2, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001648:	4906      	ldr	r1, [pc, #24]	@ (8001664 <HAL_UART_ErrorCallback+0x54>)
    packet_count = 0;
 800164a:	6003      	str	r3, [r0, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 800164c:	2280      	movs	r2, #128	@ 0x80
    error_count = 0;
 800164e:	6023      	str	r3, [r4, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001650:	4809      	ldr	r0, [pc, #36]	@ (8001678 <HAL_UART_ErrorCallback+0x68>)
    bytes_received = 0;
 8001652:	602b      	str	r3, [r5, #0]
}
 8001654:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001658:	f005 b8ec 	b.w	8006834 <HAL_UARTEx_ReceiveToIdle_DMA>
 800165c:	40011000 	.word	0x40011000
 8001660:	200002bc 	.word	0x200002bc
 8001664:	200003c8 	.word	0x200003c8
 8001668:	200002b8 	.word	0x200002b8
 800166c:	200002c4 	.word	0x200002c4
 8001670:	200002c6 	.word	0x200002c6
 8001674:	200002c0 	.word	0x200002c0
 8001678:	20001e68 	.word	0x20001e68

0800167c <ByteProtocol_TX_Init>:
volatile bool debug_tx_busy = false;

void ByteProtocol_TX_Init(void)
{
    debug_tx_busy = false;
    memset(tx_buffer, 0, sizeof(tx_buffer));
 800167c:	4a03      	ldr	r2, [pc, #12]	@ (800168c <ByteProtocol_TX_Init+0x10>)
    debug_tx_busy = false;
 800167e:	4904      	ldr	r1, [pc, #16]	@ (8001690 <ByteProtocol_TX_Init+0x14>)
 8001680:	2300      	movs	r3, #0
    memset(tx_buffer, 0, sizeof(tx_buffer));
 8001682:	6013      	str	r3, [r2, #0]
    debug_tx_busy = false;
 8001684:	700b      	strb	r3, [r1, #0]
    memset(tx_buffer, 0, sizeof(tx_buffer));
 8001686:	f8c2 3003 	str.w	r3, [r2, #3]
}
 800168a:	4770      	bx	lr
 800168c:	2000044c 	.word	0x2000044c
 8001690:	20000448 	.word	0x20000448

08001694 <ByteProtocol_TX_SendBatteryData>:

void ByteProtocol_TX_SendBatteryData(const BatteryData_t* data)
{
    if (debug_tx_busy) return;
 8001694:	4b0d      	ldr	r3, [pc, #52]	@ (80016cc <ByteProtocol_TX_SendBatteryData+0x38>)
 8001696:	781a      	ldrb	r2, [r3, #0]
 8001698:	b102      	cbz	r2, 800169c <ByteProtocol_TX_SendBatteryData+0x8>
    tx_buffer[5] =(data->vbat2_adc >> 8) & 0xFF;
    tx_buffer[6] =data->killswitch_state ? 0x01 : 0x00;

    debug_tx_busy = true;
    HAL_UART_Transmit_DMA(&huart1, tx_buffer, sizeof(tx_buffer));
}
 800169a:	4770      	bx	lr
    tx_buffer[0] = TX_HEADER_1;
 800169c:	490c      	ldr	r1, [pc, #48]	@ (80016d0 <ByteProtocol_TX_SendBatteryData+0x3c>)
 800169e:	f64f 52ff 	movw	r2, #65023	@ 0xfdff
 80016a2:	800a      	strh	r2, [r1, #0]
    tx_buffer[2] =data->vbat1_adc & 0xFF;
 80016a4:	8802      	ldrh	r2, [r0, #0]
 80016a6:	708a      	strb	r2, [r1, #2]
    tx_buffer[3] =(data->vbat1_adc >> 8) & 0xFF;
 80016a8:	8802      	ldrh	r2, [r0, #0]
 80016aa:	0a12      	lsrs	r2, r2, #8
 80016ac:	70ca      	strb	r2, [r1, #3]
    tx_buffer[4] =data-> vbat2_adc & 0xFF;
 80016ae:	8842      	ldrh	r2, [r0, #2]
 80016b0:	710a      	strb	r2, [r1, #4]
    tx_buffer[5] =(data->vbat2_adc >> 8) & 0xFF;
 80016b2:	8842      	ldrh	r2, [r0, #2]
    debug_tx_busy = true;
 80016b4:	f04f 0c01 	mov.w	ip, #1
 80016b8:	f883 c000 	strb.w	ip, [r3]
    tx_buffer[5] =(data->vbat2_adc >> 8) & 0xFF;
 80016bc:	0a13      	lsrs	r3, r2, #8
 80016be:	714b      	strb	r3, [r1, #5]
    tx_buffer[6] =data->killswitch_state ? 0x01 : 0x00;
 80016c0:	7903      	ldrb	r3, [r0, #4]
    HAL_UART_Transmit_DMA(&huart1, tx_buffer, sizeof(tx_buffer));
 80016c2:	4804      	ldr	r0, [pc, #16]	@ (80016d4 <ByteProtocol_TX_SendBatteryData+0x40>)
    tx_buffer[6] =data->killswitch_state ? 0x01 : 0x00;
 80016c4:	718b      	strb	r3, [r1, #6]
    HAL_UART_Transmit_DMA(&huart1, tx_buffer, sizeof(tx_buffer));
 80016c6:	2207      	movs	r2, #7
 80016c8:	f004 bd04 	b.w	80060d4 <HAL_UART_Transmit_DMA>
 80016cc:	20000448 	.word	0x20000448
 80016d0:	2000044c 	.word	0x2000044c
 80016d4:	20001e68 	.word	0x20001e68

080016d8 <MX_DMA_Init>:
  */

/* USER CODE BEGIN 2 */

void MX_DMA_Init(void)
{
 80016d8:	b510      	push	{r4, lr}
 80016da:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016dc:	2400      	movs	r4, #0
 80016de:	4b2c      	ldr	r3, [pc, #176]	@ (8001790 <MX_DMA_Init+0xb8>)
 80016e0:	9400      	str	r4, [sp, #0]
 80016e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80016e4:	f441 0180 	orr.w	r1, r1, #4194304	@ 0x400000
 80016e8:	6319      	str	r1, [r3, #48]	@ 0x30
 80016ea:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80016ec:	f400 0080 	and.w	r0, r0, #4194304	@ 0x400000
 80016f0:	9000      	str	r0, [sp, #0]
 80016f2:	9800      	ldr	r0, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016f4:	9401      	str	r4, [sp, #4]
 80016f6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80016f8:	f440 1000 	orr.w	r0, r0, #2097152	@ 0x200000
 80016fc:	6318      	str	r0, [r3, #48]	@ 0x30
 80016fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001700:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8001704:	4622      	mov	r2, r4
 8001706:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001708:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800170a:	2038      	movs	r0, #56	@ 0x38
  __HAL_RCC_DMA1_CLK_ENABLE();
 800170c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800170e:	f003 f975 	bl	80049fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001712:	2038      	movs	r0, #56	@ 0x38
 8001714:	f003 f9ae 	bl	8004a74 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 8001718:	4622      	mov	r2, r4
 800171a:	2101      	movs	r1, #1
 800171c:	2039      	movs	r0, #57	@ 0x39
 800171e:	f003 f96d 	bl	80049fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001722:	2039      	movs	r0, #57	@ 0x39
 8001724:	f003 f9a6 	bl	8004a74 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 8001728:	4622      	mov	r2, r4
 800172a:	2101      	movs	r1, #1
 800172c:	203b      	movs	r0, #59	@ 0x3b
 800172e:	f003 f965 	bl	80049fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001732:	203b      	movs	r0, #59	@ 0x3b
 8001734:	f003 f99e 	bl	8004a74 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 1, 0);
 8001738:	4622      	mov	r2, r4
 800173a:	2101      	movs	r1, #1
 800173c:	203c      	movs	r0, #60	@ 0x3c
 800173e:	f003 f95d 	bl	80049fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001742:	203c      	movs	r0, #60	@ 0x3c
 8001744:	f003 f996 	bl	8004a74 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 1, 0);
 8001748:	4622      	mov	r2, r4
 800174a:	2101      	movs	r1, #1
 800174c:	2044      	movs	r0, #68	@ 0x44
 800174e:	f003 f955 	bl	80049fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001752:	2044      	movs	r0, #68	@ 0x44
 8001754:	f003 f98e 	bl	8004a74 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 8001758:	4622      	mov	r2, r4
 800175a:	2101      	movs	r1, #1
 800175c:	2045      	movs	r0, #69	@ 0x45
 800175e:	f003 f94d 	bl	80049fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001762:	2045      	movs	r0, #69	@ 0x45
 8001764:	f003 f986 	bl	8004a74 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 10, 0);
 8001768:	4622      	mov	r2, r4
 800176a:	210a      	movs	r1, #10
 800176c:	2046      	movs	r0, #70	@ 0x46
 800176e:	f003 f945 	bl	80049fc <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001772:	2046      	movs	r0, #70	@ 0x46
 8001774:	f003 f97e 	bl	8004a74 <HAL_NVIC_EnableIRQ>
   /* DMA2_Stream2_IRQn interrupt configuration */
   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 10, 0);
 8001778:	4622      	mov	r2, r4
 800177a:	210a      	movs	r1, #10
 800177c:	203a      	movs	r0, #58	@ 0x3a
 800177e:	f003 f93d 	bl	80049fc <HAL_NVIC_SetPriority>
   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001782:	203a      	movs	r0, #58	@ 0x3a

}
 8001784:	b002      	add	sp, #8
 8001786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800178a:	f003 b973 	b.w	8004a74 <HAL_NVIC_EnableIRQ>
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800

08001794 <preset_bb_Dshot_buffers>:
    *maskD = get_port_mask(3);  // PD12, PD14
    *maskE = get_port_mask(4);  // PE9, PE13
}

void preset_bb_Dshot_buffers(void)
{
 8001794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    memset((void*)dshot_bb_buffer_A, 0, sizeof(dshot_bb_buffer_A));
 8001798:	f8df 8134 	ldr.w	r8, [pc, #308]	@ 80018d0 <preset_bb_Dshot_buffers+0x13c>
    memset((void*)dshot_bb_buffer_B, 0, sizeof(dshot_bb_buffer_B));
 800179c:	4f48      	ldr	r7, [pc, #288]	@ (80018c0 <preset_bb_Dshot_buffers+0x12c>)
    memset((void*)dshot_bb_buffer_C, 0, sizeof(dshot_bb_buffer_C));
 800179e:	4e49      	ldr	r6, [pc, #292]	@ (80018c4 <preset_bb_Dshot_buffers+0x130>)
    memset((void*)dshot_bb_buffer_D, 0, sizeof(dshot_bb_buffer_D));
 80017a0:	4d49      	ldr	r5, [pc, #292]	@ (80018c8 <preset_bb_Dshot_buffers+0x134>)
    memset((void*)dshot_bb_buffer_E, 0, sizeof(dshot_bb_buffer_E));
 80017a2:	4c4a      	ldr	r4, [pc, #296]	@ (80018cc <preset_bb_Dshot_buffers+0x138>)
    memset((void*)dshot_bb_buffer_A, 0, sizeof(dshot_bb_buffer_A));
 80017a4:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017a8:	2100      	movs	r1, #0
 80017aa:	4640      	mov	r0, r8
 80017ac:	f005 fffb 	bl	80077a6 <memset>
    memset((void*)dshot_bb_buffer_B, 0, sizeof(dshot_bb_buffer_B));
 80017b0:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017b4:	2100      	movs	r1, #0
 80017b6:	4638      	mov	r0, r7
 80017b8:	f005 fff5 	bl	80077a6 <memset>
    memset((void*)dshot_bb_buffer_C, 0, sizeof(dshot_bb_buffer_C));
 80017bc:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017c0:	2100      	movs	r1, #0
 80017c2:	4630      	mov	r0, r6
 80017c4:	f005 ffef 	bl	80077a6 <memset>
    memset((void*)dshot_bb_buffer_D, 0, sizeof(dshot_bb_buffer_D));
 80017c8:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017cc:	2100      	movs	r1, #0
 80017ce:	4628      	mov	r0, r5
 80017d0:	f005 ffe9 	bl	80077a6 <memset>
    memset((void*)dshot_bb_buffer_E, 0, sizeof(dshot_bb_buffer_E));
 80017d4:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80017d8:	2100      	movs	r1, #0
 80017da:	4620      	mov	r0, r4
 80017dc:	f005 ffe3 	bl	80077a6 <memset>

    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);

    dshot_bb_buffer_A[0] = maskA;
 80017e0:	2360      	movs	r3, #96	@ 0x60
 80017e2:	f8c8 3000 	str.w	r3, [r8]
    dshot_bb_buffer_B[0] = maskB;
 80017e6:	f240 4001 	movw	r0, #1025	@ 0x401
    dshot_bb_buffer_C[0] = maskC;
 80017ea:	f44f 73a0 	mov.w	r3, #320	@ 0x140
    dshot_bb_buffer_B[0] = maskB;
 80017ee:	6038      	str	r0, [r7, #0]
    dshot_bb_buffer_C[0] = maskC;
 80017f0:	6033      	str	r3, [r6, #0]
    dshot_bb_buffer_D[0] = maskD;
 80017f2:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80017f6:	602b      	str	r3, [r5, #0]
        uint16_t idx_base = (bit * DSHOT_BB_FRAME_SECTIONS) + 1;
        uint16_t idx_end = idx_base + DSHOT_BB_1_LENGTH;

        if (idx_base < DSHOT_BB_BUFFER_LENGTH) {
            dshot_bb_buffer_A[idx_base] |= (maskA << 16);
            dshot_bb_buffer_B[idx_base] |= (maskB << 16);
 80017f8:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 80018d4 <preset_bb_Dshot_buffers+0x140>
    dshot_bb_buffer_E[0] = maskE;
 80017fc:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 8001800:	6023      	str	r3, [r4, #0]
 8001802:	2301      	movs	r3, #1
            dshot_bb_buffer_A[idx_base] |= (maskA << 16);
 8001804:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
 8001808:	f441 01c0 	orr.w	r1, r1, #6291456	@ 0x600000
 800180c:	f848 1023 	str.w	r1, [r8, r3, lsl #2]
            dshot_bb_buffer_B[idx_base] |= (maskB << 16);
 8001810:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 8001814:	ea41 010c 	orr.w	r1, r1, ip
 8001818:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
            dshot_bb_buffer_C[idx_base] |= (maskC << 16);
 800181c:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8001820:	f041 71a0 	orr.w	r1, r1, #20971520	@ 0x1400000
 8001824:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
            dshot_bb_buffer_D[idx_base] |= (maskD << 16);
 8001828:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 800182c:	f041 41a0 	orr.w	r1, r1, #1342177280	@ 0x50000000
 8001830:	f845 1023 	str.w	r1, [r5, r3, lsl #2]
            dshot_bb_buffer_E[idx_base] |= (maskE << 16);
 8001834:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8001838:	f041 5108 	orr.w	r1, r1, #570425344	@ 0x22000000
 800183c:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
        }

        if (idx_end < DSHOT_BB_BUFFER_LENGTH) {
            dshot_bb_buffer_A[idx_end] |= maskA;
 8001840:	1d9a      	adds	r2, r3, #6
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 8001842:	3308      	adds	r3, #8
            dshot_bb_buffer_A[idx_end] |= maskA;
 8001844:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
 8001848:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 800184c:	f848 1022 	str.w	r1, [r8, r2, lsl #2]
            dshot_bb_buffer_B[idx_end] |= maskB;
 8001850:	f857 1022 	ldr.w	r1, [r7, r2, lsl #2]
 8001854:	4301      	orrs	r1, r0
 8001856:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
            dshot_bb_buffer_C[idx_end] |= maskC;
 800185a:	f856 1022 	ldr.w	r1, [r6, r2, lsl #2]
 800185e:	f441 71a0 	orr.w	r1, r1, #320	@ 0x140
 8001862:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
            dshot_bb_buffer_D[idx_end] |= maskD;
 8001866:	f855 1022 	ldr.w	r1, [r5, r2, lsl #2]
 800186a:	f441 41a0 	orr.w	r1, r1, #20480	@ 0x5000
 800186e:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
            dshot_bb_buffer_E[idx_end] |= maskE;
 8001872:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 8001876:	2b81      	cmp	r3, #129	@ 0x81
            dshot_bb_buffer_E[idx_end] |= maskE;
 8001878:	f441 5108 	orr.w	r1, r1, #8704	@ 0x2200
 800187c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint16_t bit = 0; bit < DSHOT_BB_BUFFER_BITS; bit++) {
 8001880:	d1c0      	bne.n	8001804 <preset_bb_Dshot_buffers+0x70>
        }
    }

    dshot_bb_buffer_A[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(0);
 8001882:	f8d8 3204 	ldr.w	r3, [r8, #516]	@ 0x204
 8001886:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800188a:	f8c8 3204 	str.w	r3, [r8, #516]	@ 0x204
    dshot_bb_buffer_B[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(1);
 800188e:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8001892:	4303      	orrs	r3, r0
 8001894:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
    dshot_bb_buffer_C[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(2);
 8001898:	f8d6 3204 	ldr.w	r3, [r6, #516]	@ 0x204
 800189c:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 80018a0:	f8c6 3204 	str.w	r3, [r6, #516]	@ 0x204
    dshot_bb_buffer_D[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(3);
 80018a4:	f8d5 3204 	ldr.w	r3, [r5, #516]	@ 0x204
 80018a8:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80018ac:	f8c5 3204 	str.w	r3, [r5, #516]	@ 0x204
    dshot_bb_buffer_E[DSHOT_BB_BUFFER_LENGTH - 1] |= get_port_mask(4);
 80018b0:	f8d4 3204 	ldr.w	r3, [r4, #516]	@ 0x204
 80018b4:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 80018b8:	f8c4 3204 	str.w	r3, [r4, #516]	@ 0x204
}
 80018bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80018c0:	2000142c 	.word	0x2000142c
 80018c4:	20000ffc 	.word	0x20000ffc
 80018c8:	20000bcc 	.word	0x20000bcc
 80018cc:	2000079c 	.word	0x2000079c
 80018d0:	2000185c 	.word	0x2000185c
 80018d4:	04010000 	.word	0x04010000

080018d8 <fill_bb_Dshot_buffers>:

void fill_bb_Dshot_buffers(const uint16_t motor_packets[MOTORS_COUNT])
{
 80018d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018dc:	4605      	mov	r5, r0
 80018de:	b083      	sub	sp, #12
    preset_bb_Dshot_buffers();
 80018e0:	f7ff ff58 	bl	8001794 <preset_bb_Dshot_buffers>

    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 80018e4:	f1a5 0802 	sub.w	r8, r5, #2
    preset_bb_Dshot_buffers();
 80018e8:	f04f 0c0f 	mov.w	ip, #15
                    switch(port) {
                        case 0: dshot_bb_buffer_A[idx_one] &= ~pin_mask; break;
                        case 1: dshot_bb_buffer_B[idx_one] &= ~pin_mask; break;
                        case 2: dshot_bb_buffer_C[idx_one] &= ~pin_mask; break;
                        case 3: dshot_bb_buffer_D[idx_one] &= ~pin_mask; break;
                        case 4: dshot_bb_buffer_E[idx_one] &= ~pin_mask; break;
 80018ec:	f8df b0e8 	ldr.w	fp, [pc, #232]	@ 80019d8 <fill_bb_Dshot_buffers+0x100>
                        case 3: dshot_bb_buffer_D[idx_one] &= ~pin_mask; break;
 80018f0:	f8df a0e8 	ldr.w	sl, [pc, #232]	@ 80019dc <fill_bb_Dshot_buffers+0x104>
                        case 2: dshot_bb_buffer_C[idx_one] &= ~pin_mask; break;
 80018f4:	f8df 90e8 	ldr.w	r9, [pc, #232]	@ 80019e0 <fill_bb_Dshot_buffers+0x108>
 80018f8:	f8cd 8004 	str.w	r8, [sp, #4]
    preset_bb_Dshot_buffers();
 80018fc:	2604      	movs	r6, #4
 80018fe:	f04f 0e06 	mov.w	lr, #6
 8001902:	3512      	adds	r5, #18
 8001904:	4664      	mov	r4, ip
        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 8001906:	2301      	movs	r3, #1
 8001908:	fa03 fc04 	lsl.w	ip, r3, r4
 800190c:	492e      	ldr	r1, [pc, #184]	@ (80019c8 <fill_bb_Dshot_buffers+0xf0>)
 800190e:	9b01      	ldr	r3, [sp, #4]
 8001910:	4a2e      	ldr	r2, [pc, #184]	@ (80019cc <fill_bb_Dshot_buffers+0xf4>)
 8001912:	9400      	str	r4, [sp, #0]
            bool is_one = (motor_packets[m] >> bit_pos) & 1;
 8001914:	f833 0f02 	ldrh.w	r0, [r3, #2]!
            if (!is_one) {
 8001918:	ea10 0f0c 	tst.w	r0, ip
 800191c:	d116      	bne.n	800194c <fill_bb_Dshot_buffers+0x74>
            uint32_t pin_mask = (1u << motor_gpio_pin_numbers[m]);
 800191e:	7810      	ldrb	r0, [r2, #0]
 8001920:	2401      	movs	r4, #1
 8001922:	fa04 f000 	lsl.w	r0, r4, r0
                    switch(port) {
 8001926:	780c      	ldrb	r4, [r1, #0]
 8001928:	2c04      	cmp	r4, #4
 800192a:	d80f      	bhi.n	800194c <fill_bb_Dshot_buffers+0x74>
 800192c:	e8df f004 	tbb	[pc, r4]
 8001930:	212d4739 	.word	0x212d4739
 8001934:	03          	.byte	0x03
 8001935:	00          	.byte	0x00
                        case 4: dshot_bb_buffer_E[idx_one] &= ~pin_mask; break;
 8001936:	f85b 402e 	ldr.w	r4, [fp, lr, lsl #2]
 800193a:	ea24 0400 	bic.w	r4, r4, r0
 800193e:	f84b 402e 	str.w	r4, [fp, lr, lsl #2]
                    switch(port) {
                        case 0: dshot_bb_buffer_A[idx_zero] |= pin_mask; break;
                        case 1: dshot_bb_buffer_B[idx_zero] |= pin_mask; break;
                        case 2: dshot_bb_buffer_C[idx_zero] |= pin_mask; break;
                        case 3: dshot_bb_buffer_D[idx_zero] |= pin_mask; break;
                        case 4: dshot_bb_buffer_E[idx_zero] |= pin_mask; break;
 8001942:	f85b 4026 	ldr.w	r4, [fp, r6, lsl #2]
 8001946:	4304      	orrs	r4, r0
 8001948:	f84b 4026 	str.w	r4, [fp, r6, lsl #2]
        for (uint8_t m = 0; m < MOTORS_COUNT; m++) {
 800194c:	429d      	cmp	r5, r3
 800194e:	f101 0101 	add.w	r1, r1, #1
 8001952:	f102 0201 	add.w	r2, r2, #1
 8001956:	d1dd      	bne.n	8001914 <fill_bb_Dshot_buffers+0x3c>
    for (uint8_t bit = 0; bit < BITS_PER_FRAME; bit++) {
 8001958:	9c00      	ldr	r4, [sp, #0]
 800195a:	f10e 0e08 	add.w	lr, lr, #8
 800195e:	f1be 0f86 	cmp.w	lr, #134	@ 0x86
 8001962:	f104 34ff 	add.w	r4, r4, #4294967295
 8001966:	f106 0608 	add.w	r6, r6, #8
 800196a:	d1cc      	bne.n	8001906 <fill_bb_Dshot_buffers+0x2e>
                    }
                }
            }
        }
    }
}
 800196c:	b003      	add	sp, #12
 800196e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                        case 3: dshot_bb_buffer_D[idx_one] &= ~pin_mask; break;
 8001972:	f85a 402e 	ldr.w	r4, [sl, lr, lsl #2]
 8001976:	ea24 0400 	bic.w	r4, r4, r0
 800197a:	f84a 402e 	str.w	r4, [sl, lr, lsl #2]
                        case 3: dshot_bb_buffer_D[idx_zero] |= pin_mask; break;
 800197e:	f85a 4026 	ldr.w	r4, [sl, r6, lsl #2]
 8001982:	4304      	orrs	r4, r0
 8001984:	f84a 4026 	str.w	r4, [sl, r6, lsl #2]
 8001988:	e7e0      	b.n	800194c <fill_bb_Dshot_buffers+0x74>
                        case 2: dshot_bb_buffer_C[idx_one] &= ~pin_mask; break;
 800198a:	f859 402e 	ldr.w	r4, [r9, lr, lsl #2]
 800198e:	ea24 0400 	bic.w	r4, r4, r0
 8001992:	f849 402e 	str.w	r4, [r9, lr, lsl #2]
                        case 2: dshot_bb_buffer_C[idx_zero] |= pin_mask; break;
 8001996:	f859 4026 	ldr.w	r4, [r9, r6, lsl #2]
 800199a:	4304      	orrs	r4, r0
 800199c:	f849 4026 	str.w	r4, [r9, r6, lsl #2]
 80019a0:	e7d4      	b.n	800194c <fill_bb_Dshot_buffers+0x74>
                        case 0: dshot_bb_buffer_A[idx_one] &= ~pin_mask; break;
 80019a2:	4c0b      	ldr	r4, [pc, #44]	@ (80019d0 <fill_bb_Dshot_buffers+0xf8>)
 80019a4:	4627      	mov	r7, r4
 80019a6:	f854 402e 	ldr.w	r4, [r4, lr, lsl #2]
                        case 1: dshot_bb_buffer_B[idx_one] &= ~pin_mask; break;
 80019aa:	ea24 0400 	bic.w	r4, r4, r0
 80019ae:	f847 402e 	str.w	r4, [r7, lr, lsl #2]
                        case 1: dshot_bb_buffer_B[idx_zero] |= pin_mask; break;
 80019b2:	f857 4026 	ldr.w	r4, [r7, r6, lsl #2]
 80019b6:	4304      	orrs	r4, r0
 80019b8:	f847 4026 	str.w	r4, [r7, r6, lsl #2]
 80019bc:	e7c6      	b.n	800194c <fill_bb_Dshot_buffers+0x74>
                        case 1: dshot_bb_buffer_B[idx_one] &= ~pin_mask; break;
 80019be:	4f05      	ldr	r7, [pc, #20]	@ (80019d4 <fill_bb_Dshot_buffers+0xfc>)
 80019c0:	f857 402e 	ldr.w	r4, [r7, lr, lsl #2]
 80019c4:	e7f1      	b.n	80019aa <fill_bb_Dshot_buffers+0xd2>
 80019c6:	bf00      	nop
 80019c8:	0800b004 	.word	0x0800b004
 80019cc:	0800aff8 	.word	0x0800aff8
 80019d0:	2000185c 	.word	0x2000185c
 80019d4:	2000142c 	.word	0x2000142c
 80019d8:	2000079c 	.word	0x2000079c
 80019dc:	20000bcc 	.word	0x20000bcc
 80019e0:	20000ffc 	.word	0x20000ffc

080019e4 <prepare_Dshot_package>:

uint16_t prepare_Dshot_package(uint16_t value, bool telemetry)
{
    value = (value << 1) | (telemetry ? 1 : 0);
 80019e4:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
    uint16_t crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 80019e8:	f3c1 2307 	ubfx	r3, r1, #8, #8
 80019ec:	f3c1 100b 	ubfx	r0, r1, #4, #12
 80019f0:	4058      	eors	r0, r3
    value = (value << 1) | (telemetry ? 1 : 0);
 80019f2:	b289      	uxth	r1, r1
    uint16_t crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 80019f4:	4048      	eors	r0, r1
 80019f6:	43c0      	mvns	r0, r0
 80019f8:	f000 000f 	and.w	r0, r0, #15
    return (value << 4) | crc;
 80019fc:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
}
 8001a00:	b280      	uxth	r0, r0
 8001a02:	4770      	bx	lr

08001a04 <set_idle_on_ports>:

void set_idle_on_ports(void)
{
 8001a04:	b430      	push	{r4, r5}
    uint32_t maskA, maskB, maskC, maskD, maskE;
    get_all_ports_masks(&maskA, &maskB, &maskC, &maskD, &maskE);

    if (maskA) GPIOA->BSRR = maskA;
 8001a06:	4c0a      	ldr	r4, [pc, #40]	@ (8001a30 <set_idle_on_ports+0x2c>)
    if (maskB) GPIOB->BSRR = maskB;
 8001a08:	480a      	ldr	r0, [pc, #40]	@ (8001a34 <set_idle_on_ports+0x30>)
    if (maskC) GPIOC->BSRR = maskC;
 8001a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a38 <set_idle_on_ports+0x34>)
    if (maskD) GPIOD->BSRR = maskD;
 8001a0c:	490b      	ldr	r1, [pc, #44]	@ (8001a3c <set_idle_on_ports+0x38>)
    if (maskE) GPIOE->BSRR = maskE;
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <set_idle_on_ports+0x3c>)
    if (maskA) GPIOA->BSRR = maskA;
 8001a10:	2560      	movs	r5, #96	@ 0x60
 8001a12:	61a5      	str	r5, [r4, #24]
    if (maskB) GPIOB->BSRR = maskB;
 8001a14:	f240 4401 	movw	r4, #1025	@ 0x401
 8001a18:	6184      	str	r4, [r0, #24]
    if (maskC) GPIOC->BSRR = maskC;
 8001a1a:	f44f 74a0 	mov.w	r4, #320	@ 0x140
 8001a1e:	6194      	str	r4, [r2, #24]
    if (maskD) GPIOD->BSRR = maskD;
 8001a20:	f44f 40a0 	mov.w	r0, #20480	@ 0x5000
    if (maskE) GPIOE->BSRR = maskE;
 8001a24:	f44f 5208 	mov.w	r2, #8704	@ 0x2200
    if (maskD) GPIOD->BSRR = maskD;
 8001a28:	6188      	str	r0, [r1, #24]
}
 8001a2a:	bc30      	pop	{r4, r5}
    if (maskE) GPIOE->BSRR = maskE;
 8001a2c:	619a      	str	r2, [r3, #24]
}
 8001a2e:	4770      	bx	lr
 8001a30:	40020000 	.word	0x40020000
 8001a34:	40020400 	.word	0x40020400
 8001a38:	40020800 	.word	0x40020800
 8001a3c:	40020c00 	.word	0x40020c00
 8001a40:	40021000 	.word	0x40021000

08001a44 <update_motors_Tx_Only>:

// --- Updated update_motors_Tx_Only (Coordinates all pairs A-E) ---
void update_motors_Tx_Only(void)
{
 8001a44:	b538      	push	{r3, r4, r5, lr}
    set_idle_on_ports();
 8001a46:	f7ff ffdd 	bl	8001a04 <set_idle_on_ports>
    fill_bb_Dshot_buffers(motor_values);
 8001a4a:	4827      	ldr	r0, [pc, #156]	@ (8001ae8 <update_motors_Tx_Only+0xa4>)

    // Reset reception flags
    bdshot_reception_A = true;
 8001a4c:	4d27      	ldr	r5, [pc, #156]	@ (8001aec <update_motors_Tx_Only+0xa8>)
    fill_bb_Dshot_buffers(motor_values);
 8001a4e:	f7ff ff43 	bl	80018d8 <fill_bb_Dshot_buffers>
    bdshot_reception_B = true;
 8001a52:	4827      	ldr	r0, [pc, #156]	@ (8001af0 <update_motors_Tx_Only+0xac>)
    bdshot_reception_C = true;
 8001a54:	4927      	ldr	r1, [pc, #156]	@ (8001af4 <update_motors_Tx_Only+0xb0>)
    bdshot_reception_D = true;
 8001a56:	4a28      	ldr	r2, [pc, #160]	@ (8001af8 <update_motors_Tx_Only+0xb4>)
    bdshot_reception_E = true;
 8001a58:	4b28      	ldr	r3, [pc, #160]	@ (8001afc <update_motors_Tx_Only+0xb8>)
    bdshot_reception_A = true;
 8001a5a:	2401      	movs	r4, #1
    bdshot_reception_B = true;
 8001a5c:	7004      	strb	r4, [r0, #0]
    bdshot_reception_C = true;
 8001a5e:	700c      	strb	r4, [r1, #0]
    bdshot_reception_D = true;
 8001a60:	7014      	strb	r4, [r2, #0]
    bdshot_reception_E = true;
 8001a62:	701c      	strb	r4, [r3, #0]
    bdshot_reception_A = true;
 8001a64:	702c      	strb	r4, [r5, #0]

    // Configure all pairs
    dshot_A_tx_configuration();
 8001a66:	f000 fc4f 	bl	8002308 <dshot_A_tx_configuration>
    dshot_B_tx_configuration();
 8001a6a:	f000 fd85 	bl	8002578 <dshot_B_tx_configuration>
    dshot_C_tx_configuration();
 8001a6e:	f000 febb 	bl	80027e8 <dshot_C_tx_configuration>
    dshot_D_tx_configuration();
 8001a72:	f001 f803 	bl	8002a7c <dshot_D_tx_configuration>
    dshot_E_tx_configuration();
 8001a76:	f001 f949 	bl	8002d0c <dshot_E_tx_configuration>

    // --- Start Sequence for TIM1 pairs (A, B, C, D) ---
    TIM1->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001a7a:	4a21      	ldr	r2, [pc, #132]	@ (8001b00 <update_motors_Tx_Only+0xbc>)
    //TIM1->CNT = 0;             // Ensure counter is explicitly at 0
    // Enable all required DMA triggers for TIM1
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;// 4

    // --- Start Sequence for TIM8 pair (E) ---
    TIM8->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001a7c:	4921      	ldr	r1, [pc, #132]	@ (8001b04 <update_motors_Tx_Only+0xc0>)
    TIM1->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001a7e:	2022      	movs	r0, #34	@ 0x22
 8001a80:	62d0      	str	r0, [r2, #44]	@ 0x2c
    TIM1->CCR1 = 1; // Trigger CC1 DMA
 8001a82:	6354      	str	r4, [r2, #52]	@ 0x34
    TIM1->CCR3 = 1; // Trigger CC3 DMA
 8001a84:	63d4      	str	r4, [r2, #60]	@ 0x3c
    TIM1->CCR4 = 1; // Trigger CC4/COM DMA
 8001a86:	6414      	str	r4, [r2, #64]	@ 0x40
    TIM1->EGR |= TIM_EGR_UG | TIM_EGR_COMG;
 8001a88:	6953      	ldr	r3, [r2, #20]
 8001a8a:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 8001a8e:	6153      	str	r3, [r2, #20]
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;// 4
 8001a90:	68d3      	ldr	r3, [r2, #12]
 8001a92:	f443 53d8 	orr.w	r3, r3, #6912	@ 0x1b00
 8001a96:	60d3      	str	r3, [r2, #12]
    TIM8->ARR = DSHOT_BB_SECTION_LENGTH - 1;
 8001a98:	62c8      	str	r0, [r1, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 8001a9a:	694b      	ldr	r3, [r1, #20]
 8001a9c:	4323      	orrs	r3, r4
 8001a9e:	614b      	str	r3, [r1, #20]
    TIM8->DIER |= TIM_DIER_UDE; // 4
 8001aa0:	68cb      	ldr	r3, [r1, #12]
 8001aa2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aa6:	60cb      	str	r3, [r1, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001aa8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001aac:	f3bf 8f6f 	isb	sy

    __DSB(); __ISB();

    // Enable Timers SECOND
       TIM1->CR1 |= TIM_CR1_CEN;
 8001ab0:	6810      	ldr	r0, [r2, #0]
       TIM8->CR1 |= TIM_CR1_CEN;

    // Enable DMA Streams FIRST
    DMA2_Stream5->CR |= DMA_SxCR_EN; // Port A (TIM1_UP)
 8001ab2:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <update_motors_Tx_Only+0xc4>)
       TIM1->CR1 |= TIM_CR1_CEN;
 8001ab4:	4320      	orrs	r0, r4
 8001ab6:	6010      	str	r0, [r2, #0]
       TIM8->CR1 |= TIM_CR1_CEN;
 8001ab8:	680a      	ldr	r2, [r1, #0]
 8001aba:	4322      	orrs	r2, r4
 8001abc:	600a      	str	r2, [r1, #0]
    DMA2_Stream5->CR |= DMA_SxCR_EN; // Port A (TIM1_UP)
 8001abe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001ac2:	4322      	orrs	r2, r4
 8001ac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    DMA2_Stream4->CR |= DMA_SxCR_EN; // Port B (TIM1_CH4/COM)
 8001ac8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001aca:	4322      	orrs	r2, r4
 8001acc:	671a      	str	r2, [r3, #112]	@ 0x70
    DMA2_Stream3->CR |= DMA_SxCR_EN; // Port C (TIM1_CH1)
 8001ace:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ad0:	4322      	orrs	r2, r4
 8001ad2:	659a      	str	r2, [r3, #88]	@ 0x58
    DMA2_Stream6->CR |= DMA_SxCR_EN; // Port D (TIM1_CH3)
 8001ad4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001ad8:	4322      	orrs	r2, r4
 8001ada:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    DMA2_Stream1->CR |= DMA_SxCR_EN; // Port E (TIM8_UP)
 8001ade:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ae0:	4322      	orrs	r2, r4
 8001ae2:	629a      	str	r2, [r3, #40]	@ 0x28


}
 8001ae4:	bd38      	pop	{r3, r4, r5, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000494 	.word	0x20000494
 8001aec:	20000010 	.word	0x20000010
 8001af0:	2000000f 	.word	0x2000000f
 8001af4:	2000000e 	.word	0x2000000e
 8001af8:	2000000d 	.word	0x2000000d
 8001afc:	2000000c 	.word	0x2000000c
 8001b00:	40010000 	.word	0x40010000
 8001b04:	40010400 	.word	0x40010400
 8001b08:	40026400 	.word	0x40026400

08001b0c <setup_Dshot_Tx_Only>:

// --- Updated setup_Dshot_Tx_Only (Configuration for all pairs) ---
void setup_Dshot_Tx_Only(void)
{
 8001b0c:	b410      	push	{r4}
 8001b0e:	b087      	sub	sp, #28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b10:	4a74      	ldr	r2, [pc, #464]	@ (8001ce4 <setup_Dshot_Tx_Only+0x1d8>)

    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN | RCC_APB2ENR_TIM8EN;
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;

    // --- TIM1 SETUP (For pairs A, B, C, D) ---
    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001b12:	4b75      	ldr	r3, [pc, #468]	@ (8001ce8 <setup_Dshot_Tx_Only+0x1dc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b14:	2100      	movs	r1, #0
 8001b16:	9101      	str	r1, [sp, #4]
 8001b18:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 8001b1a:	f040 0001 	orr.w	r0, r0, #1
 8001b1e:	6310      	str	r0, [r2, #48]	@ 0x30
 8001b20:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b22:	f004 0401 	and.w	r4, r4, #1
 8001b26:	9401      	str	r4, [sp, #4]
 8001b28:	9c01      	ldr	r4, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2a:	9102      	str	r1, [sp, #8]
 8001b2c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b2e:	f044 0402 	orr.w	r4, r4, #2
 8001b32:	6314      	str	r4, [r2, #48]	@ 0x30
 8001b34:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b36:	f004 0402 	and.w	r4, r4, #2
 8001b3a:	9402      	str	r4, [sp, #8]
 8001b3c:	9c02      	ldr	r4, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3e:	9103      	str	r1, [sp, #12]
 8001b40:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b42:	f044 0404 	orr.w	r4, r4, #4
 8001b46:	6314      	str	r4, [r2, #48]	@ 0x30
 8001b48:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b4a:	f004 0404 	and.w	r4, r4, #4
 8001b4e:	9403      	str	r4, [sp, #12]
 8001b50:	9c03      	ldr	r4, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b52:	9104      	str	r1, [sp, #16]
 8001b54:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b56:	f044 0408 	orr.w	r4, r4, #8
 8001b5a:	6314      	str	r4, [r2, #48]	@ 0x30
 8001b5c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b5e:	f004 0408 	and.w	r4, r4, #8
 8001b62:	9404      	str	r4, [sp, #16]
 8001b64:	9c04      	ldr	r4, [sp, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b66:	9105      	str	r1, [sp, #20]
 8001b68:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b6a:	f044 0410 	orr.w	r4, r4, #16
 8001b6e:	6314      	str	r4, [r2, #48]	@ 0x30
 8001b70:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b72:	f004 0410 	and.w	r4, r4, #16
 8001b76:	9405      	str	r4, [sp, #20]
 8001b78:	9c05      	ldr	r4, [sp, #20]
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN | RCC_APB2ENR_TIM8EN;
 8001b7a:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8001b7c:	f044 0403 	orr.w	r4, r4, #3
 8001b80:	6454      	str	r4, [r2, #68]	@ 0x44
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8001b82:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8001b84:	f444 0480 	orr.w	r4, r4, #4194304	@ 0x400000
 8001b88:	6314      	str	r4, [r2, #48]	@ 0x30
    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001b8a:	2084      	movs	r0, #132	@ 0x84
    TIM1->PSC = 0;
    TIM1->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 8001b8c:	2422      	movs	r4, #34	@ 0x22
    TIM1->CCR1 = (DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS);///2;
 8001b8e:	2223      	movs	r2, #35	@ 0x23
    TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001b90:	6018      	str	r0, [r3, #0]
    TIM1->PSC = 0;
 8001b92:	6299      	str	r1, [r3, #40]	@ 0x28
    TIM1->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 8001b94:	62dc      	str	r4, [r3, #44]	@ 0x2c
    TIM1->CCR1 = (DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS);///2;
 8001b96:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR3 = 1; // For Port D
 8001b98:	2201      	movs	r2, #1
 8001b9a:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM1->CCR4 = 1; // For Port B
 8001b9c:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM1->CR2 = TIM_CR2_MMS_1; // Update Event is TRGO
 8001b9e:	2220      	movs	r2, #32
 8001ba0:	605a      	str	r2, [r3, #4]
    TIM1->DIER |= TIM_DIER_UDE | TIM_DIER_CC1DE | TIM_DIER_CC3DE | TIM_DIER_CC4DE;
 8001ba2:	68da      	ldr	r2, [r3, #12]
 8001ba4:	f442 52d8 	orr.w	r2, r2, #6912	@ 0x1b00
 8001ba8:	60da      	str	r2, [r3, #12]

    // Configure Commutation Event for Port B
    TIM1->CCMR2 &= ~TIM_CCMR2_OC4M;
 8001baa:	69da      	ldr	r2, [r3, #28]
 8001bac:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8001bb0:	61da      	str	r2, [r3, #28]
    TIM1->CCMR2 |= (6 << TIM_CCMR2_OC4M_Pos);
 8001bb2:	69da      	ldr	r2, [r3, #28]
 8001bb4:	f442 42c0 	orr.w	r2, r2, #24576	@ 0x6000
 8001bb8:	61da      	str	r2, [r3, #28]
    TIM1->CCER |= TIM_CCER_CC4E;
 8001bba:	6a1a      	ldr	r2, [r3, #32]
 8001bbc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001bc0:	621a      	str	r2, [r3, #32]
    TIM1->BDTR |= TIM_BDTR_MOE;
 8001bc2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001bc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001bc8:	645a      	str	r2, [r3, #68]	@ 0x44

    TIM1->EGR |= TIM_EGR_UG;
 8001bca:	695a      	ldr	r2, [r3, #20]
 8001bcc:	f042 0201 	orr.w	r2, r2, #1
 8001bd0:	615a      	str	r2, [r3, #20]
    TIM1->SR &= ~TIM_SR_UIF;
 8001bd2:	691a      	ldr	r2, [r3, #16]
 8001bd4:	f022 0201 	bic.w	r2, r2, #1
 8001bd8:	611a      	str	r2, [r3, #16]

    // --- TIM8 SETUP (For pair E) ---
    TIM8->CR1 = TIM_CR1_ARPE | TIM_CR1_URS;
 8001bda:	f8c3 0400 	str.w	r0, [r3, #1024]	@ 0x400
    TIM8->PSC = 0;
 8001bde:	f8c3 1428 	str.w	r1, [r3, #1064]	@ 0x428
    TIM8->ARR = DSHOT_BB_FRAME_LENGTH / DSHOT_BB_FRAME_SECTIONS - 1;
 8001be2:	f8c3 442c 	str.w	r4, [r3, #1068]	@ 0x42c
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001be6:	f8d3 1444 	ldr.w	r1, [r3, #1092]	@ 0x444
    TIM8->SR &= ~TIM_SR_UIF;

    // --- DMA Configurations ---

    // DMA2 Stream 5, Channel 6 (TIM1_UP) - PORT A
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8001bea:	4a40      	ldr	r2, [pc, #256]	@ (8001cec <setup_Dshot_Tx_Only+0x1e0>)
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001bec:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8001bf0:	f8c3 1444 	str.w	r1, [r3, #1092]	@ 0x444
    TIM8->EGR |= TIM_EGR_UG;
 8001bf4:	f8d3 1414 	ldr.w	r1, [r3, #1044]	@ 0x414
 8001bf8:	f041 0101 	orr.w	r1, r1, #1
 8001bfc:	f8c3 1414 	str.w	r1, [r3, #1044]	@ 0x414
    TIM8->SR &= ~TIM_SR_UIF;
 8001c00:	f8d3 1410 	ldr.w	r1, [r3, #1040]	@ 0x410
 8001c04:	f021 0101 	bic.w	r1, r1, #1
 8001c08:	f8c3 1410 	str.w	r1, [r3, #1040]	@ 0x410
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8001c0c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001c10:	f023 0301 	bic.w	r3, r3, #1
 8001c14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    while (DMA2_Stream5->CR & DMA_SxCR_EN);
 8001c18:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001c1c:	07db      	lsls	r3, r3, #31
 8001c1e:	d4fb      	bmi.n	8001c18 <setup_Dshot_Tx_Only+0x10c>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
    DMA2_Stream5->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001c20:	4b33      	ldr	r3, [pc, #204]	@ (8001cf0 <setup_Dshot_Tx_Only+0x1e4>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 8001c22:	f44f 6174 	mov.w	r1, #3904	@ 0xf40
 8001c26:	60d1      	str	r1, [r2, #12]
    DMA2_Stream5->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001c28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c2c:	4b31      	ldr	r3, [pc, #196]	@ (8001cf4 <setup_Dshot_Tx_Only+0x1e8>)
 8001c2e:	2110      	movs	r1, #16
 8001c30:	6099      	str	r1, [r3, #8]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c32:	2130      	movs	r1, #48	@ 0x30
 8001c34:	f883 1344 	strb.w	r1, [r3, #836]	@ 0x344
    NVIC_EnableIRQ(DMA2_Stream5_IRQn);
    NVIC_SetPriority(DMA2_Stream5_IRQn, 3);

    // DMA2 Stream 4, Channel 6 (TIM1_CH4/COM) - PORT B
    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8001c38:	6f13      	ldr	r3, [r2, #112]	@ 0x70
    while (DMA2_Stream4->CR & DMA_SxCR_EN);
 8001c3a:	482c      	ldr	r0, [pc, #176]	@ (8001cec <setup_Dshot_Tx_Only+0x1e0>)
    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8001c3c:	f023 0301 	bic.w	r3, r3, #1
 8001c40:	6713      	str	r3, [r2, #112]	@ 0x70
    while (DMA2_Stream4->CR & DMA_SxCR_EN);
 8001c42:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 8001c44:	07dc      	lsls	r4, r3, #31
 8001c46:	d4fc      	bmi.n	8001c42 <setup_Dshot_Tx_Only+0x136>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
    DMA2_Stream4->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001c48:	4b29      	ldr	r3, [pc, #164]	@ (8001cf0 <setup_Dshot_Tx_Only+0x1e4>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 8001c4a:	223d      	movs	r2, #61	@ 0x3d
 8001c4c:	60c2      	str	r2, [r0, #12]
    DMA2_Stream4->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001c4e:	6703      	str	r3, [r0, #112]	@ 0x70
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c50:	4b28      	ldr	r3, [pc, #160]	@ (8001cf4 <setup_Dshot_Tx_Only+0x1e8>)
 8001c52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c56:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c58:	2230      	movs	r2, #48	@ 0x30
 8001c5a:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
    NVIC_EnableIRQ(DMA2_Stream4_IRQn);
    NVIC_SetPriority(DMA2_Stream4_IRQn, 3);

    // DMA2 Stream 3, Channel 6 (TIM1_CH1) - PORT C
    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8001c5e:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    while (DMA2_Stream3->CR & DMA_SxCR_EN);
 8001c60:	4922      	ldr	r1, [pc, #136]	@ (8001cec <setup_Dshot_Tx_Only+0x1e0>)
    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8001c62:	f023 0301 	bic.w	r3, r3, #1
 8001c66:	6583      	str	r3, [r0, #88]	@ 0x58
    while (DMA2_Stream3->CR & DMA_SxCR_EN);
 8001c68:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8001c6a:	07d8      	lsls	r0, r3, #31
 8001c6c:	d4fc      	bmi.n	8001c68 <setup_Dshot_Tx_Only+0x15c>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
    DMA2_Stream3->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001c6e:	4b20      	ldr	r3, [pc, #128]	@ (8001cf0 <setup_Dshot_Tx_Only+0x1e4>)
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8001c70:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8001c74:	608a      	str	r2, [r1, #8]
    DMA2_Stream3->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001c76:	658b      	str	r3, [r1, #88]	@ 0x58
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c78:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf4 <setup_Dshot_Tx_Only+0x1e8>)
 8001c7a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c7e:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c80:	2230      	movs	r2, #48	@ 0x30
 8001c82:	f883 233b 	strb.w	r2, [r3, #827]	@ 0x33b
    NVIC_EnableIRQ(DMA2_Stream3_IRQn);
    NVIC_SetPriority(DMA2_Stream3_IRQn, 3);

    // DMA2 Stream 6, Channel 6 (TIM1_CH3) - PORT D
    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8001c86:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
    while (DMA2_Stream6->CR & DMA_SxCR_EN);
 8001c8a:	4a18      	ldr	r2, [pc, #96]	@ (8001cec <setup_Dshot_Tx_Only+0x1e0>)
    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8001c8c:	f023 0301 	bic.w	r3, r3, #1
 8001c90:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
    while (DMA2_Stream6->CR & DMA_SxCR_EN);
 8001c94:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8001c98:	07d9      	lsls	r1, r3, #31
 8001c9a:	d4fb      	bmi.n	8001c94 <setup_Dshot_Tx_Only+0x188>
    //DMA2->HIFCR = 0xFFFFFFFF;
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
    DMA2_Stream6->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001c9c:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <setup_Dshot_Tx_Only+0x1e4>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8001c9e:	f44f 1174 	mov.w	r1, #3997696	@ 0x3d0000
 8001ca2:	60d1      	str	r1, [r2, #12]
    DMA2_Stream6->CR = (6 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001ca4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ca8:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <setup_Dshot_Tx_Only+0x1e8>)
 8001caa:	2120      	movs	r1, #32
 8001cac:	6099      	str	r1, [r3, #8]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cae:	2130      	movs	r1, #48	@ 0x30
 8001cb0:	f883 1345 	strb.w	r1, [r3, #837]	@ 0x345
    NVIC_EnableIRQ(DMA2_Stream6_IRQn);
    NVIC_SetPriority(DMA2_Stream6_IRQn, 3);

    // DMA2 Stream 1, Channel 7 (TIM8_UP) - PORT E
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8001cb4:	6a93      	ldr	r3, [r2, #40]	@ 0x28
    while (DMA2_Stream1->CR & DMA_SxCR_EN);
 8001cb6:	490d      	ldr	r1, [pc, #52]	@ (8001cec <setup_Dshot_Tx_Only+0x1e0>)
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8001cb8:	f023 0301 	bic.w	r3, r3, #1
 8001cbc:	6293      	str	r3, [r2, #40]	@ 0x28
    while (DMA2_Stream1->CR & DMA_SxCR_EN);
 8001cbe:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8001cc0:	07db      	lsls	r3, r3, #31
 8001cc2:	d4fc      	bmi.n	8001cbe <setup_Dshot_Tx_Only+0x1b2>
    //DMA2->LIFCR = 0xFFFFFFFF;
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
    DMA2_Stream1->CR = (7 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf8 <setup_Dshot_Tx_Only+0x1ec>)
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 8001cc6:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001cca:	608a      	str	r2, [r1, #8]
    DMA2_Stream1->CR = (7 << DMA_SxCR_CHSEL_Pos) | DMA_SxCR_PL | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_TCIE | DMA_SxCR_DIR_0;
 8001ccc:	628b      	str	r3, [r1, #40]	@ 0x28
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cce:	4b09      	ldr	r3, [pc, #36]	@ (8001cf4 <setup_Dshot_Tx_Only+0x1e8>)
 8001cd0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cd4:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd6:	2230      	movs	r2, #48	@ 0x30
 8001cd8:	f883 2339 	strb.w	r2, [r3, #825]	@ 0x339
    NVIC_EnableIRQ(DMA2_Stream1_IRQn);
    NVIC_SetPriority(DMA2_Stream1_IRQn, 3);
}
 8001cdc:	b007      	add	sp, #28
 8001cde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40010000 	.word	0x40010000
 8001cec:	40026400 	.word	0x40026400
 8001cf0:	0c035450 	.word	0x0c035450
 8001cf4:	e000e100 	.word	0xe000e100
 8001cf8:	0e035450 	.word	0x0e035450

08001cfc <get_BDshot_response>:
uint32_t get_BDshot_response(uint32_t raw_buffer[], const uint8_t motor_shift)
{
    uint32_t* buffer_end = raw_buffer + 31 * BDSHOT_RESPONSE_BITRATE / 1000 * BDSHOT_RESPONSE_OVERSAMPLING;
    while (raw_buffer < buffer_end)
    {
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001cfc:	2301      	movs	r3, #1
{
 8001cfe:	b5f0      	push	{r4, r5, r6, r7, lr}
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d00:	fa03 f101 	lsl.w	r1, r3, r1
 8001d04:	f500 7590 	add.w	r5, r0, #288	@ 0x120
    while (raw_buffer < buffer_end)
 8001d08:	42a8      	cmp	r0, r5
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d0a:	f100 0304 	add.w	r3, r0, #4
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d0e:	f100 0608 	add.w	r6, r0, #8
    while (raw_buffer < buffer_end)
 8001d12:	f000 809c 	beq.w	8001e4e <get_BDshot_response+0x152>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d16:	e9d0 2400 	ldrd	r2, r4, [r0]
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d1a:	4211      	tst	r1, r2
 8001d1c:	d00e      	beq.n	8001d3c <get_BDshot_response+0x40>
 8001d1e:	4221      	tst	r1, r4
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d20:	6882      	ldr	r2, [r0, #8]
        if (__builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d22:	d07e      	beq.n	8001e22 <get_BDshot_response+0x126>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d24:	4211      	tst	r1, r2
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 8001d26:	68c4      	ldr	r4, [r0, #12]
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d28:	f100 030c 	add.w	r3, r0, #12
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 8001d2c:	f100 0010 	add.w	r0, r0, #16
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d30:	d07a      	beq.n	8001e28 <get_BDshot_response+0x12c>
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001d32:	4221      	tst	r1, r4
 8001d34:	d1e8      	bne.n	8001d08 <get_BDshot_response+0xc>
 8001d36:	461a      	mov	r2, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0))
 8001d38:	4603      	mov	r3, r0
 8001d3a:	4610      	mov	r0, r2
            buffer_end = raw_buffer + BDSHOT_RESPONSE_LENGTH * BDSHOT_RESPONSE_OVERSAMPLING;
            uint32_t motor_response = 0;
            uint8_t bits = 0;
            while (raw_buffer <= buffer_end)
            {
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d3c:	461a      	mov	r2, r3
            uint8_t bits = 0;
 8001d3e:	2500      	movs	r5, #0
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d40:	f852 4b04 	ldr.w	r4, [r2], #4
 8001d44:	4221      	tst	r1, r4
            buffer_end = raw_buffer + BDSHOT_RESPONSE_LENGTH * BDSHOT_RESPONSE_OVERSAMPLING;
 8001d46:	f103 0efc 	add.w	lr, r3, #252	@ 0xfc
            uint32_t motor_response = 0;
 8001d4a:	462e      	mov	r6, r5
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d4c:	d116      	bne.n	8001d7c <get_BDshot_response+0x80>
 8001d4e:	685f      	ldr	r7, [r3, #4]
 8001d50:	4239      	tst	r1, r7
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d52:	f103 0408 	add.w	r4, r3, #8
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d56:	d152      	bne.n	8001dfe <get_BDshot_response+0x102>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d58:	689f      	ldr	r7, [r3, #8]
 8001d5a:	4239      	tst	r1, r7
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d5c:	f103 020c 	add.w	r2, r3, #12
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d60:	d150      	bne.n	8001e04 <get_BDshot_response+0x108>
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 8001d62:	68dc      	ldr	r4, [r3, #12]
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d64:	4221      	tst	r1, r4
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 8001d66:	f103 0c10 	add.w	ip, r3, #16
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d6a:	d14d      	bne.n	8001e08 <get_BDshot_response+0x10c>
            while (raw_buffer <= buffer_end)
 8001d6c:	45f4      	cmp	ip, lr
 8001d6e:	d807      	bhi.n	8001d80 <get_BDshot_response+0x84>
 8001d70:	4663      	mov	r3, ip
                if (__builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001d72:	461a      	mov	r2, r3
 8001d74:	f852 4b04 	ldr.w	r4, [r2], #4
 8001d78:	4221      	tst	r1, r4
 8001d7a:	d0e8      	beq.n	8001d4e <get_BDshot_response+0x52>
                {
                    if (raw_buffer <= buffer_end) {
 8001d7c:	4572      	cmp	r2, lr
 8001d7e:	d90a      	bls.n	8001d96 <get_BDshot_response+0x9a>
                        }
                    }
                }
            }
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
            if (*buffer_previous & (1 << motor_shift)) {
 8001d80:	6803      	ldr	r3, [r0, #0]
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
 8001d82:	f1c5 0215 	rsb	r2, r5, #21
            if (*buffer_previous & (1 << motor_shift)) {
 8001d86:	4219      	tst	r1, r3
            motor_response <<= (BDSHOT_RESPONSE_LENGTH - bits);
 8001d88:	fa06 f002 	lsl.w	r0, r6, r2
            if (*buffer_previous & (1 << motor_shift)) {
 8001d8c:	d002      	beq.n	8001d94 <get_BDshot_response+0x98>
                motor_response |= 0x1FFFFF >> bits;
 8001d8e:	4b32      	ldr	r3, [pc, #200]	@ (8001e58 <get_BDshot_response+0x15c>)
 8001d90:	412b      	asrs	r3, r5
 8001d92:	4318      	orrs	r0, r3
            }
            return motor_response;
        }
    }
    return 0xFFFFFFFF;
}
 8001d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        uint8_t len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001d96:	1a10      	subs	r0, r2, r0
 8001d98:	2814      	cmp	r0, #20
 8001d9a:	dc38      	bgt.n	8001e0e <get_BDshot_response+0x112>
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	4604      	mov	r4, r0
                        bits += len;
 8001da0:	442c      	add	r4, r5
                        motor_response <<= len;
 8001da2:	4086      	lsls	r6, r0
                        bits += len;
 8001da4:	b2e5      	uxtb	r5, r4
                        while (raw_buffer < buffer_end)
 8001da6:	4572      	cmp	r2, lr
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001da8:	4694      	mov	ip, r2
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001daa:	f102 0408 	add.w	r4, r2, #8
                        while (raw_buffer < buffer_end)
 8001dae:	d251      	bcs.n	8001e54 <get_BDshot_response+0x158>
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001db0:	f85c 0b04 	ldr.w	r0, [ip], #4
 8001db4:	4201      	tst	r1, r0
 8001db6:	d010      	beq.n	8001dda <get_BDshot_response+0xde>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001db8:	6850      	ldr	r0, [r2, #4]
                            if (__builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001dba:	4201      	tst	r1, r0
 8001dbc:	d042      	beq.n	8001e44 <get_BDshot_response+0x148>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001dbe:	6890      	ldr	r0, [r2, #8]
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001dc0:	4201      	tst	r1, r0
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001dc2:	f102 0c0c 	add.w	ip, r2, #12
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 8001dc6:	f102 0210 	add.w	r2, r2, #16
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001dca:	d03e      	beq.n	8001e4a <get_BDshot_response+0x14e>
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 8001dcc:	f852 0c04 	ldr.w	r0, [r2, #-4]
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001dd0:	4201      	tst	r1, r0
 8001dd2:	d1e8      	bne.n	8001da6 <get_BDshot_response+0xaa>
 8001dd4:	4660      	mov	r0, ip
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0)) {
 8001dd6:	4694      	mov	ip, r2
 8001dd8:	4602      	mov	r2, r0
                                if (raw_buffer <= buffer_end) {
 8001dda:	45f4      	cmp	ip, lr
 8001ddc:	d81f      	bhi.n	8001e1e <get_BDshot_response+0x122>
                                    len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001dde:	ebac 0303 	sub.w	r3, ip, r3
 8001de2:	2b14      	cmp	r3, #20
 8001de4:	dc22      	bgt.n	8001e2c <get_BDshot_response+0x130>
 8001de6:	2001      	movs	r0, #1
 8001de8:	4604      	mov	r4, r0
 8001dea:	4603      	mov	r3, r0
                                    bits += len;
 8001dec:	442b      	add	r3, r5
                                    motor_response <<= len;
 8001dee:	fa06 f404 	lsl.w	r4, r6, r4
                                    motor_response |= 0x1FFFFF >> (BDSHOT_RESPONSE_LENGTH - len);
 8001df2:	ea44 0600 	orr.w	r6, r4, r0
                                    bits += len;
 8001df6:	b2dd      	uxtb	r5, r3
                                    buffer_previous = raw_buffer - 1;
 8001df8:	4610      	mov	r0, r2
 8001dfa:	4663      	mov	r3, ip
 8001dfc:	e7b9      	b.n	8001d72 <get_BDshot_response+0x76>
 8001dfe:	4613      	mov	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001e00:	4622      	mov	r2, r4
 8001e02:	e7bb      	b.n	8001d7c <get_BDshot_response+0x80>
 8001e04:	4623      	mov	r3, r4
 8001e06:	e7b9      	b.n	8001d7c <get_BDshot_response+0x80>
 8001e08:	4613      	mov	r3, r2
                    __builtin_expect((*raw_buffer++ & (1 << motor_shift)), 0))
 8001e0a:	4662      	mov	r2, ip
 8001e0c:	e7b6      	b.n	8001d7c <get_BDshot_response+0x80>
                        uint8_t len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001e0e:	4c13      	ldr	r4, [pc, #76]	@ (8001e5c <get_BDshot_response+0x160>)
 8001e10:	1080      	asrs	r0, r0, #2
 8001e12:	fba4 0400 	umull	r0, r4, r4, r0
 8001e16:	f3c4 0447 	ubfx	r4, r4, #1, #8
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	e7c0      	b.n	8001da0 <get_BDshot_response+0xa4>
                        buffer_previous = raw_buffer - 1;
 8001e1e:	4618      	mov	r0, r3
            while (raw_buffer <= buffer_end)
 8001e20:	e7ae      	b.n	8001d80 <get_BDshot_response+0x84>
 8001e22:	4618      	mov	r0, r3
            __builtin_expect(!(*raw_buffer++ & 1 << motor_shift), 0) ||
 8001e24:	4633      	mov	r3, r6
 8001e26:	e789      	b.n	8001d3c <get_BDshot_response+0x40>
 8001e28:	4630      	mov	r0, r6
 8001e2a:	e787      	b.n	8001d3c <get_BDshot_response+0x40>
                                    len = MAX((raw_buffer - buffer_previous) / BDSHOT_RESPONSE_OVERSAMPLING, 1);
 8001e2c:	480b      	ldr	r0, [pc, #44]	@ (8001e5c <get_BDshot_response+0x160>)
 8001e2e:	109b      	asrs	r3, r3, #2
 8001e30:	fba0 0303 	umull	r0, r3, r0, r3
 8001e34:	f3c3 0347 	ubfx	r3, r3, #1, #8
                                    motor_response |= 0x1FFFFF >> (BDSHOT_RESPONSE_LENGTH - len);
 8001e38:	4807      	ldr	r0, [pc, #28]	@ (8001e58 <get_BDshot_response+0x15c>)
 8001e3a:	f1c3 0415 	rsb	r4, r3, #21
 8001e3e:	4120      	asrs	r0, r4
 8001e40:	461c      	mov	r4, r3
 8001e42:	e7d3      	b.n	8001dec <get_BDshot_response+0xf0>
 8001e44:	4662      	mov	r2, ip
                                __builtin_expect(!(*raw_buffer++ & (1 << motor_shift)), 0) ||
 8001e46:	46a4      	mov	ip, r4
 8001e48:	e7c7      	b.n	8001dda <get_BDshot_response+0xde>
 8001e4a:	4622      	mov	r2, r4
 8001e4c:	e7c5      	b.n	8001dda <get_BDshot_response+0xde>
    return 0xFFFFFFFF;
 8001e4e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        buffer_previous = raw_buffer - 1;
 8001e54:	4618      	mov	r0, r3
 8001e56:	e789      	b.n	8001d6c <get_BDshot_response+0x70>
 8001e58:	001fffff 	.word	0x001fffff
 8001e5c:	aaaaaaab 	.word	0xaaaaaaab

08001e60 <read_BDshot_response>:
    uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
    return (crc == calculated_crc);
}

void read_BDshot_response(uint32_t value, uint8_t motor){
    if (value < 0xFFFFFFF) {
 8001e60:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8001e64:	4298      	cmp	r0, r3
 8001e66:	d24c      	bcs.n	8001f02 <read_BDshot_response+0xa2>
        value = (value ^ (value >> 1));
 8001e68:	ea80 0050 	eor.w	r0, r0, r0, lsr #1

        uint32_t nibble1 = (value & 0x1F);
 8001e6c:	f000 031f 	and.w	r3, r0, #31
        uint32_t nibble2 = ((value >> 5) & 0x1F);
        uint32_t nibble3 = ((value >> 10) & 0x1F);
        uint32_t nibble4 = ((value >> 15) & 0x1F);

        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001e70:	4a29      	ldr	r2, [pc, #164]	@ (8001f18 <read_BDshot_response+0xb8>)
void read_BDshot_response(uint32_t value, uint8_t motor){
 8001e72:	b430      	push	{r4, r5}
        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001e74:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8001e78:	1c63      	adds	r3, r4, #1
        uint32_t nibble2 = ((value >> 5) & 0x1F);
 8001e7a:	f3c0 1544 	ubfx	r5, r0, #5, #5
        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001e7e:	d03a      	beq.n	8001ef6 <read_BDshot_response+0x96>
 8001e80:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
 8001e84:	1c6b      	adds	r3, r5, #1
 8001e86:	d036      	beq.n	8001ef6 <read_BDshot_response+0x96>
        uint32_t nibble3 = ((value >> 10) & 0x1F);
 8001e88:	f3c0 2384 	ubfx	r3, r0, #10, #5
        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e94:	d02f      	beq.n	8001ef6 <read_BDshot_response+0x96>
        uint32_t nibble4 = ((value >> 15) & 0x1F);
 8001e96:	f3c0 30c4 	ubfx	r0, r0, #15, #5
        if (GCR_table[nibble1] == iv || GCR_table[nibble2] == iv || GCR_table[nibble3] == iv || GCR_table[nibble4] == iv) {
 8001e9a:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8001e9e:	1c50      	adds	r0, r2, #1
 8001ea0:	d029      	beq.n	8001ef6 <read_BDshot_response+0x96>
            return;
        }

        uint32_t decoded_value = GCR_table[nibble1];
        decoded_value |= GCR_table[nibble2] << 4;
        decoded_value |= GCR_table[nibble3] << 8;
 8001ea2:	021b      	lsls	r3, r3, #8
 8001ea4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8001ea8:	4323      	orrs	r3, r4
        decoded_value |= GCR_table[nibble4] << 12;
 8001eaa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12

        if (BDshot_check_checksum(decoded_value))
 8001eae:	ea83 1213 	eor.w	r2, r3, r3, lsr #4
    uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001eb2:	f3c3 200b 	ubfx	r0, r3, #8, #12
        if (BDshot_check_checksum(decoded_value))
 8001eb6:	4050      	eors	r0, r2
    uint8_t calculated_crc = (~(value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001eb8:	f3c3 3207 	ubfx	r2, r3, #12, #8
        if (BDshot_check_checksum(decoded_value))
 8001ebc:	4042      	eors	r2, r0
 8001ebe:	43d2      	mvns	r2, r2
 8001ec0:	0712      	lsls	r2, r2, #28
    uint16_t value = (decoded_value >> 4);
 8001ec2:	ea4f 1013 	mov.w	r0, r3, lsr #4
        if (BDshot_check_checksum(decoded_value))
 8001ec6:	d121      	bne.n	8001f0c <read_BDshot_response+0xac>
        {
            motor_telemetry_data[motor].valid_rpm = true;
            motor_telemetry_data[motor].raw_rpm_value = ((decoded_value & 0x1FF0) >> 4) << (decoded_value >> 13);
 8001ec8:	0b5b      	lsrs	r3, r3, #13
 8001eca:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001ece:	4098      	lsls	r0, r3
            motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8001ed0:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <read_BDshot_response+0xbc>)
            motor_telemetry_data[motor].valid_rpm = true;
 8001ed2:	4c13      	ldr	r4, [pc, #76]	@ (8001f20 <read_BDshot_response+0xc0>)
            motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8001ed4:	4a13      	ldr	r2, [pc, #76]	@ (8001f24 <read_BDshot_response+0xc4>)
 8001ed6:	b280      	uxth	r0, r0
 8001ed8:	fbb2 f2f0 	udiv	r2, r2, r0
 8001edc:	fba3 0302 	umull	r0, r3, r3, r2
 8001ee0:	1ad2      	subs	r2, r2, r3
 8001ee2:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001ee6:	eb04 0081 	add.w	r0, r4, r1, lsl #2
            motor_telemetry_data[motor].valid_rpm = true;
 8001eea:	2201      	movs	r2, #1
            motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8001eec:	089b      	lsrs	r3, r3, #2
            motor_telemetry_data[motor].valid_rpm = true;
 8001eee:	f804 2021 	strb.w	r2, [r4, r1, lsl #2]
            motor_telemetry_data[motor].raw_rpm_value = 60 * 1000000 / motor_telemetry_data[motor].raw_rpm_value * 2 / MOTOR_POLES_NUMBER;
 8001ef2:	8043      	strh	r3, [r0, #2]
 8001ef4:	e003      	b.n	8001efe <read_BDshot_response+0x9e>
            motor_telemetry_data[motor].valid_rpm = false;
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <read_BDshot_response+0xc0>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
            motor_telemetry_data[motor].valid_rpm = false;
        }
    } else {
        motor_telemetry_data[motor].valid_rpm = false;
    }
}
 8001efe:	bc30      	pop	{r4, r5}
 8001f00:	4770      	bx	lr
        motor_telemetry_data[motor].valid_rpm = false;
 8001f02:	4b07      	ldr	r3, [pc, #28]	@ (8001f20 <read_BDshot_response+0xc0>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	f803 2021 	strb.w	r2, [r3, r1, lsl #2]
 8001f0a:	4770      	bx	lr
            motor_telemetry_data[motor].valid_rpm = false;
 8001f0c:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <read_BDshot_response+0xc0>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f803 2021 	strb.w	r2, [r3, r1, lsl #2]
 8001f14:	e7f3      	b.n	8001efe <read_BDshot_response+0x9e>
 8001f16:	bf00      	nop
 8001f18:	0800af78 	.word	0x0800af78
 8001f1c:	24924925 	.word	0x24924925
 8001f20:	20000468 	.word	0x20000468
 8001f24:	03938700 	.word	0x03938700

08001f28 <process_telemetry_with_new_method>:

void process_telemetry_with_new_method(void) {
 8001f28:	b508      	push	{r3, lr}
    // Process telemetry from all pairs
    dshot_A_rx_processing();
 8001f2a:	f000 fa3b 	bl	80023a4 <dshot_A_rx_processing>
    dshot_B_rx_processing();
 8001f2e:	f000 fb67 	bl	8002600 <dshot_B_rx_processing>
    dshot_C_rx_processing();
 8001f32:	f000 fc99 	bl	8002868 <dshot_C_rx_processing>
    dshot_D_rx_processing();
 8001f36:	f000 fde9 	bl	8002b0c <dshot_D_rx_processing>
    dshot_E_rx_processing();
 8001f3a:	f000 ff31 	bl	8002da0 <dshot_E_rx_processing>

    telemetry_done_flag = 0;
 8001f3e:	4b02      	ldr	r3, [pc, #8]	@ (8001f48 <process_telemetry_with_new_method+0x20>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	701a      	strb	r2, [r3, #0]
}
 8001f44:	bd08      	pop	{r3, pc}
 8001f46:	bf00      	nop
 8001f48:	20000490 	.word	0x20000490

08001f4c <pid_reset_all>:


void pid_reset_all(void)
{
    for (int i = 0; i < MOTORS_COUNT; i++) {
        pid_states[i].i_term = 0.0f;
 8001f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc8 <pid_reset_all+0x7c>)
 8001f4e:	2200      	movs	r2, #0
        pid_states[i].last_error = 0.0f;
        pid_states[i].filtered_error = 0.0f;
        pid_states[i].last_dshot_command = 0;
 8001f50:	2100      	movs	r1, #0
        pid_states[i].i_term = 0.0f;
 8001f52:	601a      	str	r2, [r3, #0]
        pid_states[i].last_error = 0.0f;
 8001f54:	605a      	str	r2, [r3, #4]
        pid_states[i].filtered_error = 0.0f;
 8001f56:	609a      	str	r2, [r3, #8]
        pid_states[i].last_dshot_command = 0;
 8001f58:	8199      	strh	r1, [r3, #12]
        pid_states[i].i_term = 0.0f;
 8001f5a:	615a      	str	r2, [r3, #20]
        pid_states[i].last_error = 0.0f;
 8001f5c:	619a      	str	r2, [r3, #24]
        pid_states[i].filtered_error = 0.0f;
 8001f5e:	61da      	str	r2, [r3, #28]
        pid_states[i].last_dshot_command = 0;
 8001f60:	8419      	strh	r1, [r3, #32]
        pid_states[i].i_term = 0.0f;
 8001f62:	629a      	str	r2, [r3, #40]	@ 0x28
        pid_states[i].last_error = 0.0f;
 8001f64:	62da      	str	r2, [r3, #44]	@ 0x2c
        pid_states[i].filtered_error = 0.0f;
 8001f66:	631a      	str	r2, [r3, #48]	@ 0x30
        pid_states[i].last_dshot_command = 0;
 8001f68:	8699      	strh	r1, [r3, #52]	@ 0x34
        pid_states[i].i_term = 0.0f;
 8001f6a:	63da      	str	r2, [r3, #60]	@ 0x3c
        pid_states[i].last_error = 0.0f;
 8001f6c:	641a      	str	r2, [r3, #64]	@ 0x40
        pid_states[i].filtered_error = 0.0f;
 8001f6e:	645a      	str	r2, [r3, #68]	@ 0x44
        pid_states[i].last_dshot_command = 0;
 8001f70:	f8a3 1048 	strh.w	r1, [r3, #72]	@ 0x48
        pid_states[i].i_term = 0.0f;
 8001f74:	651a      	str	r2, [r3, #80]	@ 0x50
        pid_states[i].last_error = 0.0f;
 8001f76:	655a      	str	r2, [r3, #84]	@ 0x54
        pid_states[i].filtered_error = 0.0f;
 8001f78:	659a      	str	r2, [r3, #88]	@ 0x58
        pid_states[i].last_dshot_command = 0;
 8001f7a:	f8a3 105c 	strh.w	r1, [r3, #92]	@ 0x5c
        pid_states[i].i_term = 0.0f;
 8001f7e:	665a      	str	r2, [r3, #100]	@ 0x64
        pid_states[i].last_error = 0.0f;
 8001f80:	669a      	str	r2, [r3, #104]	@ 0x68
        pid_states[i].filtered_error = 0.0f;
 8001f82:	66da      	str	r2, [r3, #108]	@ 0x6c
        pid_states[i].last_dshot_command = 0;
 8001f84:	f8a3 1070 	strh.w	r1, [r3, #112]	@ 0x70
        pid_states[i].i_term = 0.0f;
 8001f88:	679a      	str	r2, [r3, #120]	@ 0x78
        pid_states[i].last_error = 0.0f;
 8001f8a:	67da      	str	r2, [r3, #124]	@ 0x7c
        pid_states[i].filtered_error = 0.0f;
 8001f8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        pid_states[i].last_dshot_command = 0;
 8001f90:	f8a3 1084 	strh.w	r1, [r3, #132]	@ 0x84
        pid_states[i].i_term = 0.0f;
 8001f94:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        pid_states[i].last_error = 0.0f;
 8001f98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        pid_states[i].filtered_error = 0.0f;
 8001f9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        pid_states[i].last_dshot_command = 0;
 8001fa0:	f8a3 1098 	strh.w	r1, [r3, #152]	@ 0x98
        pid_states[i].i_term = 0.0f;
 8001fa4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        pid_states[i].last_error = 0.0f;
 8001fa8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        pid_states[i].filtered_error = 0.0f;
 8001fac:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        pid_states[i].last_dshot_command = 0;
 8001fb0:	f8a3 10ac 	strh.w	r1, [r3, #172]	@ 0xac
        pid_states[i].i_term = 0.0f;
 8001fb4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        pid_states[i].last_error = 0.0f;
 8001fb8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        pid_states[i].filtered_error = 0.0f;
 8001fbc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        pid_states[i].last_dshot_command = 0;
 8001fc0:	f8a3 10c0 	strh.w	r1, [r3, #192]	@ 0xc0
    }
}
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	200004a8 	.word	0x200004a8

08001fcc <pid_calculate_command>:
uint16_t pid_calculate_command(uint8_t motor_index,
                               uint32_t current_rpm_unsigned,
                               float target_rpm_signed,
                               float dt)
{
    if (motor_index >= MOTORS_COUNT || dt <= 0.0f)
 8001fcc:	2809      	cmp	r0, #9
 8001fce:	f200 811c 	bhi.w	800220a <pid_calculate_command+0x23e>
 8001fd2:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8001fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fda:	f240 8116 	bls.w	800220a <pid_calculate_command+0x23e>


    float error = target_rpm - current_rpm;


    float p_term = PID_KP * error;
 8001fde:	4a8c      	ldr	r2, [pc, #560]	@ (8002210 <pid_calculate_command+0x244>)
    float current_rpm = (float)current_rpm_unsigned;
 8001fe0:	ee07 1a90 	vmov	s15, r1
    if(target_rpm < 0.0f) {
 8001fe4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8001fec:	b410      	push	{r4}
    float current_rpm = (float)current_rpm_unsigned;
 8001fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
    float p_term = PID_KP * error;
 8001ff2:	ed92 6a00 	vldr	s12, [r2]
 8001ff6:	4603      	mov	r3, r0
    if(target_rpm < 0.0f) {
 8001ff8:	f100 80a7 	bmi.w	800214a <pid_calculate_command+0x17e>
    } else if(target_rpm > 0.0f) {
 8001ffc:	f340 808c 	ble.w	8002118 <pid_calculate_command+0x14c>
        if (current_rpm_unsigned == 0 && pid_states[motor_index].last_valid_rpm > 0.0f) {
 8002000:	2900      	cmp	r1, #0
 8002002:	f000 80ee 	beq.w	80021e2 <pid_calculate_command+0x216>
            pid_states[motor_index].last_valid_rpm = current_rpm;
 8002006:	4983      	ldr	r1, [pc, #524]	@ (8002214 <pid_calculate_command+0x248>)
    float error = target_rpm - current_rpm;
 8002008:	ee70 6a67 	vsub.f32	s13, s0, s15
            pid_states[motor_index].last_valid_rpm = current_rpm;
 800200c:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8002010:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    float p_term = PID_KP * error;
 8002014:	ee26 6a86 	vmul.f32	s12, s13, s12
            pid_states[motor_index].last_valid_rpm = current_rpm;
 8002018:	ea4f 0c80 	mov.w	ip, r0, lsl #2
 800201c:	edc2 7a04 	vstr	s15, [r2, #16]
        count = 1; // forward
 8002020:	2001      	movs	r0, #1

    // Integral: per motor
    if (fabsf(target_rpm) > 0.0f && fabsf(error) < fabsf(target_rpm) * 1.2f) {
 8002022:	eddf 7a7d 	vldr	s15, [pc, #500]	@ 8002218 <pid_calculate_command+0x24c>
 8002026:	ee60 7a27 	vmul.f32	s15, s0, s15
 800202a:	eeb0 7ae6 	vabs.f32	s14, s13
 800202e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002036:	f140 80b3 	bpl.w	80021a0 <pid_calculate_command+0x1d4>
        pid_states[motor_index].i_term += PID_KI * error * dt;
 800203a:	4a78      	ldr	r2, [pc, #480]	@ (800221c <pid_calculate_command+0x250>)
        if(pid_states[motor_index].i_term > 500.0f) pid_states[motor_index].i_term = 500.0f;
 800203c:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8002220 <pid_calculate_command+0x254>
        pid_states[motor_index].i_term += PID_KI * error * dt;
 8002040:	ed92 7a00 	vldr	s14, [r2]
 8002044:	eb0c 0203 	add.w	r2, ip, r3
 8002048:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800204c:	ee60 0a87 	vmul.f32	s1, s1, s14
 8002050:	ed92 7a00 	vldr	s14, [r2]
 8002054:	eea0 7aa6 	vfma.f32	s14, s1, s13
        if(pid_states[motor_index].i_term > 500.0f) pid_states[motor_index].i_term = 500.0f;
 8002058:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800205c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002060:	f300 80c8 	bgt.w	80021f4 <pid_calculate_command+0x228>
        if(pid_states[motor_index].i_term < -500.0f) pid_states[motor_index].i_term = -500.0f;
 8002064:	eddf 7a6f 	vldr	s15, [pc, #444]	@ 8002224 <pid_calculate_command+0x258>
 8002068:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800206c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002070:	f140 80c2 	bpl.w	80021f8 <pid_calculate_command+0x22c>
 8002074:	eef0 4a40 	vmov.f32	s9, s0
 8002078:	eeb0 7a67 	vmov.f32	s14, s15
 800207c:	edc2 7a00 	vstr	s15, [r2]
    } else {
        pid_states[motor_index].i_term *= 0.95f;
    }


    float error_derivative = error - pid_states[motor_index].last_error;
 8002080:	eb0c 0203 	add.w	r2, ip, r3
 8002084:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8002088:	edd2 5a01 	vldr	s11, [r2, #4]
    pid_states[motor_index].last_error = error;
    pid_states[motor_index].filtered_error = 0.4f * error_derivative + 0.6f * pid_states[motor_index].filtered_error;
 800208c:	edd2 7a02 	vldr	s15, [r2, #8]
 8002090:	ed9f 5a65 	vldr	s10, [pc, #404]	@ 8002228 <pid_calculate_command+0x25c>
    float d_term = PID_KD * pid_states[motor_index].filtered_error;
 8002094:	4c65      	ldr	r4, [pc, #404]	@ (800222c <pid_calculate_command+0x260>)
    pid_states[motor_index].last_error = error;
 8002096:	edc2 6a01 	vstr	s13, [r2, #4]
    pid_states[motor_index].filtered_error = 0.4f * error_derivative + 0.6f * pid_states[motor_index].filtered_error;
 800209a:	ee67 7a85 	vmul.f32	s15, s15, s10
    float error_derivative = error - pid_states[motor_index].last_error;
 800209e:	ee76 5ae5 	vsub.f32	s11, s13, s11
    pid_states[motor_index].filtered_error = 0.4f * error_derivative + 0.6f * pid_states[motor_index].filtered_error;
 80020a2:	ed9f 5a63 	vldr	s10, [pc, #396]	@ 8002230 <pid_calculate_command+0x264>
 80020a6:	ee30 0a06 	vadd.f32	s0, s0, s12
 80020aa:	eee5 7a85 	vfma.f32	s15, s11, s10
    const float DSHOT_MIN = 48.0f;       // Minimum DShot value for reverse thrust/idle
    const float DSHOT_MAX = 2047.0f;

    float dshot_f = 0;

    if(count == 1) {
 80020ae:	2801      	cmp	r0, #1
 80020b0:	ee30 0a07 	vadd.f32	s0, s0, s14
 80020b4:	ed94 6a00 	vldr	s12, [r4]
    float throttle_value = ff_from_target + pid_correction;
 80020b8:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8002234 <pid_calculate_command+0x268>
    pid_states[motor_index].filtered_error = 0.4f * error_derivative + 0.6f * pid_states[motor_index].filtered_error;
 80020bc:	edc2 7a02 	vstr	s15, [r2, #8]
    float throttle_value = ff_from_target + pid_correction;
 80020c0:	eea7 0a86 	vfma.f32	s0, s15, s12
 80020c4:	ee20 0a07 	vmul.f32	s0, s0, s14
    if(count == 1) {
 80020c8:	d059      	beq.n	800217e <pid_calculate_command+0x1b2>
        dshot_f = DSHOT_NEUTRAL + throttle_value; // forward
    } else if(count == 2) {
 80020ca:	2802      	cmp	r0, #2
 80020cc:	d15f      	bne.n	800218e <pid_calculate_command+0x1c2>
    if(count == 1) {

        if(dshot_f < DSHOT_NEUTRAL) dshot_f = DSHOT_NEUTRAL;
    } else if (count == 2) {

        if(dshot_f < DSHOT_MIN) dshot_f = DSHOT_MIN;
 80020ce:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	f100 808b 	bmi.w	80021f0 <pid_calculate_command+0x224>
        dshot_f = DSHOT_MIN + throttle_value; // reverse
 80020da:	eddf 7a57 	vldr	s15, [pc, #348]	@ 8002238 <pid_calculate_command+0x26c>
 80020de:	ee30 0a27 	vadd.f32	s0, s0, s15
    }


    if(dshot_f > DSHOT_MAX) dshot_f = DSHOT_MAX;
 80020e2:	eddf 7a56 	vldr	s15, [pc, #344]	@ 800223c <pid_calculate_command+0x270>
 80020e6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80020ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr


    uint16_t dshot_command = (uint16_t)(dshot_f + 0.5f);
 80020ee:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
    if(dshot_f > DSHOT_MAX) dshot_f = DSHOT_MAX;
 80020f2:	bf88      	it	hi
 80020f4:	eeb0 0a67 	vmovhi.f32	s0, s15
    uint16_t dshot_command = (uint16_t)(dshot_f + 0.5f);
 80020f8:	ee30 0a07 	vadd.f32	s0, s0, s14
 80020fc:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8002100:	ee10 2a10 	vmov	r2, s0
 8002104:	b290      	uxth	r0, r2
    pid_states[motor_index].last_dshot_command = dshot_command;
 8002106:	449c      	add	ip, r3
 8002108:	eb01 018c 	add.w	r1, r1, ip, lsl #2

    // --- Debug ---
    static uint16_t debug_counter = 0;
    if(motor_index == DEBUG_PRINT_MOTOR) {
 800210c:	2b01      	cmp	r3, #1
    pid_states[motor_index].last_dshot_command = dshot_command;
 800210e:	8188      	strh	r0, [r1, #12]
    if(motor_index == DEBUG_PRINT_MOTOR) {
 8002110:	d049      	beq.n	80021a6 <pid_calculate_command+0x1da>
            debug_counter = 0;
        }
    }

    return dshot_command;
}
 8002112:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002116:	4770      	bx	lr
    float error = target_rpm - current_rpm;
 8002118:	ee70 6a67 	vsub.f32	s13, s0, s15
    float p_term = PID_KP * error;
 800211c:	493d      	ldr	r1, [pc, #244]	@ (8002214 <pid_calculate_command+0x248>)
 800211e:	ee26 6a86 	vmul.f32	s12, s13, s12
    float target_rpm = target_rpm_signed;
 8002122:	eef0 4a40 	vmov.f32	s9, s0
    uint8_t count = 0;
 8002126:	2000      	movs	r0, #0
    if (fabsf(target_rpm) > 0.0f && fabsf(error) < fabsf(target_rpm) * 1.2f) {
 8002128:	eeb0 0ac0 	vabs.f32	s0, s0
 800212c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
        pid_states[motor_index].i_term *= 0.95f;
 8002130:	eb0c 0203 	add.w	r2, ip, r3
 8002134:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8002138:	ed92 7a00 	vldr	s14, [r2]
 800213c:	eddf 7a40 	vldr	s15, [pc, #256]	@ 8002240 <pid_calculate_command+0x274>
 8002140:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002144:	ed82 7a00 	vstr	s14, [r2]
 8002148:	e79a      	b.n	8002080 <pid_calculate_command+0xb4>
        target_rpm = -target_rpm;
 800214a:	eeb1 0a40 	vneg.f32	s0, s0
        if (current_rpm_unsigned == 0 && pid_states[motor_index].last_valid_rpm > 0.0f) {
 800214e:	2900      	cmp	r1, #0
 8002150:	d13c      	bne.n	80021cc <pid_calculate_command+0x200>
 8002152:	2002      	movs	r0, #2
 8002154:	492f      	ldr	r1, [pc, #188]	@ (8002214 <pid_calculate_command+0x248>)
 8002156:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800215a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800215e:	ed92 7a04 	vldr	s14, [r2, #16]
            current_rpm = pid_states[motor_index].last_valid_rpm;
 8002162:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8002166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        if (current_rpm_unsigned == 0 && pid_states[motor_index].last_valid_rpm > 0.0f) {
 800216a:	ea4f 0c83 	mov.w	ip, r3, lsl #2
            current_rpm = pid_states[motor_index].last_valid_rpm;
 800216e:	bfc8      	it	gt
 8002170:	eef0 7a47 	vmovgt.f32	s15, s14
    float error = target_rpm - current_rpm;
 8002174:	ee70 6a67 	vsub.f32	s13, s0, s15
    float p_term = PID_KP * error;
 8002178:	ee26 6a86 	vmul.f32	s12, s13, s12
    if (fabsf(target_rpm) > 0.0f && fabsf(error) < fabsf(target_rpm) * 1.2f) {
 800217c:	e751      	b.n	8002022 <pid_calculate_command+0x56>
        if(dshot_f < DSHOT_NEUTRAL) dshot_f = DSHOT_NEUTRAL;
 800217e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002186:	d52e      	bpl.n	80021e6 <pid_calculate_command+0x21a>
 8002188:	f44f 6083 	mov.w	r0, #1048	@ 0x418
 800218c:	e7bb      	b.n	8002106 <pid_calculate_command+0x13a>
        pid_states[motor_index].i_term = 0.0f;
 800218e:	2300      	movs	r3, #0
        return 0;
 8002190:	2000      	movs	r0, #0
}
 8002192:	f85d 4b04 	ldr.w	r4, [sp], #4
        pid_states[motor_index].i_term = 0.0f;
 8002196:	6013      	str	r3, [r2, #0]
        pid_states[motor_index].last_error = 0.0f;
 8002198:	6053      	str	r3, [r2, #4]
        pid_states[motor_index].filtered_error = 0.0f;
 800219a:	6093      	str	r3, [r2, #8]
        pid_states[motor_index].last_valid_rpm = 0.0f; // Reset valid RPM on stop
 800219c:	6113      	str	r3, [r2, #16]
}
 800219e:	4770      	bx	lr
 80021a0:	eef0 4a40 	vmov.f32	s9, s0
 80021a4:	e7c4      	b.n	8002130 <pid_calculate_command+0x164>
        debug_counter++;
 80021a6:	4927      	ldr	r1, [pc, #156]	@ (8002244 <pid_calculate_command+0x278>)
 80021a8:	880a      	ldrh	r2, [r1, #0]
 80021aa:	3201      	adds	r2, #1
 80021ac:	b292      	uxth	r2, r2
        if(debug_counter >= DEBUG_CYCLE_DIVIDER) {
 80021ae:	f5b2 7f96 	cmp.w	r2, #300	@ 0x12c
        debug_counter++;
 80021b2:	800a      	strh	r2, [r1, #0]
        if(debug_counter >= DEBUG_CYCLE_DIVIDER) {
 80021b4:	d3ad      	bcc.n	8002112 <pid_calculate_command+0x146>
            pid_debug.motor_index = motor_index;
 80021b6:	4a24      	ldr	r2, [pc, #144]	@ (8002248 <pid_calculate_command+0x27c>)
            debug_counter = 0;
 80021b8:	2400      	movs	r4, #0
            pid_debug.motor_index = motor_index;
 80021ba:	7013      	strb	r3, [r2, #0]
            debug_counter = 0;
 80021bc:	800c      	strh	r4, [r1, #0]
            pid_debug.error = error;
 80021be:	edc2 6a01 	vstr	s13, [r2, #4]
            pid_debug.target = target_rpm;
 80021c2:	edc2 4a02 	vstr	s9, [r2, #8]
            pid_debug.output = dshot_command;
 80021c6:	8190      	strh	r0, [r2, #12]
            pid_debug.pending = 1;
 80021c8:	7393      	strb	r3, [r2, #14]
            debug_counter = 0;
 80021ca:	e7a2      	b.n	8002112 <pid_calculate_command+0x146>
            pid_states[motor_index].last_valid_rpm = current_rpm;
 80021cc:	4911      	ldr	r1, [pc, #68]	@ (8002214 <pid_calculate_command+0x248>)
 80021ce:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 80021d2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80021d6:	ea4f 0c80 	mov.w	ip, r0, lsl #2
 80021da:	edc2 7a04 	vstr	s15, [r2, #16]
 80021de:	2002      	movs	r0, #2
 80021e0:	e7c8      	b.n	8002174 <pid_calculate_command+0x1a8>
        count = 1; // forward
 80021e2:	2001      	movs	r0, #1
 80021e4:	e7b6      	b.n	8002154 <pid_calculate_command+0x188>
        dshot_f = DSHOT_NEUTRAL + throttle_value; // forward
 80021e6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800224c <pid_calculate_command+0x280>
 80021ea:	ee30 0a27 	vadd.f32	s0, s0, s15
 80021ee:	e778      	b.n	80020e2 <pid_calculate_command+0x116>
 80021f0:	2030      	movs	r0, #48	@ 0x30
 80021f2:	e788      	b.n	8002106 <pid_calculate_command+0x13a>
        if(pid_states[motor_index].i_term > 500.0f) pid_states[motor_index].i_term = 500.0f;
 80021f4:	eeb0 7a67 	vmov.f32	s14, s15
 80021f8:	eb0c 0203 	add.w	r2, ip, r3
 80021fc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
        if(pid_states[motor_index].i_term < -500.0f) pid_states[motor_index].i_term = -500.0f;
 8002200:	eef0 4a40 	vmov.f32	s9, s0
 8002204:	ed82 7a00 	vstr	s14, [r2]
 8002208:	e73a      	b.n	8002080 <pid_calculate_command+0xb4>
        return 0;
 800220a:	2000      	movs	r0, #0
}
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	20000008 	.word	0x20000008
 8002214:	200004a8 	.word	0x200004a8
 8002218:	3f99999a 	.word	0x3f99999a
 800221c:	20000004 	.word	0x20000004
 8002220:	43fa0000 	.word	0x43fa0000
 8002224:	c3fa0000 	.word	0xc3fa0000
 8002228:	3f19999a 	.word	0x3f19999a
 800222c:	20000000 	.word	0x20000000
 8002230:	3ecccccd 	.word	0x3ecccccd
 8002234:	3e19999a 	.word	0x3e19999a
 8002238:	42400000 	.word	0x42400000
 800223c:	44ffe000 	.word	0x44ffe000
 8002240:	3f733333 	.word	0x3f733333
 8002244:	20000454 	.word	0x20000454
 8002248:	20000458 	.word	0x20000458
 800224c:	44830000 	.word	0x44830000

08002250 <arm_bdshot_rx_capture_A>:
{
    const uint32_t pins_mask = (GPIO_MODER_MODER5 | GPIO_MODER_MODER6);
    const uint32_t pupdr_clear_mask = ((3U << (5*2)) | (3U << (6*2)));
    const uint32_t pupdr_pullup_mask = ((1U << (5*2)) | (1U << (6*2)));

    GPIOA->MODER &= ~pins_mask;
 8002250:	4a27      	ldr	r2, [pc, #156]	@ (80022f0 <arm_bdshot_rx_capture_A+0xa0>)
    GPIOA->PUPDR |= pupdr_pullup_mask;

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
    if (sample_period == 0) sample_period = 1;

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002252:	4b28      	ldr	r3, [pc, #160]	@ (80022f4 <arm_bdshot_rx_capture_A+0xa4>)
    GPIOA->MODER &= ~pins_mask;
 8002254:	6811      	ldr	r1, [r2, #0]
 8002256:	f421 5170 	bic.w	r1, r1, #15360	@ 0x3c00
{
 800225a:	b410      	push	{r4}
    GPIOA->MODER &= ~pins_mask;
 800225c:	6011      	str	r1, [r2, #0]
    GPIOA->PUPDR &= ~pupdr_clear_mask;
 800225e:	68d1      	ldr	r1, [r2, #12]
 8002260:	f421 5170 	bic.w	r1, r1, #15360	@ 0x3c00
 8002264:	60d1      	str	r1, [r2, #12]
    GPIOA->PUPDR |= pupdr_pullup_mask;
 8002266:	68d1      	ldr	r1, [r2, #12]
 8002268:	f441 51a0 	orr.w	r1, r1, #5120	@ 0x1400
 800226c:	60d1      	str	r1, [r2, #12]
    TIM1->CR1 &= ~TIM_CR1_CEN;
 800226e:	6819      	ldr	r1, [r3, #0]
    TIM1->ARR = sample_period - 1;
 8002270:	2445      	movs	r4, #69	@ 0x45
    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002272:	f021 0101 	bic.w	r1, r1, #1
    TIM1->CCR1 = sample_period/2;
 8002276:	2023      	movs	r0, #35	@ 0x23
    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002278:	6019      	str	r1, [r3, #0]
    TIM1->ARR = sample_period - 1;
 800227a:	62dc      	str	r4, [r3, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 800227c:	6358      	str	r0, [r3, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 800227e:	6959      	ldr	r1, [r3, #20]

    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8002280:	f502 42c8 	add.w	r2, r2, #25600	@ 0x6400
    TIM1->EGR |= TIM_EGR_UG;
 8002284:	f041 0101 	orr.w	r1, r1, #1
 8002288:	6159      	str	r1, [r3, #20]
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 800228a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800228e:	f023 0301 	bic.w	r3, r3, #1
 8002292:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 8002296:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800229a:	07d9      	lsls	r1, r3, #31
 800229c:	d504      	bpl.n	80022a8 <arm_bdshot_rx_capture_A+0x58>
 800229e:	bf00      	nop
 80022a0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80022a4:	07db      	lsls	r3, r3, #31
 80022a6:	d4fa      	bmi.n	800229e <arm_bdshot_rx_capture_A+0x4e>

    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80022a8:	4b13      	ldr	r3, [pc, #76]	@ (80022f8 <arm_bdshot_rx_capture_A+0xa8>)
                  DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->IDR);
 80022aa:	4c14      	ldr	r4, [pc, #80]	@ (80022fc <arm_bdshot_rx_capture_A+0xac>)
    DMA2_Stream5->M0AR = (uint32_t)dshot_bb_buffer_rx_A;
 80022ac:	4814      	ldr	r0, [pc, #80]	@ (8002300 <arm_bdshot_rx_capture_A+0xb0>)
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val;
 80022ae:	4a15      	ldr	r2, [pc, #84]	@ (8002304 <arm_bdshot_rx_capture_A+0xb4>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 80022b0:	f44f 6174 	mov.w	r1, #3904	@ 0xf40
 80022b4:	60d9      	str	r1, [r3, #12]
    DMA2_Stream5->NDTR = ndtr;
 80022b6:	218a      	movs	r1, #138	@ 0x8a
    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->IDR);
 80022b8:	f8c3 4090 	str.w	r4, [r3, #144]	@ 0x90
    DMA2_Stream5->M0AR = (uint32_t)dshot_bb_buffer_rx_A;
 80022bc:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
    DMA2_Stream5->NDTR = ndtr;
 80022c0:	f8c3 108c 	str.w	r1, [r3, #140]	@ 0x8c
    DMA2_Stream5->CR = cr_val;
 80022c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  __ASM volatile ("dsb 0xF":::"memory");
 80022c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80022cc:	f3bf 8f6f 	isb	sy

    __DSB(); __ISB();
    DMA2_Stream5->CR |= DMA_SxCR_EN;
 80022d0:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
    TIM1->CNT = 0;
 80022d4:	4a07      	ldr	r2, [pc, #28]	@ (80022f4 <arm_bdshot_rx_capture_A+0xa4>)
    TIM1->CR1 |= TIM_CR1_CEN;
}
 80022d6:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream5->CR |= DMA_SxCR_EN;
 80022da:	f041 0101 	orr.w	r1, r1, #1
    TIM1->CNT = 0;
 80022de:	2000      	movs	r0, #0
    DMA2_Stream5->CR |= DMA_SxCR_EN;
 80022e0:	f8c3 1088 	str.w	r1, [r3, #136]	@ 0x88
    TIM1->CNT = 0;
 80022e4:	6250      	str	r0, [r2, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 80022e6:	6813      	ldr	r3, [r2, #0]
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	6013      	str	r3, [r2, #0]
}
 80022ee:	4770      	bx	lr
 80022f0:	40020000 	.word	0x40020000
 80022f4:	40010000 	.word	0x40010000
 80022f8:	40026400 	.word	0x40026400
 80022fc:	40020010 	.word	0x40020010
 8002300:	20001634 	.word	0x20001634
 8002304:	0c035410 	.word	0x0c035410

08002308 <dshot_A_tx_configuration>:

void dshot_A_tx_configuration(void)
{
    GPIOA->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0);
 8002308:	4b20      	ldr	r3, [pc, #128]	@ (800238c <dshot_A_tx_configuration+0x84>)
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6);
    GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR5_0 | GPIO_PUPDR_PUPDR6_0);
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR5_1 | GPIO_PUPDR_PUPDR6_1);
    GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR6);

    TIM1->CR1 &= ~TIM_CR1_CEN;
 800230a:	4821      	ldr	r0, [pc, #132]	@ (8002390 <dshot_A_tx_configuration+0x88>)
    GPIOA->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0);
 800230c:	6819      	ldr	r1, [r3, #0]
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 800230e:	4a21      	ldr	r2, [pc, #132]	@ (8002394 <dshot_A_tx_configuration+0x8c>)
    GPIOA->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0);
 8002310:	f441 51a0 	orr.w	r1, r1, #5120	@ 0x1400
{
 8002314:	b410      	push	{r4}
    GPIOA->MODER |= (GPIO_MODER_MODER5_0 | GPIO_MODER_MODER6_0);
 8002316:	6019      	str	r1, [r3, #0]
    GPIOA->MODER &= ~(GPIO_MODER_MODER5_1 | GPIO_MODER_MODER6_1);
 8002318:	6819      	ldr	r1, [r3, #0]
 800231a:	f421 5120 	bic.w	r1, r1, #10240	@ 0x2800
 800231e:	6019      	str	r1, [r3, #0]
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT5 | GPIO_OTYPER_OT6);
 8002320:	6859      	ldr	r1, [r3, #4]
 8002322:	f021 0160 	bic.w	r1, r1, #96	@ 0x60
 8002326:	6059      	str	r1, [r3, #4]
    GPIOA->PUPDR |= (GPIO_PUPDR_PUPDR5_0 | GPIO_PUPDR_PUPDR6_0);
 8002328:	68d9      	ldr	r1, [r3, #12]
 800232a:	f441 51a0 	orr.w	r1, r1, #5120	@ 0x1400
 800232e:	60d9      	str	r1, [r3, #12]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR5_1 | GPIO_PUPDR_PUPDR6_1);
 8002330:	68d9      	ldr	r1, [r3, #12]
 8002332:	f421 5120 	bic.w	r1, r1, #10240	@ 0x2800
 8002336:	60d9      	str	r1, [r3, #12]
    GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR6);
 8002338:	6899      	ldr	r1, [r3, #8]
 800233a:	f441 5170 	orr.w	r1, r1, #15360	@ 0x3c00
 800233e:	6099      	str	r1, [r3, #8]
    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002340:	6803      	ldr	r3, [r0, #0]
 8002342:	f023 0301 	bic.w	r3, r3, #1
 8002346:	6003      	str	r3, [r0, #0]
    DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8002348:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 8002354:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002358:	07d9      	lsls	r1, r3, #31
 800235a:	d504      	bpl.n	8002366 <dshot_A_tx_configuration+0x5e>
 800235c:	bf00      	nop
 800235e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002362:	07db      	lsls	r3, r3, #31
 8002364:	d4fa      	bmi.n	800235c <dshot_A_tx_configuration+0x54>
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 8002366:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <dshot_A_tx_configuration+0x8c>)

    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->BSRR);
 8002368:	4c0b      	ldr	r4, [pc, #44]	@ (8002398 <dshot_A_tx_configuration+0x90>)
    DMA2_Stream5->M0AR = (uint32_t)(dshot_bb_buffer_A);
 800236a:	480c      	ldr	r0, [pc, #48]	@ (800239c <dshot_A_tx_configuration+0x94>)
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream5->CR = cr_val_A | DMA_SxCR_DIR_0;
 800236c:	4a0c      	ldr	r2, [pc, #48]	@ (80023a0 <dshot_A_tx_configuration+0x98>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 | DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;
 800236e:	f44f 6174 	mov.w	r1, #3904	@ 0xf40
 8002372:	60d9      	str	r1, [r3, #12]
    DMA2_Stream5->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002374:	2182      	movs	r1, #130	@ 0x82
    DMA2_Stream5->PAR = (uint32_t)(&GPIOA->BSRR);
 8002376:	f8c3 4090 	str.w	r4, [r3, #144]	@ 0x90
    DMA2_Stream5->M0AR = (uint32_t)(dshot_bb_buffer_A);
 800237a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
}
 800237e:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream5->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002382:	f8c3 108c 	str.w	r1, [r3, #140]	@ 0x8c
    DMA2_Stream5->CR = cr_val_A | DMA_SxCR_DIR_0;
 8002386:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800238a:	4770      	bx	lr
 800238c:	40020000 	.word	0x40020000
 8002390:	40010000 	.word	0x40010000
 8002394:	40026400 	.word	0x40026400
 8002398:	40020018 	.word	0x40020018
 800239c:	2000185c 	.word	0x2000185c
 80023a0:	0c035450 	.word	0x0c035450

080023a4 <dshot_A_rx_processing>:

void dshot_A_rx_processing(void)
{
 80023a4:	b538      	push	{r3, r4, r5, lr}
    for (int m = 0; m < MOTORS_COUNT; m++) {
        if (motor_gpio_port[m] == 0 && (motor_gpio_pin_numbers[m] == 5 || motor_gpio_pin_numbers[m] == 6)) {
 80023a6:	4c47      	ldr	r4, [pc, #284]	@ (80024c4 <dshot_A_rx_processing+0x120>)
 80023a8:	7825      	ldrb	r5, [r4, #0]
 80023aa:	b925      	cbnz	r5, 80023b6 <dshot_A_rx_processing+0x12>
 80023ac:	4b46      	ldr	r3, [pc, #280]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 80023ae:	7819      	ldrb	r1, [r3, #0]
 80023b0:	1f4b      	subs	r3, r1, #5
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d947      	bls.n	8002446 <dshot_A_rx_processing+0xa2>
 80023b6:	7863      	ldrb	r3, [r4, #1]
 80023b8:	b923      	cbnz	r3, 80023c4 <dshot_A_rx_processing+0x20>
 80023ba:	4b43      	ldr	r3, [pc, #268]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 80023bc:	7859      	ldrb	r1, [r3, #1]
 80023be:	1f4b      	subs	r3, r1, #5
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d947      	bls.n	8002454 <dshot_A_rx_processing+0xb0>
 80023c4:	78a3      	ldrb	r3, [r4, #2]
 80023c6:	b923      	cbnz	r3, 80023d2 <dshot_A_rx_processing+0x2e>
 80023c8:	4b3f      	ldr	r3, [pc, #252]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 80023ca:	7899      	ldrb	r1, [r3, #2]
 80023cc:	1f4b      	subs	r3, r1, #5
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d947      	bls.n	8002462 <dshot_A_rx_processing+0xbe>
 80023d2:	78e3      	ldrb	r3, [r4, #3]
 80023d4:	b923      	cbnz	r3, 80023e0 <dshot_A_rx_processing+0x3c>
 80023d6:	4b3c      	ldr	r3, [pc, #240]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 80023d8:	78d9      	ldrb	r1, [r3, #3]
 80023da:	1f4b      	subs	r3, r1, #5
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d947      	bls.n	8002470 <dshot_A_rx_processing+0xcc>
 80023e0:	7923      	ldrb	r3, [r4, #4]
 80023e2:	b923      	cbnz	r3, 80023ee <dshot_A_rx_processing+0x4a>
 80023e4:	4b38      	ldr	r3, [pc, #224]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 80023e6:	7919      	ldrb	r1, [r3, #4]
 80023e8:	1f4b      	subs	r3, r1, #5
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d947      	bls.n	800247e <dshot_A_rx_processing+0xda>
 80023ee:	7963      	ldrb	r3, [r4, #5]
 80023f0:	b923      	cbnz	r3, 80023fc <dshot_A_rx_processing+0x58>
 80023f2:	4b35      	ldr	r3, [pc, #212]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 80023f4:	7959      	ldrb	r1, [r3, #5]
 80023f6:	1f4b      	subs	r3, r1, #5
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d947      	bls.n	800248c <dshot_A_rx_processing+0xe8>
 80023fc:	79a3      	ldrb	r3, [r4, #6]
 80023fe:	b923      	cbnz	r3, 800240a <dshot_A_rx_processing+0x66>
 8002400:	4b31      	ldr	r3, [pc, #196]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 8002402:	7999      	ldrb	r1, [r3, #6]
 8002404:	1f4b      	subs	r3, r1, #5
 8002406:	2b01      	cmp	r3, #1
 8002408:	d947      	bls.n	800249a <dshot_A_rx_processing+0xf6>
 800240a:	79e3      	ldrb	r3, [r4, #7]
 800240c:	b923      	cbnz	r3, 8002418 <dshot_A_rx_processing+0x74>
 800240e:	4b2e      	ldr	r3, [pc, #184]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 8002410:	79d9      	ldrb	r1, [r3, #7]
 8002412:	1f4b      	subs	r3, r1, #5
 8002414:	2b01      	cmp	r3, #1
 8002416:	d947      	bls.n	80024a8 <dshot_A_rx_processing+0x104>
 8002418:	7a23      	ldrb	r3, [r4, #8]
 800241a:	b923      	cbnz	r3, 8002426 <dshot_A_rx_processing+0x82>
 800241c:	4b2a      	ldr	r3, [pc, #168]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 800241e:	7a19      	ldrb	r1, [r3, #8]
 8002420:	1f4b      	subs	r3, r1, #5
 8002422:	2b01      	cmp	r3, #1
 8002424:	d947      	bls.n	80024b6 <dshot_A_rx_processing+0x112>
 8002426:	7a63      	ldrb	r3, [r4, #9]
 8002428:	b923      	cbnz	r3, 8002434 <dshot_A_rx_processing+0x90>
 800242a:	4b27      	ldr	r3, [pc, #156]	@ (80024c8 <dshot_A_rx_processing+0x124>)
 800242c:	7a59      	ldrb	r1, [r3, #9]
 800242e:	1f4b      	subs	r3, r1, #5
 8002430:	2b01      	cmp	r3, #1
 8002432:	d900      	bls.n	8002436 <dshot_A_rx_processing+0x92>
            uint8_t pin = motor_gpio_pin_numbers[m];
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
            read_BDshot_response(decoded_gcr_value, m);
        }
    }
}
 8002434:	bd38      	pop	{r3, r4, r5, pc}
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 8002436:	4825      	ldr	r0, [pc, #148]	@ (80024cc <dshot_A_rx_processing+0x128>)
 8002438:	f7ff fc60 	bl	8001cfc <get_BDshot_response>
}
 800243c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            read_BDshot_response(decoded_gcr_value, m);
 8002440:	2109      	movs	r1, #9
 8002442:	f7ff bd0d 	b.w	8001e60 <read_BDshot_response>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 8002446:	4821      	ldr	r0, [pc, #132]	@ (80024cc <dshot_A_rx_processing+0x128>)
 8002448:	f7ff fc58 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 800244c:	4629      	mov	r1, r5
 800244e:	f7ff fd07 	bl	8001e60 <read_BDshot_response>
 8002452:	e7b0      	b.n	80023b6 <dshot_A_rx_processing+0x12>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 8002454:	481d      	ldr	r0, [pc, #116]	@ (80024cc <dshot_A_rx_processing+0x128>)
 8002456:	f7ff fc51 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 800245a:	2101      	movs	r1, #1
 800245c:	f7ff fd00 	bl	8001e60 <read_BDshot_response>
 8002460:	e7b0      	b.n	80023c4 <dshot_A_rx_processing+0x20>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 8002462:	481a      	ldr	r0, [pc, #104]	@ (80024cc <dshot_A_rx_processing+0x128>)
 8002464:	f7ff fc4a 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002468:	2102      	movs	r1, #2
 800246a:	f7ff fcf9 	bl	8001e60 <read_BDshot_response>
 800246e:	e7b0      	b.n	80023d2 <dshot_A_rx_processing+0x2e>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 8002470:	4816      	ldr	r0, [pc, #88]	@ (80024cc <dshot_A_rx_processing+0x128>)
 8002472:	f7ff fc43 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002476:	2103      	movs	r1, #3
 8002478:	f7ff fcf2 	bl	8001e60 <read_BDshot_response>
 800247c:	e7b0      	b.n	80023e0 <dshot_A_rx_processing+0x3c>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 800247e:	4813      	ldr	r0, [pc, #76]	@ (80024cc <dshot_A_rx_processing+0x128>)
 8002480:	f7ff fc3c 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002484:	2104      	movs	r1, #4
 8002486:	f7ff fceb 	bl	8001e60 <read_BDshot_response>
 800248a:	e7b0      	b.n	80023ee <dshot_A_rx_processing+0x4a>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 800248c:	480f      	ldr	r0, [pc, #60]	@ (80024cc <dshot_A_rx_processing+0x128>)
 800248e:	f7ff fc35 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002492:	2105      	movs	r1, #5
 8002494:	f7ff fce4 	bl	8001e60 <read_BDshot_response>
 8002498:	e7b0      	b.n	80023fc <dshot_A_rx_processing+0x58>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 800249a:	480c      	ldr	r0, [pc, #48]	@ (80024cc <dshot_A_rx_processing+0x128>)
 800249c:	f7ff fc2e 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80024a0:	2106      	movs	r1, #6
 80024a2:	f7ff fcdd 	bl	8001e60 <read_BDshot_response>
 80024a6:	e7b0      	b.n	800240a <dshot_A_rx_processing+0x66>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 80024a8:	4808      	ldr	r0, [pc, #32]	@ (80024cc <dshot_A_rx_processing+0x128>)
 80024aa:	f7ff fc27 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80024ae:	2107      	movs	r1, #7
 80024b0:	f7ff fcd6 	bl	8001e60 <read_BDshot_response>
 80024b4:	e7b0      	b.n	8002418 <dshot_A_rx_processing+0x74>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_A, pin);
 80024b6:	4805      	ldr	r0, [pc, #20]	@ (80024cc <dshot_A_rx_processing+0x128>)
 80024b8:	f7ff fc20 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80024bc:	2108      	movs	r1, #8
 80024be:	f7ff fccf 	bl	8001e60 <read_BDshot_response>
 80024c2:	e7b0      	b.n	8002426 <dshot_A_rx_processing+0x82>
 80024c4:	0800b004 	.word	0x0800b004
 80024c8:	0800aff8 	.word	0x0800aff8
 80024cc:	20001634 	.word	0x20001634

080024d0 <arm_bdshot_rx_capture_B>:
{
    const uint32_t pins_mask = (GPIO_MODER_MODER0 | GPIO_MODER_MODER10);
    const uint32_t pupdr_clear_mask = ((3U << (0*2)) | (3U << (10*2)));
    const uint32_t pupdr_pullup_mask = ((1U << (0*2)) | (1U << (10*2)));

    GPIOB->MODER &= ~pins_mask;
 80024d0:	4a22      	ldr	r2, [pc, #136]	@ (800255c <arm_bdshot_rx_capture_B+0x8c>)
 80024d2:	4823      	ldr	r0, [pc, #140]	@ (8002560 <arm_bdshot_rx_capture_B+0x90>)
 80024d4:	6811      	ldr	r1, [r2, #0]
    GPIOB->PUPDR |= pupdr_pullup_mask;

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
    if (sample_period == 0) sample_period = 1;

    TIM1->CR1 &= ~TIM_CR1_CEN;
 80024d6:	4b23      	ldr	r3, [pc, #140]	@ (8002564 <arm_bdshot_rx_capture_B+0x94>)
    GPIOB->MODER &= ~pins_mask;
 80024d8:	4001      	ands	r1, r0
{
 80024da:	b410      	push	{r4}
    GPIOB->MODER &= ~pins_mask;
 80024dc:	6011      	str	r1, [r2, #0]
    GPIOB->PUPDR &= ~pupdr_clear_mask;
 80024de:	68d1      	ldr	r1, [r2, #12]
 80024e0:	4001      	ands	r1, r0
 80024e2:	60d1      	str	r1, [r2, #12]
    GPIOB->PUPDR |= pupdr_pullup_mask;
 80024e4:	68d1      	ldr	r1, [r2, #12]
 80024e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80024ea:	f041 0101 	orr.w	r1, r1, #1
 80024ee:	60d1      	str	r1, [r2, #12]
    TIM1->CR1 &= ~TIM_CR1_CEN;
 80024f0:	681a      	ldr	r2, [r3, #0]
    TIM1->ARR = sample_period - 1;
    TIM1->CCR4 = sample_period/2;
 80024f2:	2123      	movs	r1, #35	@ 0x23
    TIM1->CR1 &= ~TIM_CR1_CEN;
 80024f4:	f022 0201 	bic.w	r2, r2, #1
    TIM1->ARR = sample_period - 1;
 80024f8:	2045      	movs	r0, #69	@ 0x45
    TIM1->CR1 &= ~TIM_CR1_CEN;
 80024fa:	601a      	str	r2, [r3, #0]
    TIM1->ARR = sample_period - 1;
 80024fc:	62d8      	str	r0, [r3, #44]	@ 0x2c
    TIM1->CCR4 = sample_period/2;
 80024fe:	6419      	str	r1, [r3, #64]	@ 0x40
    TIM1->EGR |= TIM_EGR_UG;
 8002500:	6959      	ldr	r1, [r3, #20]

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002502:	4a19      	ldr	r2, [pc, #100]	@ (8002568 <arm_bdshot_rx_capture_B+0x98>)
    TIM1->EGR |= TIM_EGR_UG;
 8002504:	f041 0101 	orr.w	r1, r1, #1
 8002508:	6159      	str	r1, [r3, #20]
    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 800250a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800250c:	f023 0301 	bic.w	r3, r3, #1
 8002510:	6713      	str	r3, [r2, #112]	@ 0x70
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 8002512:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002514:	07d9      	lsls	r1, r3, #31
 8002516:	d503      	bpl.n	8002520 <arm_bdshot_rx_capture_B+0x50>
 8002518:	bf00      	nop
 800251a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800251c:	07db      	lsls	r3, r3, #31
 800251e:	d4fb      	bmi.n	8002518 <arm_bdshot_rx_capture_B+0x48>

    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 8002520:	4b11      	ldr	r3, [pc, #68]	@ (8002568 <arm_bdshot_rx_capture_B+0x98>)
                  DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->IDR);
 8002522:	4c12      	ldr	r4, [pc, #72]	@ (800256c <arm_bdshot_rx_capture_B+0x9c>)
    DMA2_Stream4->M0AR = (uint32_t)dshot_bb_buffer_rx_B;
 8002524:	4812      	ldr	r0, [pc, #72]	@ (8002570 <arm_bdshot_rx_capture_B+0xa0>)
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val;
 8002526:	4a13      	ldr	r2, [pc, #76]	@ (8002574 <arm_bdshot_rx_capture_B+0xa4>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 8002528:	213d      	movs	r1, #61	@ 0x3d
 800252a:	60d9      	str	r1, [r3, #12]
    DMA2_Stream4->NDTR = ndtr;
 800252c:	218a      	movs	r1, #138	@ 0x8a
    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->IDR);
 800252e:	679c      	str	r4, [r3, #120]	@ 0x78
    DMA2_Stream4->M0AR = (uint32_t)dshot_bb_buffer_rx_B;
 8002530:	67d8      	str	r0, [r3, #124]	@ 0x7c
    DMA2_Stream4->NDTR = ndtr;
 8002532:	6759      	str	r1, [r3, #116]	@ 0x74
    DMA2_Stream4->CR = cr_val;
 8002534:	671a      	str	r2, [r3, #112]	@ 0x70
  __ASM volatile ("dsb 0xF":::"memory");
 8002536:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800253a:	f3bf 8f6f 	isb	sy

    __DSB(); __ISB();
    DMA2_Stream4->CR |= DMA_SxCR_EN;
 800253e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
    TIM1->CNT = 0;
 8002540:	4a08      	ldr	r2, [pc, #32]	@ (8002564 <arm_bdshot_rx_capture_B+0x94>)
    TIM1->CR1 |= TIM_CR1_CEN;
}
 8002542:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream4->CR |= DMA_SxCR_EN;
 8002546:	f041 0101 	orr.w	r1, r1, #1
    TIM1->CNT = 0;
 800254a:	2000      	movs	r0, #0
    DMA2_Stream4->CR |= DMA_SxCR_EN;
 800254c:	6719      	str	r1, [r3, #112]	@ 0x70
    TIM1->CNT = 0;
 800254e:	6250      	str	r0, [r2, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002550:	6813      	ldr	r3, [r2, #0]
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6013      	str	r3, [r2, #0]
}
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40020400 	.word	0x40020400
 8002560:	ffcffffc 	.word	0xffcffffc
 8002564:	40010000 	.word	0x40010000
 8002568:	40026400 	.word	0x40026400
 800256c:	40020410 	.word	0x40020410
 8002570:	20001204 	.word	0x20001204
 8002574:	0c035410 	.word	0x0c035410

08002578 <dshot_B_tx_configuration>:

void dshot_B_tx_configuration(void)
{
    GPIOB->MODER |= (GPIO_MODER_MODER0_0 | GPIO_MODER_MODER10_0);
 8002578:	4b1a      	ldr	r3, [pc, #104]	@ (80025e4 <dshot_B_tx_configuration+0x6c>)
    GPIOB->MODER &= ~(GPIO_MODER_MODER0_1 | GPIO_MODER_MODER10_1);
 800257a:	481b      	ldr	r0, [pc, #108]	@ (80025e8 <dshot_B_tx_configuration+0x70>)
    GPIOB->MODER |= (GPIO_MODER_MODER0_0 | GPIO_MODER_MODER10_0);
 800257c:	681a      	ldr	r2, [r3, #0]
{
 800257e:	b410      	push	{r4}
    GPIOB->MODER |= (GPIO_MODER_MODER0_0 | GPIO_MODER_MODER10_0);
 8002580:	4c1a      	ldr	r4, [pc, #104]	@ (80025ec <dshot_B_tx_configuration+0x74>)
 8002582:	4322      	orrs	r2, r4
 8002584:	601a      	str	r2, [r3, #0]
    GPIOB->MODER &= ~(GPIO_MODER_MODER0_1 | GPIO_MODER_MODER10_1);
 8002586:	6819      	ldr	r1, [r3, #0]
    GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT10);
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR10_0);
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR0_1 | GPIO_PUPDR_PUPDR10_1);
    GPIOB->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR10);

    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 8002588:	4a19      	ldr	r2, [pc, #100]	@ (80025f0 <dshot_B_tx_configuration+0x78>)
    GPIOB->MODER &= ~(GPIO_MODER_MODER0_1 | GPIO_MODER_MODER10_1);
 800258a:	4001      	ands	r1, r0
 800258c:	6019      	str	r1, [r3, #0]
    GPIOB->OTYPER &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT10);
 800258e:	6859      	ldr	r1, [r3, #4]
 8002590:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8002594:	f021 0101 	bic.w	r1, r1, #1
 8002598:	6059      	str	r1, [r3, #4]
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR0_0 | GPIO_PUPDR_PUPDR10_0);
 800259a:	68d9      	ldr	r1, [r3, #12]
 800259c:	4321      	orrs	r1, r4
 800259e:	60d9      	str	r1, [r3, #12]
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPDR0_1 | GPIO_PUPDR_PUPDR10_1);
 80025a0:	68d9      	ldr	r1, [r3, #12]
 80025a2:	4001      	ands	r1, r0
 80025a4:	60d9      	str	r1, [r3, #12]
    GPIOB->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR0 | GPIO_OSPEEDER_OSPEEDR10);
 80025a6:	6899      	ldr	r1, [r3, #8]
 80025a8:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80025ac:	f041 0103 	orr.w	r1, r1, #3
 80025b0:	6099      	str	r1, [r3, #8]
    DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 80025b2:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80025b4:	f023 0301 	bic.w	r3, r3, #1
 80025b8:	6713      	str	r3, [r2, #112]	@ 0x70
    while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 80025ba:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80025bc:	07d9      	lsls	r1, r3, #31
 80025be:	d503      	bpl.n	80025c8 <dshot_B_tx_configuration+0x50>
 80025c0:	bf00      	nop
 80025c2:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80025c4:	07db      	lsls	r3, r3, #31
 80025c6:	d4fb      	bmi.n	80025c0 <dshot_B_tx_configuration+0x48>
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 80025c8:	4b09      	ldr	r3, [pc, #36]	@ (80025f0 <dshot_B_tx_configuration+0x78>)

    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->BSRR);
 80025ca:	4c0a      	ldr	r4, [pc, #40]	@ (80025f4 <dshot_B_tx_configuration+0x7c>)
    DMA2_Stream4->M0AR = (uint32_t)(dshot_bb_buffer_B);
 80025cc:	480a      	ldr	r0, [pc, #40]	@ (80025f8 <dshot_B_tx_configuration+0x80>)
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     /// | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream4->CR = cr_val_B | DMA_SxCR_DIR_0;
 80025ce:	4a0b      	ldr	r2, [pc, #44]	@ (80025fc <dshot_B_tx_configuration+0x84>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 | DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;
 80025d0:	213d      	movs	r1, #61	@ 0x3d
 80025d2:	60d9      	str	r1, [r3, #12]
    DMA2_Stream4->NDTR = DSHOT_BB_BUFFER_LENGTH;
 80025d4:	2182      	movs	r1, #130	@ 0x82
    DMA2_Stream4->PAR = (uint32_t)(&GPIOB->BSRR);
 80025d6:	679c      	str	r4, [r3, #120]	@ 0x78
    DMA2_Stream4->M0AR = (uint32_t)(dshot_bb_buffer_B);
 80025d8:	67d8      	str	r0, [r3, #124]	@ 0x7c
}
 80025da:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream4->NDTR = DSHOT_BB_BUFFER_LENGTH;
 80025de:	6759      	str	r1, [r3, #116]	@ 0x74
    DMA2_Stream4->CR = cr_val_B | DMA_SxCR_DIR_0;
 80025e0:	671a      	str	r2, [r3, #112]	@ 0x70
}
 80025e2:	4770      	bx	lr
 80025e4:	40020400 	.word	0x40020400
 80025e8:	ffdffffd 	.word	0xffdffffd
 80025ec:	00100001 	.word	0x00100001
 80025f0:	40026400 	.word	0x40026400
 80025f4:	40020418 	.word	0x40020418
 80025f8:	2000142c 	.word	0x2000142c
 80025fc:	0c035450 	.word	0x0c035450

08002600 <dshot_B_rx_processing>:

void dshot_B_rx_processing(void)
{
 8002600:	b510      	push	{r4, lr}
    for (int m = 0; m < MOTORS_COUNT; m++) {
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 8002602:	4c4d      	ldr	r4, [pc, #308]	@ (8002738 <dshot_B_rx_processing+0x138>)
 8002604:	7823      	ldrb	r3, [r4, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	f000 8089 	beq.w	800271e <dshot_B_rx_processing+0x11e>
 800260c:	7863      	ldrb	r3, [r4, #1]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d079      	beq.n	8002706 <dshot_B_rx_processing+0x106>
 8002612:	78a3      	ldrb	r3, [r4, #2]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d06a      	beq.n	80026ee <dshot_B_rx_processing+0xee>
 8002618:	78e3      	ldrb	r3, [r4, #3]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d05b      	beq.n	80026d6 <dshot_B_rx_processing+0xd6>
 800261e:	7923      	ldrb	r3, [r4, #4]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d04c      	beq.n	80026be <dshot_B_rx_processing+0xbe>
 8002624:	7963      	ldrb	r3, [r4, #5]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d03d      	beq.n	80026a6 <dshot_B_rx_processing+0xa6>
 800262a:	79a3      	ldrb	r3, [r4, #6]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d02e      	beq.n	800268e <dshot_B_rx_processing+0x8e>
 8002630:	79e3      	ldrb	r3, [r4, #7]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d01f      	beq.n	8002676 <dshot_B_rx_processing+0x76>
 8002636:	7a23      	ldrb	r3, [r4, #8]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d010      	beq.n	800265e <dshot_B_rx_processing+0x5e>
 800263c:	7a63      	ldrb	r3, [r4, #9]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d000      	beq.n	8002644 <dshot_B_rx_processing+0x44>
            uint8_t pin = motor_gpio_pin_numbers[m];
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
            read_BDshot_response(decoded_gcr_value, m);
        }
    }
}
 8002642:	bd10      	pop	{r4, pc}
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 8002644:	4b3d      	ldr	r3, [pc, #244]	@ (800273c <dshot_B_rx_processing+0x13c>)
 8002646:	7a59      	ldrb	r1, [r3, #9]
 8002648:	b109      	cbz	r1, 800264e <dshot_B_rx_processing+0x4e>
 800264a:	290a      	cmp	r1, #10
 800264c:	d1f9      	bne.n	8002642 <dshot_B_rx_processing+0x42>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 800264e:	483c      	ldr	r0, [pc, #240]	@ (8002740 <dshot_B_rx_processing+0x140>)
 8002650:	f7ff fb54 	bl	8001cfc <get_BDshot_response>
}
 8002654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            read_BDshot_response(decoded_gcr_value, m);
 8002658:	2109      	movs	r1, #9
 800265a:	f7ff bc01 	b.w	8001e60 <read_BDshot_response>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 800265e:	4b37      	ldr	r3, [pc, #220]	@ (800273c <dshot_B_rx_processing+0x13c>)
 8002660:	7a19      	ldrb	r1, [r3, #8]
 8002662:	b109      	cbz	r1, 8002668 <dshot_B_rx_processing+0x68>
 8002664:	290a      	cmp	r1, #10
 8002666:	d1e9      	bne.n	800263c <dshot_B_rx_processing+0x3c>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 8002668:	4835      	ldr	r0, [pc, #212]	@ (8002740 <dshot_B_rx_processing+0x140>)
 800266a:	f7ff fb47 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 800266e:	2108      	movs	r1, #8
 8002670:	f7ff fbf6 	bl	8001e60 <read_BDshot_response>
 8002674:	e7e2      	b.n	800263c <dshot_B_rx_processing+0x3c>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 8002676:	4b31      	ldr	r3, [pc, #196]	@ (800273c <dshot_B_rx_processing+0x13c>)
 8002678:	79d9      	ldrb	r1, [r3, #7]
 800267a:	b109      	cbz	r1, 8002680 <dshot_B_rx_processing+0x80>
 800267c:	290a      	cmp	r1, #10
 800267e:	d1da      	bne.n	8002636 <dshot_B_rx_processing+0x36>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 8002680:	482f      	ldr	r0, [pc, #188]	@ (8002740 <dshot_B_rx_processing+0x140>)
 8002682:	f7ff fb3b 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002686:	2107      	movs	r1, #7
 8002688:	f7ff fbea 	bl	8001e60 <read_BDshot_response>
 800268c:	e7d3      	b.n	8002636 <dshot_B_rx_processing+0x36>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 800268e:	4b2b      	ldr	r3, [pc, #172]	@ (800273c <dshot_B_rx_processing+0x13c>)
 8002690:	7999      	ldrb	r1, [r3, #6]
 8002692:	b109      	cbz	r1, 8002698 <dshot_B_rx_processing+0x98>
 8002694:	290a      	cmp	r1, #10
 8002696:	d1cb      	bne.n	8002630 <dshot_B_rx_processing+0x30>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 8002698:	4829      	ldr	r0, [pc, #164]	@ (8002740 <dshot_B_rx_processing+0x140>)
 800269a:	f7ff fb2f 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 800269e:	2106      	movs	r1, #6
 80026a0:	f7ff fbde 	bl	8001e60 <read_BDshot_response>
 80026a4:	e7c4      	b.n	8002630 <dshot_B_rx_processing+0x30>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 80026a6:	4b25      	ldr	r3, [pc, #148]	@ (800273c <dshot_B_rx_processing+0x13c>)
 80026a8:	7959      	ldrb	r1, [r3, #5]
 80026aa:	b109      	cbz	r1, 80026b0 <dshot_B_rx_processing+0xb0>
 80026ac:	290a      	cmp	r1, #10
 80026ae:	d1bc      	bne.n	800262a <dshot_B_rx_processing+0x2a>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 80026b0:	4823      	ldr	r0, [pc, #140]	@ (8002740 <dshot_B_rx_processing+0x140>)
 80026b2:	f7ff fb23 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80026b6:	2105      	movs	r1, #5
 80026b8:	f7ff fbd2 	bl	8001e60 <read_BDshot_response>
 80026bc:	e7b5      	b.n	800262a <dshot_B_rx_processing+0x2a>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 80026be:	4b1f      	ldr	r3, [pc, #124]	@ (800273c <dshot_B_rx_processing+0x13c>)
 80026c0:	7919      	ldrb	r1, [r3, #4]
 80026c2:	b109      	cbz	r1, 80026c8 <dshot_B_rx_processing+0xc8>
 80026c4:	290a      	cmp	r1, #10
 80026c6:	d1ad      	bne.n	8002624 <dshot_B_rx_processing+0x24>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 80026c8:	481d      	ldr	r0, [pc, #116]	@ (8002740 <dshot_B_rx_processing+0x140>)
 80026ca:	f7ff fb17 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80026ce:	2104      	movs	r1, #4
 80026d0:	f7ff fbc6 	bl	8001e60 <read_BDshot_response>
 80026d4:	e7a6      	b.n	8002624 <dshot_B_rx_processing+0x24>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 80026d6:	4b19      	ldr	r3, [pc, #100]	@ (800273c <dshot_B_rx_processing+0x13c>)
 80026d8:	78d9      	ldrb	r1, [r3, #3]
 80026da:	b109      	cbz	r1, 80026e0 <dshot_B_rx_processing+0xe0>
 80026dc:	290a      	cmp	r1, #10
 80026de:	d19e      	bne.n	800261e <dshot_B_rx_processing+0x1e>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 80026e0:	4817      	ldr	r0, [pc, #92]	@ (8002740 <dshot_B_rx_processing+0x140>)
 80026e2:	f7ff fb0b 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80026e6:	2103      	movs	r1, #3
 80026e8:	f7ff fbba 	bl	8001e60 <read_BDshot_response>
 80026ec:	e797      	b.n	800261e <dshot_B_rx_processing+0x1e>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 80026ee:	4b13      	ldr	r3, [pc, #76]	@ (800273c <dshot_B_rx_processing+0x13c>)
 80026f0:	7899      	ldrb	r1, [r3, #2]
 80026f2:	b109      	cbz	r1, 80026f8 <dshot_B_rx_processing+0xf8>
 80026f4:	290a      	cmp	r1, #10
 80026f6:	d18f      	bne.n	8002618 <dshot_B_rx_processing+0x18>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 80026f8:	4811      	ldr	r0, [pc, #68]	@ (8002740 <dshot_B_rx_processing+0x140>)
 80026fa:	f7ff faff 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80026fe:	2102      	movs	r1, #2
 8002700:	f7ff fbae 	bl	8001e60 <read_BDshot_response>
 8002704:	e788      	b.n	8002618 <dshot_B_rx_processing+0x18>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 8002706:	4b0d      	ldr	r3, [pc, #52]	@ (800273c <dshot_B_rx_processing+0x13c>)
 8002708:	7859      	ldrb	r1, [r3, #1]
 800270a:	b109      	cbz	r1, 8002710 <dshot_B_rx_processing+0x110>
 800270c:	290a      	cmp	r1, #10
 800270e:	d180      	bne.n	8002612 <dshot_B_rx_processing+0x12>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 8002710:	480b      	ldr	r0, [pc, #44]	@ (8002740 <dshot_B_rx_processing+0x140>)
 8002712:	f7ff faf3 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002716:	2101      	movs	r1, #1
 8002718:	f7ff fba2 	bl	8001e60 <read_BDshot_response>
 800271c:	e779      	b.n	8002612 <dshot_B_rx_processing+0x12>
        if (motor_gpio_port[m] == 1 && (motor_gpio_pin_numbers[m] == 0 || motor_gpio_pin_numbers[m] == 10)) {
 800271e:	4b07      	ldr	r3, [pc, #28]	@ (800273c <dshot_B_rx_processing+0x13c>)
 8002720:	7819      	ldrb	r1, [r3, #0]
 8002722:	b111      	cbz	r1, 800272a <dshot_B_rx_processing+0x12a>
 8002724:	290a      	cmp	r1, #10
 8002726:	f47f af71 	bne.w	800260c <dshot_B_rx_processing+0xc>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_B, pin);
 800272a:	4805      	ldr	r0, [pc, #20]	@ (8002740 <dshot_B_rx_processing+0x140>)
 800272c:	f7ff fae6 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002730:	2100      	movs	r1, #0
 8002732:	f7ff fb95 	bl	8001e60 <read_BDshot_response>
 8002736:	e769      	b.n	800260c <dshot_B_rx_processing+0xc>
 8002738:	0800b004 	.word	0x0800b004
 800273c:	0800aff8 	.word	0x0800aff8
 8002740:	20001204 	.word	0x20001204

08002744 <arm_bdshot_rx_capture_C>:
{
    const uint32_t pins_mask = (GPIO_MODER_MODER6 | GPIO_MODER_MODER8);
    const uint32_t pupdr_clear_mask = ((3U << (6*2)) | (3U << (8*2)));
    const uint32_t pupdr_pullup_mask = ((1U << (6*2)) | (1U << (8*2)));

    GPIOC->MODER &= ~pins_mask;
 8002744:	4a22      	ldr	r2, [pc, #136]	@ (80027d0 <arm_bdshot_rx_capture_C+0x8c>)
    GPIOC->PUPDR |= pupdr_pullup_mask;

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
    if (sample_period == 0) sample_period = 1;

    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002746:	4b23      	ldr	r3, [pc, #140]	@ (80027d4 <arm_bdshot_rx_capture_C+0x90>)
    GPIOC->MODER &= ~pins_mask;
 8002748:	6811      	ldr	r1, [r2, #0]
 800274a:	f421 314c 	bic.w	r1, r1, #208896	@ 0x33000
{
 800274e:	b410      	push	{r4}
    GPIOC->MODER &= ~pins_mask;
 8002750:	6011      	str	r1, [r2, #0]
    GPIOC->PUPDR &= ~pupdr_clear_mask;
 8002752:	68d1      	ldr	r1, [r2, #12]
 8002754:	f421 314c 	bic.w	r1, r1, #208896	@ 0x33000
 8002758:	60d1      	str	r1, [r2, #12]
    GPIOC->PUPDR |= pupdr_pullup_mask;
 800275a:	68d1      	ldr	r1, [r2, #12]
 800275c:	f441 3188 	orr.w	r1, r1, #69632	@ 0x11000
 8002760:	60d1      	str	r1, [r2, #12]
    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002762:	6819      	ldr	r1, [r3, #0]
    TIM1->ARR = sample_period - 1;
 8002764:	2445      	movs	r4, #69	@ 0x45
    TIM1->CR1 &= ~TIM_CR1_CEN;
 8002766:	f021 0101 	bic.w	r1, r1, #1
    TIM1->CCR1 = sample_period/2;
 800276a:	2023      	movs	r0, #35	@ 0x23
    TIM1->CR1 &= ~TIM_CR1_CEN;
 800276c:	6019      	str	r1, [r3, #0]
    TIM1->ARR = sample_period - 1;
 800276e:	62dc      	str	r4, [r3, #44]	@ 0x2c
    TIM1->CCR1 = sample_period/2;
 8002770:	6358      	str	r0, [r3, #52]	@ 0x34
    TIM1->EGR |= TIM_EGR_UG;
 8002772:	6959      	ldr	r1, [r3, #20]

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8002774:	f502 42b8 	add.w	r2, r2, #23552	@ 0x5c00
    TIM1->EGR |= TIM_EGR_UG;
 8002778:	f041 0101 	orr.w	r1, r1, #1
 800277c:	6159      	str	r1, [r3, #20]
    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 800277e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002780:	f023 0301 	bic.w	r3, r3, #1
 8002784:	6593      	str	r3, [r2, #88]	@ 0x58
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8002786:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002788:	07d9      	lsls	r1, r3, #31
 800278a:	d503      	bpl.n	8002794 <arm_bdshot_rx_capture_C+0x50>
 800278c:	bf00      	nop
 800278e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002790:	07db      	lsls	r3, r3, #31
 8002792:	d4fb      	bmi.n	800278c <arm_bdshot_rx_capture_C+0x48>

    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 8002794:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <arm_bdshot_rx_capture_C+0x94>)
                  DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->IDR);
 8002796:	4c11      	ldr	r4, [pc, #68]	@ (80027dc <arm_bdshot_rx_capture_C+0x98>)
    DMA2_Stream3->M0AR = (uint32_t)dshot_bb_buffer_rx_C;
 8002798:	4811      	ldr	r0, [pc, #68]	@ (80027e0 <arm_bdshot_rx_capture_C+0x9c>)
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                   // | DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val;
 800279a:	4a12      	ldr	r2, [pc, #72]	@ (80027e4 <arm_bdshot_rx_capture_C+0xa0>)
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 800279c:	f04f 6174 	mov.w	r1, #255852544	@ 0xf400000
 80027a0:	6099      	str	r1, [r3, #8]
    DMA2_Stream3->NDTR = ndtr;
 80027a2:	218a      	movs	r1, #138	@ 0x8a
    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->IDR);
 80027a4:	661c      	str	r4, [r3, #96]	@ 0x60
    DMA2_Stream3->M0AR = (uint32_t)dshot_bb_buffer_rx_C;
 80027a6:	6658      	str	r0, [r3, #100]	@ 0x64
    DMA2_Stream3->NDTR = ndtr;
 80027a8:	65d9      	str	r1, [r3, #92]	@ 0x5c
    DMA2_Stream3->CR = cr_val;
 80027aa:	659a      	str	r2, [r3, #88]	@ 0x58
  __ASM volatile ("dsb 0xF":::"memory");
 80027ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80027b0:	f3bf 8f6f 	isb	sy

    __DSB(); __ISB();
    DMA2_Stream3->CR |= DMA_SxCR_EN;
 80027b4:	6d99      	ldr	r1, [r3, #88]	@ 0x58
    TIM1->CNT = 0;
 80027b6:	4a07      	ldr	r2, [pc, #28]	@ (80027d4 <arm_bdshot_rx_capture_C+0x90>)
    TIM1->CR1 |= TIM_CR1_CEN;
}
 80027b8:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream3->CR |= DMA_SxCR_EN;
 80027bc:	f041 0101 	orr.w	r1, r1, #1
    TIM1->CNT = 0;
 80027c0:	2000      	movs	r0, #0
    DMA2_Stream3->CR |= DMA_SxCR_EN;
 80027c2:	6599      	str	r1, [r3, #88]	@ 0x58
    TIM1->CNT = 0;
 80027c4:	6250      	str	r0, [r2, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 80027c6:	6813      	ldr	r3, [r2, #0]
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6013      	str	r3, [r2, #0]
}
 80027ce:	4770      	bx	lr
 80027d0:	40020800 	.word	0x40020800
 80027d4:	40010000 	.word	0x40010000
 80027d8:	40026400 	.word	0x40026400
 80027dc:	40020810 	.word	0x40020810
 80027e0:	20000dd4 	.word	0x20000dd4
 80027e4:	0c035410 	.word	0x0c035410

080027e8 <dshot_C_tx_configuration>:

void dshot_C_tx_configuration(void)
{
    GPIOC->MODER |= (GPIO_MODER_MODER6_0 | GPIO_MODER_MODER8_0);
 80027e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002854 <dshot_C_tx_configuration+0x6c>)
    GPIOC->OTYPER &= ~(GPIO_OTYPER_OT6 | GPIO_OTYPER_OT8);
    GPIOC->PUPDR |= (GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR8_0);
    GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR6_1 | GPIO_PUPDR_PUPDR8_1);
    GPIOC->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR8);

    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 80027ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002858 <dshot_C_tx_configuration+0x70>)
    GPIOC->MODER |= (GPIO_MODER_MODER6_0 | GPIO_MODER_MODER8_0);
 80027ec:	6819      	ldr	r1, [r3, #0]
 80027ee:	f441 3188 	orr.w	r1, r1, #69632	@ 0x11000
{
 80027f2:	b410      	push	{r4}
    GPIOC->MODER |= (GPIO_MODER_MODER6_0 | GPIO_MODER_MODER8_0);
 80027f4:	6019      	str	r1, [r3, #0]
    GPIOC->MODER &= ~(GPIO_MODER_MODER6_1 | GPIO_MODER_MODER8_1);
 80027f6:	6819      	ldr	r1, [r3, #0]
 80027f8:	f421 3108 	bic.w	r1, r1, #139264	@ 0x22000
 80027fc:	6019      	str	r1, [r3, #0]
    GPIOC->OTYPER &= ~(GPIO_OTYPER_OT6 | GPIO_OTYPER_OT8);
 80027fe:	6859      	ldr	r1, [r3, #4]
 8002800:	f421 71a0 	bic.w	r1, r1, #320	@ 0x140
 8002804:	6059      	str	r1, [r3, #4]
    GPIOC->PUPDR |= (GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR8_0);
 8002806:	68d9      	ldr	r1, [r3, #12]
 8002808:	f441 3188 	orr.w	r1, r1, #69632	@ 0x11000
 800280c:	60d9      	str	r1, [r3, #12]
    GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR6_1 | GPIO_PUPDR_PUPDR8_1);
 800280e:	68d9      	ldr	r1, [r3, #12]
 8002810:	f421 3108 	bic.w	r1, r1, #139264	@ 0x22000
 8002814:	60d9      	str	r1, [r3, #12]
    GPIOC->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR6 | GPIO_OSPEEDER_OSPEEDR8);
 8002816:	6899      	ldr	r1, [r3, #8]
 8002818:	f441 314c 	orr.w	r1, r1, #208896	@ 0x33000
 800281c:	6099      	str	r1, [r3, #8]
    DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 800281e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6593      	str	r3, [r2, #88]	@ 0x58
    while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 8002826:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002828:	07d9      	lsls	r1, r3, #31
 800282a:	d503      	bpl.n	8002834 <dshot_C_tx_configuration+0x4c>
 800282c:	bf00      	nop
 800282e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002830:	07db      	lsls	r3, r3, #31
 8002832:	d4fb      	bmi.n	800282c <dshot_C_tx_configuration+0x44>
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 8002834:	4b08      	ldr	r3, [pc, #32]	@ (8002858 <dshot_C_tx_configuration+0x70>)

    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->BSRR);
 8002836:	4c09      	ldr	r4, [pc, #36]	@ (800285c <dshot_C_tx_configuration+0x74>)
    DMA2_Stream3->M0AR = (uint32_t)(dshot_bb_buffer_C);
 8002838:	4809      	ldr	r0, [pc, #36]	@ (8002860 <dshot_C_tx_configuration+0x78>)
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream3->CR = cr_val_C | DMA_SxCR_DIR_0;
 800283a:	4a0a      	ldr	r2, [pc, #40]	@ (8002864 <dshot_C_tx_configuration+0x7c>)
    DMA2->LIFCR = DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;
 800283c:	f04f 6174 	mov.w	r1, #255852544	@ 0xf400000
 8002840:	6099      	str	r1, [r3, #8]
    DMA2_Stream3->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002842:	2182      	movs	r1, #130	@ 0x82
    DMA2_Stream3->PAR = (uint32_t)(&GPIOC->BSRR);
 8002844:	661c      	str	r4, [r3, #96]	@ 0x60
    DMA2_Stream3->M0AR = (uint32_t)(dshot_bb_buffer_C);
 8002846:	6658      	str	r0, [r3, #100]	@ 0x64
}
 8002848:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream3->NDTR = DSHOT_BB_BUFFER_LENGTH;
 800284c:	65d9      	str	r1, [r3, #92]	@ 0x5c
    DMA2_Stream3->CR = cr_val_C | DMA_SxCR_DIR_0;
 800284e:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	40020800 	.word	0x40020800
 8002858:	40026400 	.word	0x40026400
 800285c:	40020818 	.word	0x40020818
 8002860:	20000ffc 	.word	0x20000ffc
 8002864:	0c035450 	.word	0x0c035450

08002868 <dshot_C_rx_processing>:

void dshot_C_rx_processing(void)
{
 8002868:	b510      	push	{r4, lr}
    for (int m = 0; m < MOTORS_COUNT; m++) {
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 800286a:	4c53      	ldr	r4, [pc, #332]	@ (80029b8 <dshot_C_rx_processing+0x150>)
 800286c:	7823      	ldrb	r3, [r4, #0]
 800286e:	2b02      	cmp	r3, #2
 8002870:	f000 8094 	beq.w	800299c <dshot_C_rx_processing+0x134>
 8002874:	7863      	ldrb	r3, [r4, #1]
 8002876:	2b02      	cmp	r3, #2
 8002878:	f000 8082 	beq.w	8002980 <dshot_C_rx_processing+0x118>
 800287c:	78a3      	ldrb	r3, [r4, #2]
 800287e:	2b02      	cmp	r3, #2
 8002880:	d071      	beq.n	8002966 <dshot_C_rx_processing+0xfe>
 8002882:	78e3      	ldrb	r3, [r4, #3]
 8002884:	2b02      	cmp	r3, #2
 8002886:	d061      	beq.n	800294c <dshot_C_rx_processing+0xe4>
 8002888:	7923      	ldrb	r3, [r4, #4]
 800288a:	2b02      	cmp	r3, #2
 800288c:	d051      	beq.n	8002932 <dshot_C_rx_processing+0xca>
 800288e:	7963      	ldrb	r3, [r4, #5]
 8002890:	2b02      	cmp	r3, #2
 8002892:	d041      	beq.n	8002918 <dshot_C_rx_processing+0xb0>
 8002894:	79a3      	ldrb	r3, [r4, #6]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d031      	beq.n	80028fe <dshot_C_rx_processing+0x96>
 800289a:	79e3      	ldrb	r3, [r4, #7]
 800289c:	2b02      	cmp	r3, #2
 800289e:	d021      	beq.n	80028e4 <dshot_C_rx_processing+0x7c>
 80028a0:	7a23      	ldrb	r3, [r4, #8]
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d011      	beq.n	80028ca <dshot_C_rx_processing+0x62>
 80028a6:	7a63      	ldrb	r3, [r4, #9]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d000      	beq.n	80028ae <dshot_C_rx_processing+0x46>
            uint8_t pin = motor_gpio_pin_numbers[m];
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
            read_BDshot_response(decoded_gcr_value, m);
        }
    }
}
 80028ac:	bd10      	pop	{r4, pc}
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 80028ae:	4b43      	ldr	r3, [pc, #268]	@ (80029bc <dshot_C_rx_processing+0x154>)
 80028b0:	7a59      	ldrb	r1, [r3, #9]
 80028b2:	2906      	cmp	r1, #6
 80028b4:	d001      	beq.n	80028ba <dshot_C_rx_processing+0x52>
 80028b6:	2908      	cmp	r1, #8
 80028b8:	d1f8      	bne.n	80028ac <dshot_C_rx_processing+0x44>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 80028ba:	4841      	ldr	r0, [pc, #260]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 80028bc:	f7ff fa1e 	bl	8001cfc <get_BDshot_response>
}
 80028c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            read_BDshot_response(decoded_gcr_value, m);
 80028c4:	2109      	movs	r1, #9
 80028c6:	f7ff bacb 	b.w	8001e60 <read_BDshot_response>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 80028ca:	4b3c      	ldr	r3, [pc, #240]	@ (80029bc <dshot_C_rx_processing+0x154>)
 80028cc:	7a19      	ldrb	r1, [r3, #8]
 80028ce:	2906      	cmp	r1, #6
 80028d0:	d001      	beq.n	80028d6 <dshot_C_rx_processing+0x6e>
 80028d2:	2908      	cmp	r1, #8
 80028d4:	d1e7      	bne.n	80028a6 <dshot_C_rx_processing+0x3e>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 80028d6:	483a      	ldr	r0, [pc, #232]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 80028d8:	f7ff fa10 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80028dc:	2108      	movs	r1, #8
 80028de:	f7ff fabf 	bl	8001e60 <read_BDshot_response>
 80028e2:	e7e0      	b.n	80028a6 <dshot_C_rx_processing+0x3e>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 80028e4:	4b35      	ldr	r3, [pc, #212]	@ (80029bc <dshot_C_rx_processing+0x154>)
 80028e6:	79d9      	ldrb	r1, [r3, #7]
 80028e8:	2906      	cmp	r1, #6
 80028ea:	d001      	beq.n	80028f0 <dshot_C_rx_processing+0x88>
 80028ec:	2908      	cmp	r1, #8
 80028ee:	d1d7      	bne.n	80028a0 <dshot_C_rx_processing+0x38>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 80028f0:	4833      	ldr	r0, [pc, #204]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 80028f2:	f7ff fa03 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80028f6:	2107      	movs	r1, #7
 80028f8:	f7ff fab2 	bl	8001e60 <read_BDshot_response>
 80028fc:	e7d0      	b.n	80028a0 <dshot_C_rx_processing+0x38>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 80028fe:	4b2f      	ldr	r3, [pc, #188]	@ (80029bc <dshot_C_rx_processing+0x154>)
 8002900:	7999      	ldrb	r1, [r3, #6]
 8002902:	2906      	cmp	r1, #6
 8002904:	d001      	beq.n	800290a <dshot_C_rx_processing+0xa2>
 8002906:	2908      	cmp	r1, #8
 8002908:	d1c7      	bne.n	800289a <dshot_C_rx_processing+0x32>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 800290a:	482d      	ldr	r0, [pc, #180]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 800290c:	f7ff f9f6 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002910:	2106      	movs	r1, #6
 8002912:	f7ff faa5 	bl	8001e60 <read_BDshot_response>
 8002916:	e7c0      	b.n	800289a <dshot_C_rx_processing+0x32>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 8002918:	4b28      	ldr	r3, [pc, #160]	@ (80029bc <dshot_C_rx_processing+0x154>)
 800291a:	7959      	ldrb	r1, [r3, #5]
 800291c:	2906      	cmp	r1, #6
 800291e:	d001      	beq.n	8002924 <dshot_C_rx_processing+0xbc>
 8002920:	2908      	cmp	r1, #8
 8002922:	d1b7      	bne.n	8002894 <dshot_C_rx_processing+0x2c>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 8002924:	4826      	ldr	r0, [pc, #152]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 8002926:	f7ff f9e9 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 800292a:	2105      	movs	r1, #5
 800292c:	f7ff fa98 	bl	8001e60 <read_BDshot_response>
 8002930:	e7b0      	b.n	8002894 <dshot_C_rx_processing+0x2c>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 8002932:	4b22      	ldr	r3, [pc, #136]	@ (80029bc <dshot_C_rx_processing+0x154>)
 8002934:	7919      	ldrb	r1, [r3, #4]
 8002936:	2906      	cmp	r1, #6
 8002938:	d001      	beq.n	800293e <dshot_C_rx_processing+0xd6>
 800293a:	2908      	cmp	r1, #8
 800293c:	d1a7      	bne.n	800288e <dshot_C_rx_processing+0x26>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 800293e:	4820      	ldr	r0, [pc, #128]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 8002940:	f7ff f9dc 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002944:	2104      	movs	r1, #4
 8002946:	f7ff fa8b 	bl	8001e60 <read_BDshot_response>
 800294a:	e7a0      	b.n	800288e <dshot_C_rx_processing+0x26>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 800294c:	4b1b      	ldr	r3, [pc, #108]	@ (80029bc <dshot_C_rx_processing+0x154>)
 800294e:	78d9      	ldrb	r1, [r3, #3]
 8002950:	2906      	cmp	r1, #6
 8002952:	d001      	beq.n	8002958 <dshot_C_rx_processing+0xf0>
 8002954:	2908      	cmp	r1, #8
 8002956:	d197      	bne.n	8002888 <dshot_C_rx_processing+0x20>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 8002958:	4819      	ldr	r0, [pc, #100]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 800295a:	f7ff f9cf 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 800295e:	2103      	movs	r1, #3
 8002960:	f7ff fa7e 	bl	8001e60 <read_BDshot_response>
 8002964:	e790      	b.n	8002888 <dshot_C_rx_processing+0x20>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 8002966:	4b15      	ldr	r3, [pc, #84]	@ (80029bc <dshot_C_rx_processing+0x154>)
 8002968:	7899      	ldrb	r1, [r3, #2]
 800296a:	2906      	cmp	r1, #6
 800296c:	d001      	beq.n	8002972 <dshot_C_rx_processing+0x10a>
 800296e:	2908      	cmp	r1, #8
 8002970:	d187      	bne.n	8002882 <dshot_C_rx_processing+0x1a>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 8002972:	4813      	ldr	r0, [pc, #76]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 8002974:	f7ff f9c2 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002978:	2102      	movs	r1, #2
 800297a:	f7ff fa71 	bl	8001e60 <read_BDshot_response>
 800297e:	e780      	b.n	8002882 <dshot_C_rx_processing+0x1a>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 8002980:	4b0e      	ldr	r3, [pc, #56]	@ (80029bc <dshot_C_rx_processing+0x154>)
 8002982:	7859      	ldrb	r1, [r3, #1]
 8002984:	2906      	cmp	r1, #6
 8002986:	d002      	beq.n	800298e <dshot_C_rx_processing+0x126>
 8002988:	2908      	cmp	r1, #8
 800298a:	f47f af77 	bne.w	800287c <dshot_C_rx_processing+0x14>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 800298e:	480c      	ldr	r0, [pc, #48]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 8002990:	f7ff f9b4 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002994:	2101      	movs	r1, #1
 8002996:	f7ff fa63 	bl	8001e60 <read_BDshot_response>
 800299a:	e76f      	b.n	800287c <dshot_C_rx_processing+0x14>
        if (motor_gpio_port[m] == 2 && (motor_gpio_pin_numbers[m] == 6 || motor_gpio_pin_numbers[m] == 8)) {
 800299c:	4b07      	ldr	r3, [pc, #28]	@ (80029bc <dshot_C_rx_processing+0x154>)
 800299e:	7819      	ldrb	r1, [r3, #0]
 80029a0:	2906      	cmp	r1, #6
 80029a2:	d002      	beq.n	80029aa <dshot_C_rx_processing+0x142>
 80029a4:	2908      	cmp	r1, #8
 80029a6:	f47f af65 	bne.w	8002874 <dshot_C_rx_processing+0xc>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_C, pin);
 80029aa:	4805      	ldr	r0, [pc, #20]	@ (80029c0 <dshot_C_rx_processing+0x158>)
 80029ac:	f7ff f9a6 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 80029b0:	2100      	movs	r1, #0
 80029b2:	f7ff fa55 	bl	8001e60 <read_BDshot_response>
 80029b6:	e75d      	b.n	8002874 <dshot_C_rx_processing+0xc>
 80029b8:	0800b004 	.word	0x0800b004
 80029bc:	0800aff8 	.word	0x0800aff8
 80029c0:	20000dd4 	.word	0x20000dd4

080029c4 <arm_bdshot_rx_capture_D>:
{
    const uint32_t pins_mask = (GPIO_MODER_MODER12 | GPIO_MODER_MODER14);
    const uint32_t pupdr_clear_mask = ((3U << (12*2)) | (3U << (14*2)));
    const uint32_t pupdr_pullup_mask = ((1U << (12*2)) | (1U << (14*2)));

    GPIOD->MODER &= ~pins_mask;
 80029c4:	4a27      	ldr	r2, [pc, #156]	@ (8002a64 <arm_bdshot_rx_capture_D+0xa0>)
    GPIOD->PUPDR |= pupdr_pullup_mask;

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
    if (sample_period == 0) sample_period = 1;

    TIM1->CR1 &= ~TIM_CR1_CEN;
 80029c6:	4b28      	ldr	r3, [pc, #160]	@ (8002a68 <arm_bdshot_rx_capture_D+0xa4>)
    GPIOD->MODER &= ~pins_mask;
 80029c8:	6811      	ldr	r1, [r2, #0]
 80029ca:	f021 514c 	bic.w	r1, r1, #855638016	@ 0x33000000
{
 80029ce:	b410      	push	{r4}
    GPIOD->MODER &= ~pins_mask;
 80029d0:	6011      	str	r1, [r2, #0]
    GPIOD->PUPDR &= ~pupdr_clear_mask;
 80029d2:	68d1      	ldr	r1, [r2, #12]
 80029d4:	f021 514c 	bic.w	r1, r1, #855638016	@ 0x33000000
 80029d8:	60d1      	str	r1, [r2, #12]
    GPIOD->PUPDR |= pupdr_pullup_mask;
 80029da:	68d1      	ldr	r1, [r2, #12]
 80029dc:	f041 5188 	orr.w	r1, r1, #285212672	@ 0x11000000
 80029e0:	60d1      	str	r1, [r2, #12]
    TIM1->CR1 &= ~TIM_CR1_CEN;
 80029e2:	6819      	ldr	r1, [r3, #0]
    TIM1->ARR = sample_period - 1;
 80029e4:	2445      	movs	r4, #69	@ 0x45
    TIM1->CR1 &= ~TIM_CR1_CEN;
 80029e6:	f021 0101 	bic.w	r1, r1, #1
    TIM1->CCR3 = sample_period/2;
 80029ea:	2023      	movs	r0, #35	@ 0x23
    TIM1->CR1 &= ~TIM_CR1_CEN;
 80029ec:	6019      	str	r1, [r3, #0]
    TIM1->ARR = sample_period - 1;
 80029ee:	62dc      	str	r4, [r3, #44]	@ 0x2c
    TIM1->CCR3 = sample_period/2;
 80029f0:	63d8      	str	r0, [r3, #60]	@ 0x3c
    TIM1->EGR |= TIM_EGR_UG;
 80029f2:	6959      	ldr	r1, [r3, #20]

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 80029f4:	f502 42b0 	add.w	r2, r2, #22528	@ 0x5800
    TIM1->EGR |= TIM_EGR_UG;
 80029f8:	f041 0101 	orr.w	r1, r1, #1
 80029fc:	6159      	str	r1, [r3, #20]
    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 80029fe:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002a02:	f023 0301 	bic.w	r3, r3, #1
 8002a06:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 8002a0a:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002a0e:	07d9      	lsls	r1, r3, #31
 8002a10:	d504      	bpl.n	8002a1c <arm_bdshot_rx_capture_D+0x58>
 8002a12:	bf00      	nop
 8002a14:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002a18:	07db      	lsls	r3, r3, #31
 8002a1a:	d4fa      	bmi.n	8002a12 <arm_bdshot_rx_capture_D+0x4e>

    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 8002a1c:	4b13      	ldr	r3, [pc, #76]	@ (8002a6c <arm_bdshot_rx_capture_D+0xa8>)
                  DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->IDR);
 8002a1e:	4c14      	ldr	r4, [pc, #80]	@ (8002a70 <arm_bdshot_rx_capture_D+0xac>)
    DMA2_Stream6->M0AR = (uint32_t)dshot_bb_buffer_rx_D;
 8002a20:	4814      	ldr	r0, [pc, #80]	@ (8002a74 <arm_bdshot_rx_capture_D+0xb0>)
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val;
 8002a22:	4a15      	ldr	r2, [pc, #84]	@ (8002a78 <arm_bdshot_rx_capture_D+0xb4>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 8002a24:	f44f 1174 	mov.w	r1, #3997696	@ 0x3d0000
 8002a28:	60d9      	str	r1, [r3, #12]
    DMA2_Stream6->NDTR = ndtr;
 8002a2a:	218a      	movs	r1, #138	@ 0x8a
    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->IDR);
 8002a2c:	f8c3 40a8 	str.w	r4, [r3, #168]	@ 0xa8
    DMA2_Stream6->M0AR = (uint32_t)dshot_bb_buffer_rx_D;
 8002a30:	f8c3 00ac 	str.w	r0, [r3, #172]	@ 0xac
    DMA2_Stream6->NDTR = ndtr;
 8002a34:	f8c3 10a4 	str.w	r1, [r3, #164]	@ 0xa4
    DMA2_Stream6->CR = cr_val;
 8002a38:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  __ASM volatile ("dsb 0xF":::"memory");
 8002a3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002a40:	f3bf 8f6f 	isb	sy

    __DSB(); __ISB();
    DMA2_Stream6->CR |= DMA_SxCR_EN;
 8002a44:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
    TIM1->CNT = 0;
 8002a48:	4a07      	ldr	r2, [pc, #28]	@ (8002a68 <arm_bdshot_rx_capture_D+0xa4>)
    TIM1->CR1 |= TIM_CR1_CEN;
}
 8002a4a:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream6->CR |= DMA_SxCR_EN;
 8002a4e:	f041 0101 	orr.w	r1, r1, #1
    TIM1->CNT = 0;
 8002a52:	2000      	movs	r0, #0
    DMA2_Stream6->CR |= DMA_SxCR_EN;
 8002a54:	f8c3 10a0 	str.w	r1, [r3, #160]	@ 0xa0
    TIM1->CNT = 0;
 8002a58:	6250      	str	r0, [r2, #36]	@ 0x24
    TIM1->CR1 |= TIM_CR1_CEN;
 8002a5a:	6813      	ldr	r3, [r2, #0]
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	6013      	str	r3, [r2, #0]
}
 8002a62:	4770      	bx	lr
 8002a64:	40020c00 	.word	0x40020c00
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	40026400 	.word	0x40026400
 8002a70:	40020c10 	.word	0x40020c10
 8002a74:	200009a4 	.word	0x200009a4
 8002a78:	0c035410 	.word	0x0c035410

08002a7c <dshot_D_tx_configuration>:

void dshot_D_tx_configuration(void)
{
    GPIOD->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER14_0);
 8002a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002af8 <dshot_D_tx_configuration+0x7c>)
    GPIOD->OTYPER &= ~(GPIO_OTYPER_OT12 | GPIO_OTYPER_OT14);
    GPIOD->PUPDR |= (GPIO_PUPDR_PUPDR12_0 | GPIO_PUPDR_PUPDR14_0);
    GPIOD->PUPDR &= ~(GPIO_PUPDR_PUPDR12_1 | GPIO_PUPDR_PUPDR14_1);
    GPIOD->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR12 | GPIO_OSPEEDER_OSPEEDR14);

    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8002a7e:	4a1f      	ldr	r2, [pc, #124]	@ (8002afc <dshot_D_tx_configuration+0x80>)
    GPIOD->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER14_0);
 8002a80:	6819      	ldr	r1, [r3, #0]
 8002a82:	f041 5188 	orr.w	r1, r1, #285212672	@ 0x11000000
{
 8002a86:	b410      	push	{r4}
    GPIOD->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER14_0);
 8002a88:	6019      	str	r1, [r3, #0]
    GPIOD->MODER &= ~(GPIO_MODER_MODER12_1 | GPIO_MODER_MODER14_1);
 8002a8a:	6819      	ldr	r1, [r3, #0]
 8002a8c:	f021 5108 	bic.w	r1, r1, #570425344	@ 0x22000000
 8002a90:	6019      	str	r1, [r3, #0]
    GPIOD->OTYPER &= ~(GPIO_OTYPER_OT12 | GPIO_OTYPER_OT14);
 8002a92:	6859      	ldr	r1, [r3, #4]
 8002a94:	f421 41a0 	bic.w	r1, r1, #20480	@ 0x5000
 8002a98:	6059      	str	r1, [r3, #4]
    GPIOD->PUPDR |= (GPIO_PUPDR_PUPDR12_0 | GPIO_PUPDR_PUPDR14_0);
 8002a9a:	68d9      	ldr	r1, [r3, #12]
 8002a9c:	f041 5188 	orr.w	r1, r1, #285212672	@ 0x11000000
 8002aa0:	60d9      	str	r1, [r3, #12]
    GPIOD->PUPDR &= ~(GPIO_PUPDR_PUPDR12_1 | GPIO_PUPDR_PUPDR14_1);
 8002aa2:	68d9      	ldr	r1, [r3, #12]
 8002aa4:	f021 5108 	bic.w	r1, r1, #570425344	@ 0x22000000
 8002aa8:	60d9      	str	r1, [r3, #12]
    GPIOD->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR12 | GPIO_OSPEEDER_OSPEEDR14);
 8002aaa:	6899      	ldr	r1, [r3, #8]
 8002aac:	f041 514c 	orr.w	r1, r1, #855638016	@ 0x33000000
 8002ab0:	6099      	str	r1, [r3, #8]
    DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 8002ab2:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002ab6:	f023 0301 	bic.w	r3, r3, #1
 8002aba:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
    while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 8002abe:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002ac2:	07d9      	lsls	r1, r3, #31
 8002ac4:	d504      	bpl.n	8002ad0 <dshot_D_tx_configuration+0x54>
 8002ac6:	bf00      	nop
 8002ac8:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002acc:	07db      	lsls	r3, r3, #31
 8002ace:	d4fa      	bmi.n	8002ac6 <dshot_D_tx_configuration+0x4a>
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8002ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8002afc <dshot_D_tx_configuration+0x80>)

    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->BSRR);
 8002ad2:	4c0b      	ldr	r4, [pc, #44]	@ (8002b00 <dshot_D_tx_configuration+0x84>)
    DMA2_Stream6->M0AR = (uint32_t)(dshot_bb_buffer_D);
 8002ad4:	480b      	ldr	r0, [pc, #44]	@ (8002b04 <dshot_D_tx_configuration+0x88>)
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                      //| DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream6->CR = cr_val_D | DMA_SxCR_DIR_0;
 8002ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <dshot_D_tx_configuration+0x8c>)
    DMA2->HIFCR = DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 | DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;
 8002ad8:	f44f 1174 	mov.w	r1, #3997696	@ 0x3d0000
 8002adc:	60d9      	str	r1, [r3, #12]
    DMA2_Stream6->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002ade:	2182      	movs	r1, #130	@ 0x82
    DMA2_Stream6->PAR = (uint32_t)(&GPIOD->BSRR);
 8002ae0:	f8c3 40a8 	str.w	r4, [r3, #168]	@ 0xa8
    DMA2_Stream6->M0AR = (uint32_t)(dshot_bb_buffer_D);
 8002ae4:	f8c3 00ac 	str.w	r0, [r3, #172]	@ 0xac
}
 8002ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream6->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002aec:	f8c3 10a4 	str.w	r1, [r3, #164]	@ 0xa4
    DMA2_Stream6->CR = cr_val_D | DMA_SxCR_DIR_0;
 8002af0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40020c00 	.word	0x40020c00
 8002afc:	40026400 	.word	0x40026400
 8002b00:	40020c18 	.word	0x40020c18
 8002b04:	20000bcc 	.word	0x20000bcc
 8002b08:	0c035450 	.word	0x0c035450

08002b0c <dshot_D_rx_processing>:

void dshot_D_rx_processing(void)
{
 8002b0c:	b538      	push	{r3, r4, r5, lr}
    for (int m = 0; m < MOTORS_COUNT; m++) {
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002b0e:	4c53      	ldr	r4, [pc, #332]	@ (8002c5c <dshot_D_rx_processing+0x150>)
 8002b10:	7823      	ldrb	r3, [r4, #0]
 8002b12:	2b03      	cmp	r3, #3
 8002b14:	f000 8094 	beq.w	8002c40 <dshot_D_rx_processing+0x134>
 8002b18:	7863      	ldrb	r3, [r4, #1]
 8002b1a:	2b03      	cmp	r3, #3
 8002b1c:	f000 8082 	beq.w	8002c24 <dshot_D_rx_processing+0x118>
 8002b20:	78a3      	ldrb	r3, [r4, #2]
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d071      	beq.n	8002c0a <dshot_D_rx_processing+0xfe>
 8002b26:	78e5      	ldrb	r5, [r4, #3]
 8002b28:	2d03      	cmp	r5, #3
 8002b2a:	d061      	beq.n	8002bf0 <dshot_D_rx_processing+0xe4>
 8002b2c:	7923      	ldrb	r3, [r4, #4]
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d051      	beq.n	8002bd6 <dshot_D_rx_processing+0xca>
 8002b32:	7963      	ldrb	r3, [r4, #5]
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	d041      	beq.n	8002bbc <dshot_D_rx_processing+0xb0>
 8002b38:	79a3      	ldrb	r3, [r4, #6]
 8002b3a:	2b03      	cmp	r3, #3
 8002b3c:	d031      	beq.n	8002ba2 <dshot_D_rx_processing+0x96>
 8002b3e:	79e3      	ldrb	r3, [r4, #7]
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d021      	beq.n	8002b88 <dshot_D_rx_processing+0x7c>
 8002b44:	7a23      	ldrb	r3, [r4, #8]
 8002b46:	2b03      	cmp	r3, #3
 8002b48:	d011      	beq.n	8002b6e <dshot_D_rx_processing+0x62>
 8002b4a:	7a63      	ldrb	r3, [r4, #9]
 8002b4c:	2b03      	cmp	r3, #3
 8002b4e:	d000      	beq.n	8002b52 <dshot_D_rx_processing+0x46>
            uint8_t pin = motor_gpio_pin_numbers[m];
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
            read_BDshot_response(decoded_gcr_value, m);
        }
    }
}
 8002b50:	bd38      	pop	{r3, r4, r5, pc}
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002b52:	4b43      	ldr	r3, [pc, #268]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002b54:	7a59      	ldrb	r1, [r3, #9]
 8002b56:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002b5a:	2b0c      	cmp	r3, #12
 8002b5c:	d1f8      	bne.n	8002b50 <dshot_D_rx_processing+0x44>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002b5e:	4841      	ldr	r0, [pc, #260]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002b60:	f7ff f8cc 	bl	8001cfc <get_BDshot_response>
}
 8002b64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            read_BDshot_response(decoded_gcr_value, m);
 8002b68:	2109      	movs	r1, #9
 8002b6a:	f7ff b979 	b.w	8001e60 <read_BDshot_response>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002b6e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002b70:	7a19      	ldrb	r1, [r3, #8]
 8002b72:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002b76:	2b0c      	cmp	r3, #12
 8002b78:	d1e7      	bne.n	8002b4a <dshot_D_rx_processing+0x3e>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002b7a:	483a      	ldr	r0, [pc, #232]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002b7c:	f7ff f8be 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002b80:	2108      	movs	r1, #8
 8002b82:	f7ff f96d 	bl	8001e60 <read_BDshot_response>
 8002b86:	e7e0      	b.n	8002b4a <dshot_D_rx_processing+0x3e>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002b88:	4b35      	ldr	r3, [pc, #212]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002b8a:	79d9      	ldrb	r1, [r3, #7]
 8002b8c:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002b90:	2b0c      	cmp	r3, #12
 8002b92:	d1d7      	bne.n	8002b44 <dshot_D_rx_processing+0x38>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002b94:	4833      	ldr	r0, [pc, #204]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002b96:	f7ff f8b1 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002b9a:	2107      	movs	r1, #7
 8002b9c:	f7ff f960 	bl	8001e60 <read_BDshot_response>
 8002ba0:	e7d0      	b.n	8002b44 <dshot_D_rx_processing+0x38>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002ba4:	7999      	ldrb	r1, [r3, #6]
 8002ba6:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002baa:	2b0c      	cmp	r3, #12
 8002bac:	d1c7      	bne.n	8002b3e <dshot_D_rx_processing+0x32>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002bae:	482d      	ldr	r0, [pc, #180]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002bb0:	f7ff f8a4 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002bb4:	2106      	movs	r1, #6
 8002bb6:	f7ff f953 	bl	8001e60 <read_BDshot_response>
 8002bba:	e7c0      	b.n	8002b3e <dshot_D_rx_processing+0x32>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002bbc:	4b28      	ldr	r3, [pc, #160]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002bbe:	7959      	ldrb	r1, [r3, #5]
 8002bc0:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002bc4:	2b0c      	cmp	r3, #12
 8002bc6:	d1b7      	bne.n	8002b38 <dshot_D_rx_processing+0x2c>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002bc8:	4826      	ldr	r0, [pc, #152]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002bca:	f7ff f897 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002bce:	2105      	movs	r1, #5
 8002bd0:	f7ff f946 	bl	8001e60 <read_BDshot_response>
 8002bd4:	e7b0      	b.n	8002b38 <dshot_D_rx_processing+0x2c>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002bd6:	4b22      	ldr	r3, [pc, #136]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002bd8:	7919      	ldrb	r1, [r3, #4]
 8002bda:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002bde:	2b0c      	cmp	r3, #12
 8002be0:	d1a7      	bne.n	8002b32 <dshot_D_rx_processing+0x26>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002be2:	4820      	ldr	r0, [pc, #128]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002be4:	f7ff f88a 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002be8:	2104      	movs	r1, #4
 8002bea:	f7ff f939 	bl	8001e60 <read_BDshot_response>
 8002bee:	e7a0      	b.n	8002b32 <dshot_D_rx_processing+0x26>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002bf2:	78d9      	ldrb	r1, [r3, #3]
 8002bf4:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	d197      	bne.n	8002b2c <dshot_D_rx_processing+0x20>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002bfc:	4819      	ldr	r0, [pc, #100]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002bfe:	f7ff f87d 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002c02:	4629      	mov	r1, r5
 8002c04:	f7ff f92c 	bl	8001e60 <read_BDshot_response>
 8002c08:	e790      	b.n	8002b2c <dshot_D_rx_processing+0x20>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002c0a:	4b15      	ldr	r3, [pc, #84]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002c0c:	7899      	ldrb	r1, [r3, #2]
 8002c0e:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	d187      	bne.n	8002b26 <dshot_D_rx_processing+0x1a>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002c16:	4813      	ldr	r0, [pc, #76]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002c18:	f7ff f870 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002c1c:	2102      	movs	r1, #2
 8002c1e:	f7ff f91f 	bl	8001e60 <read_BDshot_response>
 8002c22:	e780      	b.n	8002b26 <dshot_D_rx_processing+0x1a>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002c24:	4b0e      	ldr	r3, [pc, #56]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002c26:	7859      	ldrb	r1, [r3, #1]
 8002c28:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002c2c:	2b0c      	cmp	r3, #12
 8002c2e:	f47f af77 	bne.w	8002b20 <dshot_D_rx_processing+0x14>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002c32:	480c      	ldr	r0, [pc, #48]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002c34:	f7ff f862 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002c38:	2101      	movs	r1, #1
 8002c3a:	f7ff f911 	bl	8001e60 <read_BDshot_response>
 8002c3e:	e76f      	b.n	8002b20 <dshot_D_rx_processing+0x14>
        if (motor_gpio_port[m] == 3 && (motor_gpio_pin_numbers[m] == 12 || motor_gpio_pin_numbers[m] == 14)) {
 8002c40:	4b07      	ldr	r3, [pc, #28]	@ (8002c60 <dshot_D_rx_processing+0x154>)
 8002c42:	7819      	ldrb	r1, [r3, #0]
 8002c44:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8002c48:	2b0c      	cmp	r3, #12
 8002c4a:	f47f af65 	bne.w	8002b18 <dshot_D_rx_processing+0xc>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_D, pin);
 8002c4e:	4805      	ldr	r0, [pc, #20]	@ (8002c64 <dshot_D_rx_processing+0x158>)
 8002c50:	f7ff f854 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002c54:	2100      	movs	r1, #0
 8002c56:	f7ff f903 	bl	8001e60 <read_BDshot_response>
 8002c5a:	e75d      	b.n	8002b18 <dshot_D_rx_processing+0xc>
 8002c5c:	0800b004 	.word	0x0800b004
 8002c60:	0800aff8 	.word	0x0800aff8
 8002c64:	200009a4 	.word	0x200009a4

08002c68 <arm_bdshot_rx_capture_E>:
{
    const uint32_t pins_mask = (GPIO_MODER_MODER9 | GPIO_MODER_MODER13);
    const uint32_t pupdr_clear_mask = ((3U << (9*2)) | (3U << (13*2)));
    const uint32_t pupdr_pullup_mask = ((1U << (9*2)) | (1U << (13*2)));

    GPIOE->MODER &= ~pins_mask;
 8002c68:	4b21      	ldr	r3, [pc, #132]	@ (8002cf0 <arm_bdshot_rx_capture_E+0x88>)
 8002c6a:	4822      	ldr	r0, [pc, #136]	@ (8002cf4 <arm_bdshot_rx_capture_E+0x8c>)
 8002c6c:	681a      	ldr	r2, [r3, #0]
    GPIOE->PUPDR |= pupdr_pullup_mask;

    uint32_t sample_period = (DSHOT_BB_FRAME_LENGTH * DSHOT_MODE) / (BDSHOT_RESPONSE_BITRATE * BDSHOT_RESPONSE_OVERSAMPLING);
    if (sample_period == 0) sample_period = 1;

    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002c6e:	4922      	ldr	r1, [pc, #136]	@ (8002cf8 <arm_bdshot_rx_capture_E+0x90>)
    GPIOE->MODER &= ~pins_mask;
 8002c70:	4002      	ands	r2, r0
{
 8002c72:	b410      	push	{r4}
    GPIOE->MODER &= ~pins_mask;
 8002c74:	601a      	str	r2, [r3, #0]
    GPIOE->PUPDR &= ~pupdr_clear_mask;
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	4002      	ands	r2, r0
 8002c7a:	60da      	str	r2, [r3, #12]
    GPIOE->PUPDR |= pupdr_pullup_mask;
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002c82:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002c86:	60da      	str	r2, [r3, #12]
    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002c88:	680b      	ldr	r3, [r1, #0]
    TIM8->ARR = sample_period - 1;
    TIM8->EGR |= TIM_EGR_UG;

    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8002c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002cfc <arm_bdshot_rx_capture_E+0x94>)
    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002c8c:	f023 0301 	bic.w	r3, r3, #1
    TIM8->ARR = sample_period - 1;
 8002c90:	2045      	movs	r0, #69	@ 0x45
    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002c92:	600b      	str	r3, [r1, #0]
    TIM8->ARR = sample_period - 1;
 8002c94:	62c8      	str	r0, [r1, #44]	@ 0x2c
    TIM8->EGR |= TIM_EGR_UG;
 8002c96:	694b      	ldr	r3, [r1, #20]
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	614b      	str	r3, [r1, #20]
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8002c9e:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002ca0:	f023 0301 	bic.w	r3, r3, #1
 8002ca4:	6293      	str	r3, [r2, #40]	@ 0x28
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8002ca6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002ca8:	07d9      	lsls	r1, r3, #31
 8002caa:	d503      	bpl.n	8002cb4 <arm_bdshot_rx_capture_E+0x4c>
 8002cac:	bf00      	nop
 8002cae:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002cb0:	07db      	lsls	r3, r3, #31
 8002cb2:	d4fb      	bmi.n	8002cac <arm_bdshot_rx_capture_E+0x44>

    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8002cb4:	4b11      	ldr	r3, [pc, #68]	@ (8002cfc <arm_bdshot_rx_capture_E+0x94>)
                  DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->IDR);
 8002cb6:	4c12      	ldr	r4, [pc, #72]	@ (8002d00 <arm_bdshot_rx_capture_E+0x98>)
    DMA2_Stream1->M0AR = (uint32_t)dshot_bb_buffer_rx_E;
 8002cb8:	4812      	ldr	r0, [pc, #72]	@ (8002d04 <arm_bdshot_rx_capture_E+0x9c>)
                    | DMA_SxCR_MSIZE_1
                    | DMA_SxCR_PSIZE_1
                    | DMA_SxCR_MINC
                    //| DMA_SxCR_DIR_0
                    | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val;
 8002cba:	4a13      	ldr	r2, [pc, #76]	@ (8002d08 <arm_bdshot_rx_capture_E+0xa0>)
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8002cbc:	f44f 6174 	mov.w	r1, #3904	@ 0xf40
 8002cc0:	6099      	str	r1, [r3, #8]
    DMA2_Stream1->NDTR = ndtr;
 8002cc2:	218a      	movs	r1, #138	@ 0x8a
    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->IDR);
 8002cc4:	631c      	str	r4, [r3, #48]	@ 0x30
    DMA2_Stream1->M0AR = (uint32_t)dshot_bb_buffer_rx_E;
 8002cc6:	6358      	str	r0, [r3, #52]	@ 0x34
    DMA2_Stream1->NDTR = ndtr;
 8002cc8:	62d9      	str	r1, [r3, #44]	@ 0x2c
    DMA2_Stream1->CR = cr_val;
 8002cca:	629a      	str	r2, [r3, #40]	@ 0x28
  __ASM volatile ("dsb 0xF":::"memory");
 8002ccc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002cd0:	f3bf 8f6f 	isb	sy

    __DSB(); __ISB();
    DMA2_Stream1->CR |= DMA_SxCR_EN;
 8002cd4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
    TIM8->CNT = 0;
 8002cd6:	4a08      	ldr	r2, [pc, #32]	@ (8002cf8 <arm_bdshot_rx_capture_E+0x90>)
    TIM8->CR1 |= TIM_CR1_CEN;
}
 8002cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream1->CR |= DMA_SxCR_EN;
 8002cdc:	f041 0101 	orr.w	r1, r1, #1
    TIM8->CNT = 0;
 8002ce0:	2000      	movs	r0, #0
    DMA2_Stream1->CR |= DMA_SxCR_EN;
 8002ce2:	6299      	str	r1, [r3, #40]	@ 0x28
    TIM8->CNT = 0;
 8002ce4:	6250      	str	r0, [r2, #36]	@ 0x24
    TIM8->CR1 |= TIM_CR1_CEN;
 8002ce6:	6813      	ldr	r3, [r2, #0]
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	6013      	str	r3, [r2, #0]
}
 8002cee:	4770      	bx	lr
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	f3f3ffff 	.word	0xf3f3ffff
 8002cf8:	40010400 	.word	0x40010400
 8002cfc:	40026400 	.word	0x40026400
 8002d00:	40021010 	.word	0x40021010
 8002d04:	20000574 	.word	0x20000574
 8002d08:	0e035410 	.word	0x0e035410

08002d0c <dshot_E_tx_configuration>:

void dshot_E_tx_configuration(void)
{
    GPIOE->MODER |= (GPIO_MODER_MODER9_0 | GPIO_MODER_MODER13_0);
 8002d0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002d80 <dshot_E_tx_configuration+0x74>)
 8002d0e:	491d      	ldr	r1, [pc, #116]	@ (8002d84 <dshot_E_tx_configuration+0x78>)
 8002d10:	681a      	ldr	r2, [r3, #0]
    GPIOE->OTYPER &= ~(GPIO_OTYPER_OT9 | GPIO_OTYPER_OT13);
    GPIOE->PUPDR |= (GPIO_PUPDR_PUPDR9_0 | GPIO_PUPDR_PUPDR13_0);
    GPIOE->PUPDR &= ~(GPIO_PUPDR_PUPDR9_1 | GPIO_PUPDR_PUPDR13_1);
    GPIOE->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR13);

    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002d12:	481d      	ldr	r0, [pc, #116]	@ (8002d88 <dshot_E_tx_configuration+0x7c>)
    GPIOE->MODER |= (GPIO_MODER_MODER9_0 | GPIO_MODER_MODER13_0);
 8002d14:	430a      	orrs	r2, r1
{
 8002d16:	b410      	push	{r4}
    GPIOE->MODER |= (GPIO_MODER_MODER9_0 | GPIO_MODER_MODER13_0);
 8002d18:	601a      	str	r2, [r3, #0]
    GPIOE->MODER &= ~(GPIO_MODER_MODER9_1 | GPIO_MODER_MODER13_1);
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	4c1b      	ldr	r4, [pc, #108]	@ (8002d8c <dshot_E_tx_configuration+0x80>)
 8002d1e:	4022      	ands	r2, r4
 8002d20:	601a      	str	r2, [r3, #0]
    GPIOE->OTYPER &= ~(GPIO_OTYPER_OT9 | GPIO_OTYPER_OT13);
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	f422 5208 	bic.w	r2, r2, #8704	@ 0x2200
 8002d28:	605a      	str	r2, [r3, #4]
    GPIOE->PUPDR |= (GPIO_PUPDR_PUPDR9_0 | GPIO_PUPDR_PUPDR13_0);
 8002d2a:	68da      	ldr	r2, [r3, #12]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	60da      	str	r2, [r3, #12]
    GPIOE->PUPDR &= ~(GPIO_PUPDR_PUPDR9_1 | GPIO_PUPDR_PUPDR13_1);
 8002d30:	68d9      	ldr	r1, [r3, #12]
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8002d32:	4a17      	ldr	r2, [pc, #92]	@ (8002d90 <dshot_E_tx_configuration+0x84>)
    GPIOE->PUPDR &= ~(GPIO_PUPDR_PUPDR9_1 | GPIO_PUPDR_PUPDR13_1);
 8002d34:	4021      	ands	r1, r4
 8002d36:	60d9      	str	r1, [r3, #12]
    GPIOE->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR9 | GPIO_OSPEEDER_OSPEEDR13);
 8002d38:	6899      	ldr	r1, [r3, #8]
 8002d3a:	f041 6140 	orr.w	r1, r1, #201326592	@ 0xc000000
 8002d3e:	f441 2140 	orr.w	r1, r1, #786432	@ 0xc0000
 8002d42:	6099      	str	r1, [r3, #8]
    TIM8->CR1 &= ~TIM_CR1_CEN;
 8002d44:	6803      	ldr	r3, [r0, #0]
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	6003      	str	r3, [r0, #0]
    DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 8002d4c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002d4e:	f023 0301 	bic.w	r3, r3, #1
 8002d52:	6293      	str	r3, [r2, #40]	@ 0x28
    while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8002d54:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002d56:	07d9      	lsls	r1, r3, #31
 8002d58:	d503      	bpl.n	8002d62 <dshot_E_tx_configuration+0x56>
 8002d5a:	bf00      	nop
 8002d5c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8002d5e:	07db      	lsls	r3, r3, #31
 8002d60:	d4fb      	bmi.n	8002d5a <dshot_E_tx_configuration+0x4e>
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 8002d62:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <dshot_E_tx_configuration+0x84>)

    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->BSRR);
 8002d64:	4c0b      	ldr	r4, [pc, #44]	@ (8002d94 <dshot_E_tx_configuration+0x88>)
    DMA2_Stream1->M0AR = (uint32_t)(dshot_bb_buffer_E);
 8002d66:	480c      	ldr	r0, [pc, #48]	@ (8002d98 <dshot_E_tx_configuration+0x8c>)
                      | DMA_SxCR_MSIZE_1
                      | DMA_SxCR_PSIZE_1
                      | DMA_SxCR_MINC
                     // | DMA_SxCR_DIR_0
                      | DMA_SxCR_TCIE;
    DMA2_Stream1->CR = cr_val_E | DMA_SxCR_DIR_0;
 8002d68:	4a0c      	ldr	r2, [pc, #48]	@ (8002d9c <dshot_E_tx_configuration+0x90>)
    DMA2->LIFCR = DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 | DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;
 8002d6a:	f44f 6174 	mov.w	r1, #3904	@ 0xf40
 8002d6e:	6099      	str	r1, [r3, #8]
    DMA2_Stream1->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002d70:	2182      	movs	r1, #130	@ 0x82
    DMA2_Stream1->PAR = (uint32_t)(&GPIOE->BSRR);
 8002d72:	631c      	str	r4, [r3, #48]	@ 0x30
    DMA2_Stream1->M0AR = (uint32_t)(dshot_bb_buffer_E);
 8002d74:	6358      	str	r0, [r3, #52]	@ 0x34
}
 8002d76:	f85d 4b04 	ldr.w	r4, [sp], #4
    DMA2_Stream1->NDTR = DSHOT_BB_BUFFER_LENGTH;
 8002d7a:	62d9      	str	r1, [r3, #44]	@ 0x2c
    DMA2_Stream1->CR = cr_val_E | DMA_SxCR_DIR_0;
 8002d7c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d7e:	4770      	bx	lr
 8002d80:	40021000 	.word	0x40021000
 8002d84:	04040000 	.word	0x04040000
 8002d88:	40010400 	.word	0x40010400
 8002d8c:	f7f7ffff 	.word	0xf7f7ffff
 8002d90:	40026400 	.word	0x40026400
 8002d94:	40021018 	.word	0x40021018
 8002d98:	2000079c 	.word	0x2000079c
 8002d9c:	0e035450 	.word	0x0e035450

08002da0 <dshot_E_rx_processing>:

void dshot_E_rx_processing(void)
{
 8002da0:	b538      	push	{r3, r4, r5, lr}
    for (int m = 0; m < MOTORS_COUNT; m++) {
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002da2:	4c53      	ldr	r4, [pc, #332]	@ (8002ef0 <dshot_E_rx_processing+0x150>)
 8002da4:	7823      	ldrb	r3, [r4, #0]
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	f000 8094 	beq.w	8002ed4 <dshot_E_rx_processing+0x134>
 8002dac:	7863      	ldrb	r3, [r4, #1]
 8002dae:	2b04      	cmp	r3, #4
 8002db0:	f000 8082 	beq.w	8002eb8 <dshot_E_rx_processing+0x118>
 8002db4:	78a3      	ldrb	r3, [r4, #2]
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	d071      	beq.n	8002e9e <dshot_E_rx_processing+0xfe>
 8002dba:	78e3      	ldrb	r3, [r4, #3]
 8002dbc:	2b04      	cmp	r3, #4
 8002dbe:	d061      	beq.n	8002e84 <dshot_E_rx_processing+0xe4>
 8002dc0:	7925      	ldrb	r5, [r4, #4]
 8002dc2:	2d04      	cmp	r5, #4
 8002dc4:	d051      	beq.n	8002e6a <dshot_E_rx_processing+0xca>
 8002dc6:	7963      	ldrb	r3, [r4, #5]
 8002dc8:	2b04      	cmp	r3, #4
 8002dca:	d041      	beq.n	8002e50 <dshot_E_rx_processing+0xb0>
 8002dcc:	79a3      	ldrb	r3, [r4, #6]
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	d031      	beq.n	8002e36 <dshot_E_rx_processing+0x96>
 8002dd2:	79e3      	ldrb	r3, [r4, #7]
 8002dd4:	2b04      	cmp	r3, #4
 8002dd6:	d021      	beq.n	8002e1c <dshot_E_rx_processing+0x7c>
 8002dd8:	7a23      	ldrb	r3, [r4, #8]
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	d011      	beq.n	8002e02 <dshot_E_rx_processing+0x62>
 8002dde:	7a63      	ldrb	r3, [r4, #9]
 8002de0:	2b04      	cmp	r3, #4
 8002de2:	d000      	beq.n	8002de6 <dshot_E_rx_processing+0x46>
            uint8_t pin = motor_gpio_pin_numbers[m];
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
            read_BDshot_response(decoded_gcr_value, m);
        }
    }
}
 8002de4:	bd38      	pop	{r3, r4, r5, pc}
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002de6:	4b43      	ldr	r3, [pc, #268]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002de8:	7a59      	ldrb	r1, [r3, #9]
 8002dea:	f001 04fb 	and.w	r4, r1, #251	@ 0xfb
 8002dee:	2c09      	cmp	r4, #9
 8002df0:	d1f8      	bne.n	8002de4 <dshot_E_rx_processing+0x44>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002df2:	4841      	ldr	r0, [pc, #260]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002df4:	f7fe ff82 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002df8:	4621      	mov	r1, r4
}
 8002dfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
            read_BDshot_response(decoded_gcr_value, m);
 8002dfe:	f7ff b82f 	b.w	8001e60 <read_BDshot_response>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002e02:	4b3c      	ldr	r3, [pc, #240]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002e04:	7a19      	ldrb	r1, [r3, #8]
 8002e06:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002e0a:	2b09      	cmp	r3, #9
 8002e0c:	d1e7      	bne.n	8002dde <dshot_E_rx_processing+0x3e>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002e0e:	483a      	ldr	r0, [pc, #232]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002e10:	f7fe ff74 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002e14:	2108      	movs	r1, #8
 8002e16:	f7ff f823 	bl	8001e60 <read_BDshot_response>
 8002e1a:	e7e0      	b.n	8002dde <dshot_E_rx_processing+0x3e>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002e1c:	4b35      	ldr	r3, [pc, #212]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002e1e:	79d9      	ldrb	r1, [r3, #7]
 8002e20:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002e24:	2b09      	cmp	r3, #9
 8002e26:	d1d7      	bne.n	8002dd8 <dshot_E_rx_processing+0x38>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002e28:	4833      	ldr	r0, [pc, #204]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002e2a:	f7fe ff67 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002e2e:	2107      	movs	r1, #7
 8002e30:	f7ff f816 	bl	8001e60 <read_BDshot_response>
 8002e34:	e7d0      	b.n	8002dd8 <dshot_E_rx_processing+0x38>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002e36:	4b2f      	ldr	r3, [pc, #188]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002e38:	7999      	ldrb	r1, [r3, #6]
 8002e3a:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002e3e:	2b09      	cmp	r3, #9
 8002e40:	d1c7      	bne.n	8002dd2 <dshot_E_rx_processing+0x32>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002e42:	482d      	ldr	r0, [pc, #180]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002e44:	f7fe ff5a 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002e48:	2106      	movs	r1, #6
 8002e4a:	f7ff f809 	bl	8001e60 <read_BDshot_response>
 8002e4e:	e7c0      	b.n	8002dd2 <dshot_E_rx_processing+0x32>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002e50:	4b28      	ldr	r3, [pc, #160]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002e52:	7959      	ldrb	r1, [r3, #5]
 8002e54:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002e58:	2b09      	cmp	r3, #9
 8002e5a:	d1b7      	bne.n	8002dcc <dshot_E_rx_processing+0x2c>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002e5c:	4826      	ldr	r0, [pc, #152]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002e5e:	f7fe ff4d 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002e62:	2105      	movs	r1, #5
 8002e64:	f7fe fffc 	bl	8001e60 <read_BDshot_response>
 8002e68:	e7b0      	b.n	8002dcc <dshot_E_rx_processing+0x2c>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002e6a:	4b22      	ldr	r3, [pc, #136]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002e6c:	7919      	ldrb	r1, [r3, #4]
 8002e6e:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002e72:	2b09      	cmp	r3, #9
 8002e74:	d1a7      	bne.n	8002dc6 <dshot_E_rx_processing+0x26>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002e76:	4820      	ldr	r0, [pc, #128]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002e78:	f7fe ff40 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002e7c:	4629      	mov	r1, r5
 8002e7e:	f7fe ffef 	bl	8001e60 <read_BDshot_response>
 8002e82:	e7a0      	b.n	8002dc6 <dshot_E_rx_processing+0x26>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002e84:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002e86:	78d9      	ldrb	r1, [r3, #3]
 8002e88:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002e8c:	2b09      	cmp	r3, #9
 8002e8e:	d197      	bne.n	8002dc0 <dshot_E_rx_processing+0x20>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002e90:	4819      	ldr	r0, [pc, #100]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002e92:	f7fe ff33 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002e96:	2103      	movs	r1, #3
 8002e98:	f7fe ffe2 	bl	8001e60 <read_BDshot_response>
 8002e9c:	e790      	b.n	8002dc0 <dshot_E_rx_processing+0x20>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002e9e:	4b15      	ldr	r3, [pc, #84]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002ea0:	7899      	ldrb	r1, [r3, #2]
 8002ea2:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002ea6:	2b09      	cmp	r3, #9
 8002ea8:	d187      	bne.n	8002dba <dshot_E_rx_processing+0x1a>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002eaa:	4813      	ldr	r0, [pc, #76]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002eac:	f7fe ff26 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002eb0:	2102      	movs	r1, #2
 8002eb2:	f7fe ffd5 	bl	8001e60 <read_BDshot_response>
 8002eb6:	e780      	b.n	8002dba <dshot_E_rx_processing+0x1a>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002eba:	7859      	ldrb	r1, [r3, #1]
 8002ebc:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002ec0:	2b09      	cmp	r3, #9
 8002ec2:	f47f af77 	bne.w	8002db4 <dshot_E_rx_processing+0x14>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002ec6:	480c      	ldr	r0, [pc, #48]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002ec8:	f7fe ff18 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002ecc:	2101      	movs	r1, #1
 8002ece:	f7fe ffc7 	bl	8001e60 <read_BDshot_response>
 8002ed2:	e76f      	b.n	8002db4 <dshot_E_rx_processing+0x14>
        if (motor_gpio_port[m] == 4 && (motor_gpio_pin_numbers[m] == 9 || motor_gpio_pin_numbers[m] == 13)) {
 8002ed4:	4b07      	ldr	r3, [pc, #28]	@ (8002ef4 <dshot_E_rx_processing+0x154>)
 8002ed6:	7819      	ldrb	r1, [r3, #0]
 8002ed8:	f001 03fb 	and.w	r3, r1, #251	@ 0xfb
 8002edc:	2b09      	cmp	r3, #9
 8002ede:	f47f af65 	bne.w	8002dac <dshot_E_rx_processing+0xc>
            uint32_t decoded_gcr_value = get_BDshot_response((uint32_t*)dshot_bb_buffer_rx_E, pin);
 8002ee2:	4805      	ldr	r0, [pc, #20]	@ (8002ef8 <dshot_E_rx_processing+0x158>)
 8002ee4:	f7fe ff0a 	bl	8001cfc <get_BDshot_response>
            read_BDshot_response(decoded_gcr_value, m);
 8002ee8:	2100      	movs	r1, #0
 8002eea:	f7fe ffb9 	bl	8001e60 <read_BDshot_response>
 8002eee:	e75d      	b.n	8002dac <dshot_E_rx_processing+0xc>
 8002ef0:	0800b004 	.word	0x0800b004
 8002ef4:	0800aff8 	.word	0x0800aff8
 8002ef8:	20000574 	.word	0x20000574

08002efc <DMA2_Stream5_IRQHandler>:

volatile uint8_t tim1_rx_done_count = 0;

void DMA2_Stream5_IRQHandler(void)
{
    if (DMA2->HISR & DMA_HISR_TCIF5) {
 8002efc:	4b40      	ldr	r3, [pc, #256]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	0512      	lsls	r2, r2, #20
 8002f02:	d556      	bpl.n	8002fb2 <DMA2_Stream5_IRQHandler+0xb6>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF5;
 8002f04:	68da      	ldr	r2, [r3, #12]
{
 8002f06:	b510      	push	{r4, lr}

        if (bdshot_reception_A) {
 8002f08:	4c3e      	ldr	r4, [pc, #248]	@ (8003004 <DMA2_Stream5_IRQHandler+0x108>)
        DMA2->HIFCR |= DMA_HIFCR_CTCIF5;
 8002f0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f0e:	60da      	str	r2, [r3, #12]
        if (bdshot_reception_A) {
 8002f10:	7822      	ldrb	r2, [r4, #0]
 8002f12:	2a00      	cmp	r2, #0
 8002f14:	d16e      	bne.n	8002ff4 <DMA2_Stream5_IRQHandler+0xf8>
            arm_bdshot_rx_capture_A();

            bdshot_reception_A = false;
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream5->CR &= ~DMA_SxCR_EN;
 8002f16:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002f1a:	f022 0201 	bic.w	r2, r2, #1
 8002f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
            while (DMA2_Stream5->CR & DMA_SxCR_EN) { __NOP(); }
 8002f22:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002f26:	07d0      	lsls	r0, r2, #31
 8002f28:	d504      	bpl.n	8002f34 <DMA2_Stream5_IRQHandler+0x38>
 8002f2a:	bf00      	nop
 8002f2c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002f30:	07d1      	lsls	r1, r2, #31
 8002f32:	d4fa      	bmi.n	8002f2a <DMA2_Stream5_IRQHandler+0x2e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 8002f34:	4932      	ldr	r1, [pc, #200]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
                           DMA_HIFCR_CDMEIF5 | DMA_HIFCR_CFEIF5;

            telemetry_done_flag |= 0x01; // Signal main loop
 8002f36:	4a34      	ldr	r2, [pc, #208]	@ (8003008 <DMA2_Stream5_IRQHandler+0x10c>)
            DMA2->HIFCR |= DMA_HIFCR_CTCIF5 | DMA_HIFCR_CHTIF5 | DMA_HIFCR_CTEIF5 |
 8002f38:	68cb      	ldr	r3, [r1, #12]
 8002f3a:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 8002f3e:	60cb      	str	r3, [r1, #12]
            telemetry_done_flag |= 0x01; // Signal main loop
 8002f40:	7813      	ldrb	r3, [r2, #0]
 8002f42:	f043 0301 	orr.w	r3, r3, #1
 8002f46:	7013      	strb	r3, [r2, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f48:	b672      	cpsid	i

            __disable_irq();
            tim1_rx_done_count++;
 8002f4a:	4a30      	ldr	r2, [pc, #192]	@ (800300c <DMA2_Stream5_IRQHandler+0x110>)
 8002f4c:	7813      	ldrb	r3, [r2, #0]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	7013      	strb	r3, [r2, #0]
            if (tim1_rx_done_count == 4) {
 8002f54:	7813      	ldrb	r3, [r2, #0]
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d107      	bne.n	8002f6a <DMA2_Stream5_IRQHandler+0x6e>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8002f5a:	f5a1 31b2 	sub.w	r1, r1, #91136	@ 0x16400
                tim1_rx_done_count = 0;
 8002f5e:	2000      	movs	r0, #0
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8002f60:	680b      	ldr	r3, [r1, #0]
 8002f62:	f023 0301 	bic.w	r3, r3, #1
 8002f66:	600b      	str	r3, [r1, #0]
                tim1_rx_done_count = 0;
 8002f68:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f6a:	b662      	cpsie	i
            }
            __enable_irq();

            bdshot_reception_A = true; // Reset state for next Tx cycle
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	7023      	strb	r3, [r4, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF5) DMA2->HIFCR |= DMA_HIFCR_CHTIF5;
 8002f70:	4b23      	ldr	r3, [pc, #140]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	0552      	lsls	r2, r2, #21
 8002f76:	d503      	bpl.n	8002f80 <DMA2_Stream5_IRQHandler+0x84>
 8002f78:	68da      	ldr	r2, [r3, #12]
 8002f7a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f7e:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_TEIF5) DMA2->HIFCR |= DMA_HIFCR_CTEIF5;
 8002f80:	4b1f      	ldr	r3, [pc, #124]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	0594      	lsls	r4, r2, #22
 8002f86:	d503      	bpl.n	8002f90 <DMA2_Stream5_IRQHandler+0x94>
 8002f88:	68da      	ldr	r2, [r3, #12]
 8002f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f8e:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF5) DMA2->HIFCR |= DMA_HIFCR_CDMEIF5;
 8002f90:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	05d0      	lsls	r0, r2, #23
 8002f96:	d503      	bpl.n	8002fa0 <DMA2_Stream5_IRQHandler+0xa4>
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f9e:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_FEIF5) DMA2->HIFCR |= DMA_HIFCR_CFEIF5;
 8002fa0:	4b17      	ldr	r3, [pc, #92]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	0651      	lsls	r1, r2, #25
 8002fa6:	d503      	bpl.n	8002fb0 <DMA2_Stream5_IRQHandler+0xb4>
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fae:	60da      	str	r2, [r3, #12]
}
 8002fb0:	bd10      	pop	{r4, pc}
    if (DMA2->HISR & DMA_HISR_HTIF5) DMA2->HIFCR |= DMA_HIFCR_CHTIF5;
 8002fb2:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	0552      	lsls	r2, r2, #21
 8002fb8:	d503      	bpl.n	8002fc2 <DMA2_Stream5_IRQHandler+0xc6>
 8002fba:	68da      	ldr	r2, [r3, #12]
 8002fbc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002fc0:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_TEIF5) DMA2->HIFCR |= DMA_HIFCR_CTEIF5;
 8002fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	0590      	lsls	r0, r2, #22
 8002fc8:	d503      	bpl.n	8002fd2 <DMA2_Stream5_IRQHandler+0xd6>
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fd0:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF5) DMA2->HIFCR |= DMA_HIFCR_CDMEIF5;
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	05d1      	lsls	r1, r2, #23
 8002fd8:	d503      	bpl.n	8002fe2 <DMA2_Stream5_IRQHandler+0xe6>
 8002fda:	68da      	ldr	r2, [r3, #12]
 8002fdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fe0:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_FEIF5) DMA2->HIFCR |= DMA_HIFCR_CFEIF5;
 8002fe2:	4b07      	ldr	r3, [pc, #28]	@ (8003000 <DMA2_Stream5_IRQHandler+0x104>)
 8002fe4:	685a      	ldr	r2, [r3, #4]
 8002fe6:	0652      	lsls	r2, r2, #25
 8002fe8:	bf42      	ittt	mi
 8002fea:	68da      	ldrmi	r2, [r3, #12]
 8002fec:	f042 0240 	orrmi.w	r2, r2, #64	@ 0x40
 8002ff0:	60da      	strmi	r2, [r3, #12]
 8002ff2:	4770      	bx	lr
            arm_bdshot_rx_capture_A();
 8002ff4:	f7ff f92c 	bl	8002250 <arm_bdshot_rx_capture_A>
            bdshot_reception_A = false;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	7023      	strb	r3, [r4, #0]
 8002ffc:	e7b8      	b.n	8002f70 <DMA2_Stream5_IRQHandler+0x74>
 8002ffe:	bf00      	nop
 8003000:	40026400 	.word	0x40026400
 8003004:	20000010 	.word	0x20000010
 8003008:	20000490 	.word	0x20000490
 800300c:	20000570 	.word	0x20000570

08003010 <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
    if (DMA2->HISR & DMA_HISR_TCIF4) {
 8003010:	4b45      	ldr	r3, [pc, #276]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	0692      	lsls	r2, r2, #26
 8003016:	d554      	bpl.n	80030c2 <DMA2_Stream4_IRQHandler+0xb2>
{
 8003018:	b510      	push	{r4, lr}
        DMA2->HIFCR |= DMA_HIFCR_CTCIF4;
 800301a:	68da      	ldr	r2, [r3, #12]

        if (bdshot_reception_B) {
 800301c:	4c43      	ldr	r4, [pc, #268]	@ (800312c <DMA2_Stream4_IRQHandler+0x11c>)
        DMA2->HIFCR |= DMA_HIFCR_CTCIF4;
 800301e:	f042 0220 	orr.w	r2, r2, #32
{
 8003022:	b082      	sub	sp, #8
        DMA2->HIFCR |= DMA_HIFCR_CTCIF4;
 8003024:	60da      	str	r2, [r3, #12]
        if (bdshot_reception_B) {
 8003026:	7822      	ldrb	r2, [r4, #0]
 8003028:	2a00      	cmp	r2, #0
 800302a:	d16b      	bne.n	8003104 <DMA2_Stream4_IRQHandler+0xf4>
            arm_bdshot_rx_capture_B();
            for(volatile int i = 0; i < 100; i++) { __NOP(); }
            bdshot_reception_B = false;
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream4->CR &= ~DMA_SxCR_EN;
 800302c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	671a      	str	r2, [r3, #112]	@ 0x70
            while (DMA2_Stream4->CR & DMA_SxCR_EN) { __NOP(); }
 8003034:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003036:	07d0      	lsls	r0, r2, #31
 8003038:	d503      	bpl.n	8003042 <DMA2_Stream4_IRQHandler+0x32>
 800303a:	bf00      	nop
 800303c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800303e:	07d1      	lsls	r1, r2, #31
 8003040:	d4fb      	bmi.n	800303a <DMA2_Stream4_IRQHandler+0x2a>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 8003042:	4939      	ldr	r1, [pc, #228]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
                           DMA_HIFCR_CDMEIF4 | DMA_HIFCR_CFEIF4;

            telemetry_done_flag |= 0x02; // Signal main loop
 8003044:	4a3a      	ldr	r2, [pc, #232]	@ (8003130 <DMA2_Stream4_IRQHandler+0x120>)
            DMA2->HIFCR |= DMA_HIFCR_CTCIF4 | DMA_HIFCR_CHTIF4 | DMA_HIFCR_CTEIF4 |
 8003046:	68cb      	ldr	r3, [r1, #12]
 8003048:	f043 033d 	orr.w	r3, r3, #61	@ 0x3d
 800304c:	60cb      	str	r3, [r1, #12]
            telemetry_done_flag |= 0x02; // Signal main loop
 800304e:	7813      	ldrb	r3, [r2, #0]
 8003050:	f043 0302 	orr.w	r3, r3, #2
 8003054:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003056:	b672      	cpsid	i

            __disable_irq();
            tim1_rx_done_count++;
 8003058:	4a36      	ldr	r2, [pc, #216]	@ (8003134 <DMA2_Stream4_IRQHandler+0x124>)
 800305a:	7813      	ldrb	r3, [r2, #0]
 800305c:	3301      	adds	r3, #1
 800305e:	b2db      	uxtb	r3, r3
 8003060:	7013      	strb	r3, [r2, #0]
            if (tim1_rx_done_count == 4) {
 8003062:	7813      	ldrb	r3, [r2, #0]
 8003064:	2b04      	cmp	r3, #4
 8003066:	d107      	bne.n	8003078 <DMA2_Stream4_IRQHandler+0x68>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003068:	f5a1 31b2 	sub.w	r1, r1, #91136	@ 0x16400
                tim1_rx_done_count = 0;
 800306c:	2000      	movs	r0, #0
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 800306e:	680b      	ldr	r3, [r1, #0]
 8003070:	f023 0301 	bic.w	r3, r3, #1
 8003074:	600b      	str	r3, [r1, #0]
                tim1_rx_done_count = 0;
 8003076:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003078:	b662      	cpsie	i
            }
            __enable_irq();

            bdshot_reception_B = true; // Reset state for next Tx cycle
 800307a:	2301      	movs	r3, #1
 800307c:	7023      	strb	r3, [r4, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF4) DMA2->HIFCR |= DMA_HIFCR_CHTIF4;
 800307e:	4b2a      	ldr	r3, [pc, #168]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	06d2      	lsls	r2, r2, #27
 8003084:	d503      	bpl.n	800308e <DMA2_Stream4_IRQHandler+0x7e>
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	f042 0210 	orr.w	r2, r2, #16
 800308c:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_TEIF4) DMA2->HIFCR |= DMA_HIFCR_CTEIF4;
 800308e:	4b26      	ldr	r3, [pc, #152]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	0714      	lsls	r4, r2, #28
 8003094:	d503      	bpl.n	800309e <DMA2_Stream4_IRQHandler+0x8e>
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	f042 0208 	orr.w	r2, r2, #8
 800309c:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF4) DMA2->HIFCR |= DMA_HIFCR_CDMEIF4;
 800309e:	4b22      	ldr	r3, [pc, #136]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	0750      	lsls	r0, r2, #29
 80030a4:	d503      	bpl.n	80030ae <DMA2_Stream4_IRQHandler+0x9e>
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	f042 0204 	orr.w	r2, r2, #4
 80030ac:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_FEIF4) DMA2->HIFCR |= DMA_HIFCR_CFEIF4;
 80030ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	07d1      	lsls	r1, r2, #31
 80030b4:	d503      	bpl.n	80030be <DMA2_Stream4_IRQHandler+0xae>
 80030b6:	68da      	ldr	r2, [r3, #12]
 80030b8:	f042 0201 	orr.w	r2, r2, #1
 80030bc:	60da      	str	r2, [r3, #12]
}
 80030be:	b002      	add	sp, #8
 80030c0:	bd10      	pop	{r4, pc}
    if (DMA2->HISR & DMA_HISR_HTIF4) DMA2->HIFCR |= DMA_HIFCR_CHTIF4;
 80030c2:	4b19      	ldr	r3, [pc, #100]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	06d2      	lsls	r2, r2, #27
 80030c8:	d503      	bpl.n	80030d2 <DMA2_Stream4_IRQHandler+0xc2>
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	f042 0210 	orr.w	r2, r2, #16
 80030d0:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_TEIF4) DMA2->HIFCR |= DMA_HIFCR_CTEIF4;
 80030d2:	4b15      	ldr	r3, [pc, #84]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	0710      	lsls	r0, r2, #28
 80030d8:	d503      	bpl.n	80030e2 <DMA2_Stream4_IRQHandler+0xd2>
 80030da:	68da      	ldr	r2, [r3, #12]
 80030dc:	f042 0208 	orr.w	r2, r2, #8
 80030e0:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF4) DMA2->HIFCR |= DMA_HIFCR_CDMEIF4;
 80030e2:	4b11      	ldr	r3, [pc, #68]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	0751      	lsls	r1, r2, #29
 80030e8:	d503      	bpl.n	80030f2 <DMA2_Stream4_IRQHandler+0xe2>
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	f042 0204 	orr.w	r2, r2, #4
 80030f0:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_FEIF4) DMA2->HIFCR |= DMA_HIFCR_CFEIF4;
 80030f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003128 <DMA2_Stream4_IRQHandler+0x118>)
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	07d2      	lsls	r2, r2, #31
 80030f8:	bf42      	ittt	mi
 80030fa:	68da      	ldrmi	r2, [r3, #12]
 80030fc:	f042 0201 	orrmi.w	r2, r2, #1
 8003100:	60da      	strmi	r2, [r3, #12]
 8003102:	4770      	bx	lr
            arm_bdshot_rx_capture_B();
 8003104:	f7ff f9e4 	bl	80024d0 <arm_bdshot_rx_capture_B>
            for(volatile int i = 0; i < 100; i++) { __NOP(); }
 8003108:	2300      	movs	r3, #0
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	9b01      	ldr	r3, [sp, #4]
 800310e:	2b63      	cmp	r3, #99	@ 0x63
 8003110:	dc06      	bgt.n	8003120 <DMA2_Stream4_IRQHandler+0x110>
 8003112:	bf00      	nop
 8003114:	9b01      	ldr	r3, [sp, #4]
 8003116:	3301      	adds	r3, #1
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	9b01      	ldr	r3, [sp, #4]
 800311c:	2b63      	cmp	r3, #99	@ 0x63
 800311e:	ddf8      	ble.n	8003112 <DMA2_Stream4_IRQHandler+0x102>
            bdshot_reception_B = false;
 8003120:	2300      	movs	r3, #0
 8003122:	7023      	strb	r3, [r4, #0]
 8003124:	e7ab      	b.n	800307e <DMA2_Stream4_IRQHandler+0x6e>
 8003126:	bf00      	nop
 8003128:	40026400 	.word	0x40026400
 800312c:	2000000f 	.word	0x2000000f
 8003130:	20000490 	.word	0x20000490
 8003134:	20000570 	.word	0x20000570

08003138 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
    if (DMA2->LISR & DMA_LISR_TCIF3) {
 8003138:	4b3e      	ldr	r3, [pc, #248]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	0112      	lsls	r2, r2, #4
 800313e:	d552      	bpl.n	80031e6 <DMA2_Stream3_IRQHandler+0xae>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 8003140:	689a      	ldr	r2, [r3, #8]
{
 8003142:	b510      	push	{r4, lr}

        if (bdshot_reception_C) {
 8003144:	4c3c      	ldr	r4, [pc, #240]	@ (8003238 <DMA2_Stream3_IRQHandler+0x100>)
        DMA2->LIFCR |= DMA_LIFCR_CTCIF3;
 8003146:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800314a:	609a      	str	r2, [r3, #8]
        if (bdshot_reception_C) {
 800314c:	7822      	ldrb	r2, [r4, #0]
 800314e:	2a00      	cmp	r2, #0
 8003150:	d16a      	bne.n	8003228 <DMA2_Stream3_IRQHandler+0xf0>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_C();
            bdshot_reception_C = false;
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream3->CR &= ~DMA_SxCR_EN;
 8003152:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003154:	f022 0201 	bic.w	r2, r2, #1
 8003158:	659a      	str	r2, [r3, #88]	@ 0x58
            while (DMA2_Stream3->CR & DMA_SxCR_EN) { __NOP(); }
 800315a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800315c:	07d0      	lsls	r0, r2, #31
 800315e:	d503      	bpl.n	8003168 <DMA2_Stream3_IRQHandler+0x30>
 8003160:	bf00      	nop
 8003162:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003164:	07d1      	lsls	r1, r2, #31
 8003166:	d4fb      	bmi.n	8003160 <DMA2_Stream3_IRQHandler+0x28>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 8003168:	4932      	ldr	r1, [pc, #200]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
                           DMA_LIFCR_CDMEIF3 | DMA_LIFCR_CFEIF3;

            telemetry_done_flag |= 0x04; // Signal main loop
 800316a:	4a34      	ldr	r2, [pc, #208]	@ (800323c <DMA2_Stream3_IRQHandler+0x104>)
            DMA2->LIFCR |= DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 |
 800316c:	688b      	ldr	r3, [r1, #8]
 800316e:	f043 6374 	orr.w	r3, r3, #255852544	@ 0xf400000
 8003172:	608b      	str	r3, [r1, #8]
            telemetry_done_flag |= 0x04; // Signal main loop
 8003174:	7813      	ldrb	r3, [r2, #0]
 8003176:	f043 0304 	orr.w	r3, r3, #4
 800317a:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800317c:	b672      	cpsid	i

            __disable_irq();
            tim1_rx_done_count++;
 800317e:	4a30      	ldr	r2, [pc, #192]	@ (8003240 <DMA2_Stream3_IRQHandler+0x108>)
 8003180:	7813      	ldrb	r3, [r2, #0]
 8003182:	3301      	adds	r3, #1
 8003184:	b2db      	uxtb	r3, r3
 8003186:	7013      	strb	r3, [r2, #0]
            if (tim1_rx_done_count == 4) {
 8003188:	7813      	ldrb	r3, [r2, #0]
 800318a:	2b04      	cmp	r3, #4
 800318c:	d107      	bne.n	800319e <DMA2_Stream3_IRQHandler+0x66>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 800318e:	f5a1 31b2 	sub.w	r1, r1, #91136	@ 0x16400
                tim1_rx_done_count = 0;
 8003192:	2000      	movs	r0, #0
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 8003194:	680b      	ldr	r3, [r1, #0]
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	600b      	str	r3, [r1, #0]
                tim1_rx_done_count = 0;
 800319c:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800319e:	b662      	cpsie	i
            }
            __enable_irq();

            bdshot_reception_C = true; // Reset state for next Tx cycle
 80031a0:	2301      	movs	r3, #1
 80031a2:	7023      	strb	r3, [r4, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF3) DMA2->LIFCR |= DMA_LIFCR_CHTIF3;
 80031a4:	4b23      	ldr	r3, [pc, #140]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	0152      	lsls	r2, r2, #5
 80031aa:	d503      	bpl.n	80031b4 <DMA2_Stream3_IRQHandler+0x7c>
 80031ac:	689a      	ldr	r2, [r3, #8]
 80031ae:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031b2:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_TEIF3) DMA2->LIFCR |= DMA_LIFCR_CTEIF3;
 80031b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	0194      	lsls	r4, r2, #6
 80031ba:	d503      	bpl.n	80031c4 <DMA2_Stream3_IRQHandler+0x8c>
 80031bc:	689a      	ldr	r2, [r3, #8]
 80031be:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80031c2:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF3) DMA2->LIFCR |= DMA_LIFCR_CDMEIF3;
 80031c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	01d0      	lsls	r0, r2, #7
 80031ca:	d503      	bpl.n	80031d4 <DMA2_Stream3_IRQHandler+0x9c>
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80031d2:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_FEIF3) DMA2->LIFCR |= DMA_LIFCR_CFEIF3;
 80031d4:	4b17      	ldr	r3, [pc, #92]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	0251      	lsls	r1, r2, #9
 80031da:	d503      	bpl.n	80031e4 <DMA2_Stream3_IRQHandler+0xac>
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80031e2:	609a      	str	r2, [r3, #8]
}
 80031e4:	bd10      	pop	{r4, pc}
    if (DMA2->LISR & DMA_LISR_HTIF3) DMA2->LIFCR |= DMA_LIFCR_CHTIF3;
 80031e6:	4b13      	ldr	r3, [pc, #76]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	0152      	lsls	r2, r2, #5
 80031ec:	d503      	bpl.n	80031f6 <DMA2_Stream3_IRQHandler+0xbe>
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80031f4:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_TEIF3) DMA2->LIFCR |= DMA_LIFCR_CTEIF3;
 80031f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	0190      	lsls	r0, r2, #6
 80031fc:	d503      	bpl.n	8003206 <DMA2_Stream3_IRQHandler+0xce>
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8003204:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF3) DMA2->LIFCR |= DMA_LIFCR_CDMEIF3;
 8003206:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	01d1      	lsls	r1, r2, #7
 800320c:	d503      	bpl.n	8003216 <DMA2_Stream3_IRQHandler+0xde>
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003214:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_FEIF3) DMA2->LIFCR |= DMA_LIFCR_CFEIF3;
 8003216:	4b07      	ldr	r3, [pc, #28]	@ (8003234 <DMA2_Stream3_IRQHandler+0xfc>)
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	0252      	lsls	r2, r2, #9
 800321c:	bf42      	ittt	mi
 800321e:	689a      	ldrmi	r2, [r3, #8]
 8003220:	f442 0280 	orrmi.w	r2, r2, #4194304	@ 0x400000
 8003224:	609a      	strmi	r2, [r3, #8]
 8003226:	4770      	bx	lr
            arm_bdshot_rx_capture_C();
 8003228:	f7ff fa8c 	bl	8002744 <arm_bdshot_rx_capture_C>
            bdshot_reception_C = false;
 800322c:	2300      	movs	r3, #0
 800322e:	7023      	strb	r3, [r4, #0]
 8003230:	e7b8      	b.n	80031a4 <DMA2_Stream3_IRQHandler+0x6c>
 8003232:	bf00      	nop
 8003234:	40026400 	.word	0x40026400
 8003238:	2000000e 	.word	0x2000000e
 800323c:	20000490 	.word	0x20000490
 8003240:	20000570 	.word	0x20000570

08003244 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
    if (DMA2->HISR & DMA_HISR_TCIF6) {
 8003244:	4b40      	ldr	r3, [pc, #256]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	0292      	lsls	r2, r2, #10
 800324a:	d556      	bpl.n	80032fa <DMA2_Stream6_IRQHandler+0xb6>
        DMA2->HIFCR |= DMA_HIFCR_CTCIF6;
 800324c:	68da      	ldr	r2, [r3, #12]
{
 800324e:	b510      	push	{r4, lr}

        if (bdshot_reception_D) {
 8003250:	4c3e      	ldr	r4, [pc, #248]	@ (800334c <DMA2_Stream6_IRQHandler+0x108>)
        DMA2->HIFCR |= DMA_HIFCR_CTCIF6;
 8003252:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8003256:	60da      	str	r2, [r3, #12]
        if (bdshot_reception_D) {
 8003258:	7822      	ldrb	r2, [r4, #0]
 800325a:	2a00      	cmp	r2, #0
 800325c:	d16e      	bne.n	800333c <DMA2_Stream6_IRQHandler+0xf8>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_D();
            bdshot_reception_D = false;
        } else {
            // Rx Completion -> Cleanup
            DMA2_Stream6->CR &= ~DMA_SxCR_EN;
 800325e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003262:	f022 0201 	bic.w	r2, r2, #1
 8003266:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
            while (DMA2_Stream6->CR & DMA_SxCR_EN) { __NOP(); }
 800326a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800326e:	07d0      	lsls	r0, r2, #31
 8003270:	d504      	bpl.n	800327c <DMA2_Stream6_IRQHandler+0x38>
 8003272:	bf00      	nop
 8003274:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003278:	07d1      	lsls	r1, r2, #31
 800327a:	d4fa      	bmi.n	8003272 <DMA2_Stream6_IRQHandler+0x2e>
            DMA2->HIFCR |= DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 800327c:	4932      	ldr	r1, [pc, #200]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
                           DMA_HIFCR_CDMEIF6 | DMA_HIFCR_CFEIF6;

            telemetry_done_flag |= 0x08; // Signal main loop
 800327e:	4a34      	ldr	r2, [pc, #208]	@ (8003350 <DMA2_Stream6_IRQHandler+0x10c>)
            DMA2->HIFCR |= DMA_HIFCR_CTCIF6 | DMA_HIFCR_CHTIF6 | DMA_HIFCR_CTEIF6 |
 8003280:	68cb      	ldr	r3, [r1, #12]
 8003282:	f443 1374 	orr.w	r3, r3, #3997696	@ 0x3d0000
 8003286:	60cb      	str	r3, [r1, #12]
            telemetry_done_flag |= 0x08; // Signal main loop
 8003288:	7813      	ldrb	r3, [r2, #0]
 800328a:	f043 0308 	orr.w	r3, r3, #8
 800328e:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003290:	b672      	cpsid	i

            __disable_irq();
            tim1_rx_done_count++;
 8003292:	4a30      	ldr	r2, [pc, #192]	@ (8003354 <DMA2_Stream6_IRQHandler+0x110>)
 8003294:	7813      	ldrb	r3, [r2, #0]
 8003296:	3301      	adds	r3, #1
 8003298:	b2db      	uxtb	r3, r3
 800329a:	7013      	strb	r3, [r2, #0]
            if (tim1_rx_done_count == 4) {
 800329c:	7813      	ldrb	r3, [r2, #0]
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d107      	bne.n	80032b2 <DMA2_Stream6_IRQHandler+0x6e>
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 80032a2:	f5a1 31b2 	sub.w	r1, r1, #91136	@ 0x16400
                tim1_rx_done_count = 0;
 80032a6:	2000      	movs	r0, #0
                TIM1->CR1 &= ~TIM_CR1_CEN; // Stop TIM1 only when all 4 streams are done
 80032a8:	680b      	ldr	r3, [r1, #0]
 80032aa:	f023 0301 	bic.w	r3, r3, #1
 80032ae:	600b      	str	r3, [r1, #0]
                tim1_rx_done_count = 0;
 80032b0:	7010      	strb	r0, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80032b2:	b662      	cpsie	i
            }
            __enable_irq();

            bdshot_reception_D = true; // Reset state for next Tx cycle
 80032b4:	2301      	movs	r3, #1
 80032b6:	7023      	strb	r3, [r4, #0]
        }
    }

    if (DMA2->HISR & DMA_HISR_HTIF6) DMA2->HIFCR |= DMA_HIFCR_CHTIF6;
 80032b8:	4b23      	ldr	r3, [pc, #140]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	02d2      	lsls	r2, r2, #11
 80032be:	d503      	bpl.n	80032c8 <DMA2_Stream6_IRQHandler+0x84>
 80032c0:	68da      	ldr	r2, [r3, #12]
 80032c2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80032c6:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_TEIF6) DMA2->HIFCR |= DMA_HIFCR_CTEIF6;
 80032c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	0314      	lsls	r4, r2, #12
 80032ce:	d503      	bpl.n	80032d8 <DMA2_Stream6_IRQHandler+0x94>
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80032d6:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF6) DMA2->HIFCR |= DMA_HIFCR_CDMEIF6;
 80032d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	0350      	lsls	r0, r2, #13
 80032de:	d503      	bpl.n	80032e8 <DMA2_Stream6_IRQHandler+0xa4>
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80032e6:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_FEIF6) DMA2->HIFCR |= DMA_HIFCR_CFEIF6;
 80032e8:	4b17      	ldr	r3, [pc, #92]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	03d1      	lsls	r1, r2, #15
 80032ee:	d503      	bpl.n	80032f8 <DMA2_Stream6_IRQHandler+0xb4>
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80032f6:	60da      	str	r2, [r3, #12]
}
 80032f8:	bd10      	pop	{r4, pc}
    if (DMA2->HISR & DMA_HISR_HTIF6) DMA2->HIFCR |= DMA_HIFCR_CHTIF6;
 80032fa:	4b13      	ldr	r3, [pc, #76]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	02d2      	lsls	r2, r2, #11
 8003300:	d503      	bpl.n	800330a <DMA2_Stream6_IRQHandler+0xc6>
 8003302:	68da      	ldr	r2, [r3, #12]
 8003304:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003308:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_TEIF6) DMA2->HIFCR |= DMA_HIFCR_CTEIF6;
 800330a:	4b0f      	ldr	r3, [pc, #60]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	0310      	lsls	r0, r2, #12
 8003310:	d503      	bpl.n	800331a <DMA2_Stream6_IRQHandler+0xd6>
 8003312:	68da      	ldr	r2, [r3, #12]
 8003314:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003318:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_DMEIF6) DMA2->HIFCR |= DMA_HIFCR_CDMEIF6;
 800331a:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	0351      	lsls	r1, r2, #13
 8003320:	d503      	bpl.n	800332a <DMA2_Stream6_IRQHandler+0xe6>
 8003322:	68da      	ldr	r2, [r3, #12]
 8003324:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003328:	60da      	str	r2, [r3, #12]
    if (DMA2->HISR & DMA_HISR_FEIF6) DMA2->HIFCR |= DMA_HIFCR_CFEIF6;
 800332a:	4b07      	ldr	r3, [pc, #28]	@ (8003348 <DMA2_Stream6_IRQHandler+0x104>)
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	03d2      	lsls	r2, r2, #15
 8003330:	bf42      	ittt	mi
 8003332:	68da      	ldrmi	r2, [r3, #12]
 8003334:	f442 3280 	orrmi.w	r2, r2, #65536	@ 0x10000
 8003338:	60da      	strmi	r2, [r3, #12]
 800333a:	4770      	bx	lr
            arm_bdshot_rx_capture_D();
 800333c:	f7ff fb42 	bl	80029c4 <arm_bdshot_rx_capture_D>
            bdshot_reception_D = false;
 8003340:	2300      	movs	r3, #0
 8003342:	7023      	strb	r3, [r4, #0]
 8003344:	e7b8      	b.n	80032b8 <DMA2_Stream6_IRQHandler+0x74>
 8003346:	bf00      	nop
 8003348:	40026400 	.word	0x40026400
 800334c:	2000000d 	.word	0x2000000d
 8003350:	20000490 	.word	0x20000490
 8003354:	20000570 	.word	0x20000570

08003358 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
    if (DMA2->LISR & DMA_LISR_TCIF1) {
 8003358:	4b37      	ldr	r3, [pc, #220]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	0512      	lsls	r2, r2, #20
 800335e:	d545      	bpl.n	80033ec <DMA2_Stream1_IRQHandler+0x94>
        DMA2->LIFCR |= DMA_LIFCR_CTCIF1;
 8003360:	689a      	ldr	r2, [r3, #8]
{
 8003362:	b510      	push	{r4, lr}

        if (bdshot_reception_E) {
 8003364:	4c35      	ldr	r4, [pc, #212]	@ (800343c <DMA2_Stream1_IRQHandler+0xe4>)
        DMA2->LIFCR |= DMA_LIFCR_CTCIF1;
 8003366:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800336a:	609a      	str	r2, [r3, #8]
        if (bdshot_reception_E) {
 800336c:	7822      	ldrb	r2, [r4, #0]
 800336e:	2a00      	cmp	r2, #0
 8003370:	d15d      	bne.n	800342e <DMA2_Stream1_IRQHandler+0xd6>
            // Tx Completion -> Start Rx
            arm_bdshot_rx_capture_E();
            bdshot_reception_E = false;
        } else {
            // Rx Completion -> Cleanup
            TIM8->CR1 &= ~TIM_CR1_CEN; // Stop TIM8 immediately (not shared)
 8003372:	4933      	ldr	r1, [pc, #204]	@ (8003440 <DMA2_Stream1_IRQHandler+0xe8>)
 8003374:	680a      	ldr	r2, [r1, #0]
 8003376:	f022 0201 	bic.w	r2, r2, #1
 800337a:	600a      	str	r2, [r1, #0]
            DMA2_Stream1->CR &= ~DMA_SxCR_EN;
 800337c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800337e:	f022 0201 	bic.w	r2, r2, #1
 8003382:	629a      	str	r2, [r3, #40]	@ 0x28
            while (DMA2_Stream1->CR & DMA_SxCR_EN) { __NOP(); }
 8003384:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003386:	07d0      	lsls	r0, r2, #31
 8003388:	d503      	bpl.n	8003392 <DMA2_Stream1_IRQHandler+0x3a>
 800338a:	bf00      	nop
 800338c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800338e:	07d1      	lsls	r1, r2, #31
 8003390:	d4fb      	bmi.n	800338a <DMA2_Stream1_IRQHandler+0x32>
            DMA2->LIFCR |= DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8003392:	4929      	ldr	r1, [pc, #164]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
                           DMA_LIFCR_CDMEIF1 | DMA_LIFCR_CFEIF1;

            telemetry_done_flag |= 0x10; // Signal main loop
 8003394:	4a2b      	ldr	r2, [pc, #172]	@ (8003444 <DMA2_Stream1_IRQHandler+0xec>)
            DMA2->LIFCR |= DMA_LIFCR_CTCIF1 | DMA_LIFCR_CHTIF1 | DMA_LIFCR_CTEIF1 |
 8003396:	688b      	ldr	r3, [r1, #8]
 8003398:	f443 6374 	orr.w	r3, r3, #3904	@ 0xf40
 800339c:	608b      	str	r3, [r1, #8]
            telemetry_done_flag |= 0x10; // Signal main loop
 800339e:	7813      	ldrb	r3, [r2, #0]
            bdshot_reception_E = true; // Reset state for next Tx cycle
 80033a0:	2001      	movs	r0, #1
            telemetry_done_flag |= 0x10; // Signal main loop
 80033a2:	f043 0310 	orr.w	r3, r3, #16
            bdshot_reception_E = true; // Reset state for next Tx cycle
 80033a6:	7020      	strb	r0, [r4, #0]
            telemetry_done_flag |= 0x10; // Signal main loop
 80033a8:	7013      	strb	r3, [r2, #0]
        }
    }

    if (DMA2->LISR & DMA_LISR_HTIF1) DMA2->LIFCR |= DMA_LIFCR_CHTIF1;
 80033aa:	4b23      	ldr	r3, [pc, #140]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	0552      	lsls	r2, r2, #21
 80033b0:	d503      	bpl.n	80033ba <DMA2_Stream1_IRQHandler+0x62>
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033b8:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_TEIF1) DMA2->LIFCR |= DMA_LIFCR_CTEIF1;
 80033ba:	4b1f      	ldr	r3, [pc, #124]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	0594      	lsls	r4, r2, #22
 80033c0:	d503      	bpl.n	80033ca <DMA2_Stream1_IRQHandler+0x72>
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033c8:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF1) DMA2->LIFCR |= DMA_LIFCR_CDMEIF1;
 80033ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	05d0      	lsls	r0, r2, #23
 80033d0:	d503      	bpl.n	80033da <DMA2_Stream1_IRQHandler+0x82>
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033d8:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_FEIF1) DMA2->LIFCR |= DMA_LIFCR_CFEIF1;
 80033da:	4b17      	ldr	r3, [pc, #92]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	0651      	lsls	r1, r2, #25
 80033e0:	d503      	bpl.n	80033ea <DMA2_Stream1_IRQHandler+0x92>
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033e8:	609a      	str	r2, [r3, #8]
}
 80033ea:	bd10      	pop	{r4, pc}
    if (DMA2->LISR & DMA_LISR_HTIF1) DMA2->LIFCR |= DMA_LIFCR_CHTIF1;
 80033ec:	4b12      	ldr	r3, [pc, #72]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	0552      	lsls	r2, r2, #21
 80033f2:	d503      	bpl.n	80033fc <DMA2_Stream1_IRQHandler+0xa4>
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033fa:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_TEIF1) DMA2->LIFCR |= DMA_LIFCR_CTEIF1;
 80033fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	0590      	lsls	r0, r2, #22
 8003402:	d503      	bpl.n	800340c <DMA2_Stream1_IRQHandler+0xb4>
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800340a:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_DMEIF1) DMA2->LIFCR |= DMA_LIFCR_CDMEIF1;
 800340c:	4b0a      	ldr	r3, [pc, #40]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	05d1      	lsls	r1, r2, #23
 8003412:	d503      	bpl.n	800341c <DMA2_Stream1_IRQHandler+0xc4>
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800341a:	609a      	str	r2, [r3, #8]
    if (DMA2->LISR & DMA_LISR_FEIF1) DMA2->LIFCR |= DMA_LIFCR_CFEIF1;
 800341c:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <DMA2_Stream1_IRQHandler+0xe0>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	0652      	lsls	r2, r2, #25
 8003422:	bf42      	ittt	mi
 8003424:	689a      	ldrmi	r2, [r3, #8]
 8003426:	f042 0240 	orrmi.w	r2, r2, #64	@ 0x40
 800342a:	609a      	strmi	r2, [r3, #8]
 800342c:	4770      	bx	lr
            arm_bdshot_rx_capture_E();
 800342e:	f7ff fc1b 	bl	8002c68 <arm_bdshot_rx_capture_E>
            bdshot_reception_E = false;
 8003432:	2300      	movs	r3, #0
 8003434:	7023      	strb	r3, [r4, #0]
 8003436:	e7b8      	b.n	80033aa <DMA2_Stream1_IRQHandler+0x52>
 8003438:	40026400 	.word	0x40026400
 800343c:	2000000c 	.word	0x2000000c
 8003440:	40010400 	.word	0x40010400
 8003444:	20000490 	.word	0x20000490

08003448 <MX_GPIO_Init>:
        * EXTI
     PD5   ------> USART2_TX
     PD6   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8003448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800344c:	2400      	movs	r4, #0
{
 800344e:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003450:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8003454:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003458:	4b5c      	ldr	r3, [pc, #368]	@ (80035cc <MX_GPIO_Init+0x184>)
 800345a:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800345c:	940a      	str	r4, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800345e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_OK_Pin|LED_ERR_Pin|M9_Pin|M10_Pin, GPIO_PIN_RESET);
 8003460:	f8df 8174 	ldr.w	r8, [pc, #372]	@ 80035d8 <MX_GPIO_Init+0x190>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M3_Pin|M5_Pin, GPIO_PIN_RESET);
 8003464:	4d5a      	ldr	r5, [pc, #360]	@ (80035d0 <MX_GPIO_Init+0x188>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M6_Pin|M4_Pin, GPIO_PIN_RESET);
 8003466:	f8df b174 	ldr.w	fp, [pc, #372]	@ 80035dc <MX_GPIO_Init+0x194>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_Pin|M2_Pin, GPIO_PIN_RESET);
 800346a:	f8df a174 	ldr.w	sl, [pc, #372]	@ 80035e0 <MX_GPIO_Init+0x198>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, M7_Pin|M8_Pin, GPIO_PIN_RESET);
 800346e:	4f59      	ldr	r7, [pc, #356]	@ (80035d4 <MX_GPIO_Init+0x18c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003470:	f042 0210 	orr.w	r2, r2, #16
 8003474:	631a      	str	r2, [r3, #48]	@ 0x30
 8003476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003478:	f002 0210 	and.w	r2, r2, #16
 800347c:	9200      	str	r2, [sp, #0]
 800347e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003480:	9401      	str	r4, [sp, #4]
 8003482:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003484:	f042 0204 	orr.w	r2, r2, #4
 8003488:	631a      	str	r2, [r3, #48]	@ 0x30
 800348a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800348c:	f002 0204 	and.w	r2, r2, #4
 8003490:	9201      	str	r2, [sp, #4]
 8003492:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003494:	9402      	str	r4, [sp, #8]
 8003496:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003498:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800349c:	631a      	str	r2, [r3, #48]	@ 0x30
 800349e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034a0:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80034a4:	9202      	str	r2, [sp, #8]
 80034a6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a8:	9403      	str	r4, [sp, #12]
 80034aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034ac:	f042 0201 	orr.w	r2, r2, #1
 80034b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80034b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034b4:	f002 0201 	and.w	r2, r2, #1
 80034b8:	9203      	str	r2, [sp, #12]
 80034ba:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80034bc:	9404      	str	r4, [sp, #16]
 80034be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c0:	f042 0202 	orr.w	r2, r2, #2
 80034c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80034c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c8:	f002 0202 	and.w	r2, r2, #2
 80034cc:	9204      	str	r2, [sp, #16]
 80034ce:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034d0:	9405      	str	r4, [sp, #20]
 80034d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034d4:	f042 0208 	orr.w	r2, r2, #8
 80034d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80034da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, LED_OK_Pin|LED_ERR_Pin|M9_Pin|M10_Pin, GPIO_PIN_RESET);
 80034e2:	4622      	mov	r2, r4
 80034e4:	4640      	mov	r0, r8
 80034e6:	f246 1140 	movw	r1, #24896	@ 0x6140
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80034ea:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, LED_OK_Pin|LED_ERR_Pin|M9_Pin|M10_Pin, GPIO_PIN_RESET);
 80034ec:	f001 fed6 	bl	800529c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M3_Pin|M5_Pin, GPIO_PIN_RESET);
 80034f0:	4622      	mov	r2, r4
 80034f2:	4628      	mov	r0, r5
 80034f4:	2160      	movs	r1, #96	@ 0x60
 80034f6:	f001 fed1 	bl	800529c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, M6_Pin|M4_Pin, GPIO_PIN_RESET);
 80034fa:	4622      	mov	r2, r4
 80034fc:	4658      	mov	r0, fp
 80034fe:	f240 4101 	movw	r1, #1025	@ 0x401
 8003502:	f001 fecb 	bl	800529c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, M1_Pin|M2_Pin, GPIO_PIN_RESET);
 8003506:	4622      	mov	r2, r4
 8003508:	4650      	mov	r0, sl
 800350a:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 800350e:	f001 fec5 	bl	800529c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, M7_Pin|M8_Pin, GPIO_PIN_RESET);
 8003512:	4622      	mov	r2, r4
 8003514:	4638      	mov	r0, r7
 8003516:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 800351a:	f001 febf 	bl	800529c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_OK_Pin LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_OK_Pin|LED_ERR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800351e:	2601      	movs	r6, #1
 8003520:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003524:	a906      	add	r1, sp, #24
 8003526:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003528:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800352c:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003530:	f001 fcca 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003534:	2208      	movs	r2, #8
 8003536:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003538:	a906      	add	r1, sp, #24
 800353a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800353c:	e9cd 2306 	strd	r2, r3, [sp, #24]

  /*Configure GPIO pins : M3_Pin M5_Pin */
  GPIO_InitStruct.Pin = M3_Pin|M5_Pin;
 8003540:	f04f 0960 	mov.w	r9, #96	@ 0x60
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003544:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003546:	f001 fcbf 	bl	8004ec8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354a:	4628      	mov	r0, r5
 800354c:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800354e:	2503      	movs	r5, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003550:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Pin = M3_Pin|M5_Pin;
 8003554:	f8cd 9018 	str.w	r9, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003558:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355a:	f001 fcb5 	bl	8004ec8 <HAL_GPIO_Init>
  /*Configure GPIO pins : M6_Pin M4_Pin */
  GPIO_InitStruct.Pin = M6_Pin|M4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800355e:	4658      	mov	r0, fp
  GPIO_InitStruct.Pin = M6_Pin|M4_Pin;
 8003560:	f240 4301 	movw	r3, #1025	@ 0x401
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003564:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = M6_Pin|M4_Pin;
 8003566:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003568:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800356c:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800356e:	f001 fcab 	bl	8004ec8 <HAL_GPIO_Init>
  /*Configure GPIO pins : M1_Pin M2_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003572:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = M1_Pin|M2_Pin;
 8003574:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003578:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = M1_Pin|M2_Pin;
 800357a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357c:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003580:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003582:	f001 fca1 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : M7_Pin M8_Pin */
  GPIO_InitStruct.Pin = M7_Pin|M8_Pin;
 8003586:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800358a:	a906      	add	r1, sp, #24
 800358c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = M7_Pin|M8_Pin;
 800358e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003590:	e9cd 6407 	strd	r6, r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003594:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003596:	f001 fc97 	bl	8004ec8 <HAL_GPIO_Init>
  /*Configure GPIO pins : M9_Pin M10_Pin */
  GPIO_InitStruct.Pin = M9_Pin|M10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800359a:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = M9_Pin|M10_Pin;
 800359c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035a0:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = M9_Pin|M10_Pin;
 80035a2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a4:	e9cd 4508 	strd	r4, r5, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035a8:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035aa:	f001 fc8d 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ae:	2302      	movs	r3, #2
 80035b0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035b2:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035b4:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035b6:	4638      	mov	r0, r7
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035b8:	e9cd 4508 	strd	r4, r5, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80035bc:	f8cd 9018 	str.w	r9, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035c0:	930a      	str	r3, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035c2:	f001 fc81 	bl	8004ec8 <HAL_GPIO_Init>

}
 80035c6:	b00d      	add	sp, #52	@ 0x34
 80035c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035cc:	40023800 	.word	0x40023800
 80035d0:	40020000 	.word	0x40020000
 80035d4:	40020c00 	.word	0x40020c00
 80035d8:	40020800 	.word	0x40020800
 80035dc:	40020400 	.word	0x40020400
 80035e0:	40021000 	.word	0x40021000

080035e4 <ByteProtocol_DShotUpdateInt>:

    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 2);
}


void ByteProtocol_DShotUpdateInt(uint8_t motor_idx, int32_t rpm) {
 80035e4:	b082      	sub	sp, #8
    if (motor_idx < MOTORS_COUNT) {
 80035e6:	2809      	cmp	r0, #9
void ByteProtocol_DShotUpdateInt(uint8_t motor_idx, int32_t rpm) {
 80035e8:	9101      	str	r1, [sp, #4]
    if (motor_idx < MOTORS_COUNT) {
 80035ea:	d808      	bhi.n	80035fe <ByteProtocol_DShotUpdateInt+0x1a>
    	pid_target_speed_rpms[motor_idx] = (float)rpm;
 80035ec:	ee07 1a90 	vmov	s15, r1
 80035f0:	4b04      	ldr	r3, [pc, #16]	@ (8003604 <ByteProtocol_DShotUpdateInt+0x20>)
 80035f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035f6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80035fa:	edc3 7a00 	vstr	s15, [r3]

    }
}
 80035fe:	b002      	add	sp, #8
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	20001a78 	.word	0x20001a78

08003608 <ByteProtocol_PWMUpdate>:

void ByteProtocol_PWMUpdate(uint8_t pwm_idx, uint16_t pulse_us) {
    if (pwm_idx < 4) {
 8003608:	2803      	cmp	r0, #3
    	pwm_targets[pwm_idx] = pulse_us;
 800360a:	bf9c      	itt	ls
 800360c:	4b01      	ldrls	r3, [pc, #4]	@ (8003614 <ByteProtocol_PWMUpdate+0xc>)
 800360e:	f823 1010 	strhls.w	r1, [r3, r0, lsl #1]
    }
}
 8003612:	4770      	bx	lr
 8003614:	20000014 	.word	0x20000014

08003618 <calibration>:

    ByteProtocol_TX_SendBatteryData(&battery_data);
}


void calibration(void){
 8003618:	b5f0      	push	{r4, r5, r6, r7, lr}


    for (int i = 0; i < MOTORS_COUNT; i++) {
        pid_target_speed_rpms[i] = value;
 800361a:	4a32      	ldr	r2, [pc, #200]	@ (80036e4 <calibration+0xcc>)
 800361c:	4b32      	ldr	r3, [pc, #200]	@ (80036e8 <calibration+0xd0>)
 800361e:	4c33      	ldr	r4, [pc, #204]	@ (80036ec <calibration+0xd4>)
 8003620:	6812      	ldr	r2, [r2, #0]
void calibration(void){
 8003622:	b083      	sub	sp, #12
 8003624:	f104 0514 	add.w	r5, r4, #20
        pid_target_speed_rpms[i] = value;
 8003628:	601a      	str	r2, [r3, #0]
 800362a:	4626      	mov	r6, r4
 800362c:	605a      	str	r2, [r3, #4]
 800362e:	609a      	str	r2, [r3, #8]
 8003630:	60da      	str	r2, [r3, #12]
 8003632:	611a      	str	r2, [r3, #16]
 8003634:	615a      	str	r2, [r3, #20]
 8003636:	619a      	str	r2, [r3, #24]
 8003638:	61da      	str	r2, [r3, #28]
 800363a:	621a      	str	r2, [r3, #32]
 800363c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

      for (int i = 0; i < MOTORS_COUNT; i++) {
           motor_values[i] = prepare_Dshot_package(0, false);
 800363e:	2100      	movs	r1, #0
 8003640:	4608      	mov	r0, r1
 8003642:	f7fe f9cf 	bl	80019e4 <prepare_Dshot_package>
 8003646:	f826 0b02 	strh.w	r0, [r6], #2
      for (int i = 0; i < MOTORS_COUNT; i++) {
 800364a:	42ae      	cmp	r6, r5
 800364c:	d1f7      	bne.n	800363e <calibration+0x26>
       }


  uint32_t calibration_start_time = HAL_GetTick();
 800364e:	f000 fec9 	bl	80043e4 <HAL_GetTick>
  while (HAL_GetTick() - calibration_start_time < 2000) {
      update_motors_Tx_Only();

     for (volatile int i = 0; i < 100; i++);
 8003652:	2700      	movs	r7, #0
  uint32_t calibration_start_time = HAL_GetTick();
 8003654:	4606      	mov	r6, r0
  while (HAL_GetTick() - calibration_start_time < 2000) {
 8003656:	f000 fec5 	bl	80043e4 <HAL_GetTick>
 800365a:	1b80      	subs	r0, r0, r6
 800365c:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8003660:	d211      	bcs.n	8003686 <calibration+0x6e>
      update_motors_Tx_Only();
 8003662:	f7fe f9ef 	bl	8001a44 <update_motors_Tx_Only>
     for (volatile int i = 0; i < 100; i++);
 8003666:	9701      	str	r7, [sp, #4]
 8003668:	9b01      	ldr	r3, [sp, #4]
 800366a:	2b63      	cmp	r3, #99	@ 0x63
 800366c:	dcf3      	bgt.n	8003656 <calibration+0x3e>
 800366e:	9b01      	ldr	r3, [sp, #4]
 8003670:	3301      	adds	r3, #1
 8003672:	9301      	str	r3, [sp, #4]
 8003674:	9b01      	ldr	r3, [sp, #4]
 8003676:	2b63      	cmp	r3, #99	@ 0x63
 8003678:	ddf9      	ble.n	800366e <calibration+0x56>
  while (HAL_GetTick() - calibration_start_time < 2000) {
 800367a:	f000 feb3 	bl	80043e4 <HAL_GetTick>
 800367e:	1b80      	subs	r0, r0, r6
 8003680:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8003684:	d3ed      	bcc.n	8003662 <calibration+0x4a>
 8003686:	4e19      	ldr	r6, [pc, #100]	@ (80036ec <calibration+0xd4>)
  }



  for (int i = 0; i < MOTORS_COUNT; i++) {
	  motor_values[i] = prepare_Dshot_package(10, false);
 8003688:	2100      	movs	r1, #0
 800368a:	200a      	movs	r0, #10
 800368c:	f7fe f9aa 	bl	80019e4 <prepare_Dshot_package>
 8003690:	f826 0b02 	strh.w	r0, [r6], #2
  for (int i = 0; i < MOTORS_COUNT; i++) {
 8003694:	42ae      	cmp	r6, r5
 8003696:	d1f7      	bne.n	8003688 <calibration+0x70>
     }

   for (int t = 0; t < 6; t++){
   update_motors_Tx_Only();
 8003698:	f7fe f9d4 	bl	8001a44 <update_motors_Tx_Only>
 800369c:	f7fe f9d2 	bl	8001a44 <update_motors_Tx_Only>
 80036a0:	f7fe f9d0 	bl	8001a44 <update_motors_Tx_Only>
 80036a4:	f7fe f9ce 	bl	8001a44 <update_motors_Tx_Only>
 80036a8:	f7fe f9cc 	bl	8001a44 <update_motors_Tx_Only>
 80036ac:	f7fe f9ca 	bl	8001a44 <update_motors_Tx_Only>

   }


   for (int i = 0; i < MOTORS_COUNT; i++) {
   	  motor_values[i] = prepare_Dshot_package(12, false);
 80036b0:	2100      	movs	r1, #0
 80036b2:	200c      	movs	r0, #12
 80036b4:	f7fe f996 	bl	80019e4 <prepare_Dshot_package>
 80036b8:	f824 0b02 	strh.w	r0, [r4], #2
   for (int i = 0; i < MOTORS_COUNT; i++) {
 80036bc:	42ac      	cmp	r4, r5
 80036be:	d1f7      	bne.n	80036b0 <calibration+0x98>
        }

   for (int t = 0; t < 6; t++){

   update_motors_Tx_Only();
 80036c0:	f7fe f9c0 	bl	8001a44 <update_motors_Tx_Only>
 80036c4:	f7fe f9be 	bl	8001a44 <update_motors_Tx_Only>
 80036c8:	f7fe f9bc 	bl	8001a44 <update_motors_Tx_Only>
 80036cc:	f7fe f9ba 	bl	8001a44 <update_motors_Tx_Only>
 80036d0:	f7fe f9b8 	bl	8001a44 <update_motors_Tx_Only>
 80036d4:	f7fe f9b6 	bl	8001a44 <update_motors_Tx_Only>

   }

   HAL_Delay(40);
 80036d8:	2028      	movs	r0, #40	@ 0x28

}
 80036da:	b003      	add	sp, #12
 80036dc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   HAL_Delay(40);
 80036e0:	f000 be86 	b.w	80043f0 <HAL_Delay>
 80036e4:	20001aa0 	.word	0x20001aa0
 80036e8:	20001a78 	.word	0x20001a78
 80036ec:	20000494 	.word	0x20000494

080036f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036f0:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036f2:	2300      	movs	r3, #0
{
 80036f4:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036f6:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 80036fa:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036fe:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8003702:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003706:	4921      	ldr	r1, [pc, #132]	@ (800378c <SystemClock_Config+0x9c>)
 8003708:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800370a:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 800370c:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800370e:	4a20      	ldr	r2, [pc, #128]	@ (8003790 <SystemClock_Config+0xa0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003710:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8003714:	6408      	str	r0, [r1, #64]	@ 0x40
 8003716:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003718:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 800371c:	9101      	str	r1, [sp, #4]
 800371e:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003720:	9302      	str	r3, [sp, #8]
 8003722:	6813      	ldr	r3, [r2, #0]
 8003724:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800372c:	2001      	movs	r0, #1
 800372e:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003732:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003736:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800373a:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800373c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003740:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003742:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003746:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003748:	2104      	movs	r1, #4
 800374a:	2002      	movs	r0, #2
 800374c:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003750:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003752:	23a8      	movs	r3, #168	@ 0xa8
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003754:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003756:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003758:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800375a:	f001 fda3 	bl	80052a4 <HAL_RCC_OscConfig>
 800375e:	b108      	cbz	r0, 8003764 <SystemClock_Config+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
 8003760:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003762:	e7fe      	b.n	8003762 <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003764:	220f      	movs	r2, #15
 8003766:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003768:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800376c:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003770:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003774:	a803      	add	r0, sp, #12
 8003776:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003778:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800377c:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800377e:	f001 ffa7 	bl	80056d0 <HAL_RCC_ClockConfig>
 8003782:	b108      	cbz	r0, 8003788 <SystemClock_Config+0x98>
 8003784:	b672      	cpsid	i
  while (1)
 8003786:	e7fe      	b.n	8003786 <SystemClock_Config+0x96>
}
 8003788:	b015      	add	sp, #84	@ 0x54
 800378a:	bd30      	pop	{r4, r5, pc}
 800378c:	40023800 	.word	0x40023800
 8003790:	40007000 	.word	0x40007000

08003794 <main>:
{
 8003794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003798:	ed2d 8b02 	vpush	{d8}
  GPIOC->MODER |= GPIO_MODER_MODER13_0;
 800379c:	4d76      	ldr	r5, [pc, #472]	@ (8003978 <main+0x1e4>)
	          uint16_t new_command = pid_calculate_command(m, current_rpm, target_rpm,dt);
 800379e:	ed9f 8a77 	vldr	s16, [pc, #476]	@ 800397c <main+0x1e8>
 80037a2:	4f77      	ldr	r7, [pc, #476]	@ (8003980 <main+0x1ec>)
 80037a4:	4e77      	ldr	r6, [pc, #476]	@ (8003984 <main+0x1f0>)
 80037a6:	f8df 920c 	ldr.w	r9, [pc, #524]	@ 80039b4 <main+0x220>
 80037aa:	f8df b1dc 	ldr.w	fp, [pc, #476]	@ 8003988 <main+0x1f4>
 80037ae:	f8df 8208 	ldr.w	r8, [pc, #520]	@ 80039b8 <main+0x224>
{
 80037b2:	b085      	sub	sp, #20
  HAL_Init();
 80037b4:	f000 fdf0 	bl	8004398 <HAL_Init>
  SystemClock_Config();
 80037b8:	f7ff ff9a 	bl	80036f0 <SystemClock_Config>
  MX_GPIO_Init();
 80037bc:	f7ff fe44 	bl	8003448 <MX_GPIO_Init>
  MX_DMA_Init();
 80037c0:	f7fd ff8a 	bl	80016d8 <MX_DMA_Init>
  MX_TIM1_Init();
 80037c4:	f000 f9f0 	bl	8003ba8 <MX_TIM1_Init>
  MX_TIM8_Init();
 80037c8:	f000 fa6e 	bl	8003ca8 <MX_TIM8_Init>
  MX_TIM9_Init();
 80037cc:	f000 fca0 	bl	8004110 <MX_TIM9_Init>
  MX_TIM12_Init();
 80037d0:	f000 faa6 	bl	8003d20 <MX_TIM12_Init>
  MX_ADC1_Init();
 80037d4:	f7fd fc24 	bl	8001020 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80037d8:	f000 fcf6 	bl	80041c8 <MX_USART1_UART_Init>
  PWM_Init();
 80037dc:	f000 f900 	bl	80039e0 <PWM_Init>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 2);
 80037e0:	4969      	ldr	r1, [pc, #420]	@ (8003988 <main+0x1f4>)
 80037e2:	486a      	ldr	r0, [pc, #424]	@ (800398c <main+0x1f8>)
 80037e4:	2202      	movs	r2, #2
 80037e6:	f000 fec1 	bl	800456c <HAL_ADC_Start_DMA>
  ByteProtocol_TX_Init();
 80037ea:	f7fd ff47 	bl	800167c <ByteProtocol_TX_Init>
  ByteProtocol_Init();
 80037ee:	f7fd fcbd 	bl	800116c <ByteProtocol_Init>
  setup_Dshot_Tx_Only();
 80037f2:	f7fe f98b 	bl	8001b0c <setup_Dshot_Tx_Only>
  preset_bb_Dshot_buffers();
 80037f6:	f7fd ffcd 	bl	8001794 <preset_bb_Dshot_buffers>
  pid_reset_all();
 80037fa:	f7fe fba7 	bl	8001f4c <pid_reset_all>
  calibration();
 80037fe:	f7ff ff0b 	bl	8003618 <calibration>
  uint32_t now2 = HAL_GetTick();
 8003802:	f000 fdef 	bl	80043e4 <HAL_GetTick>
  GPIOC->MODER |= GPIO_MODER_MODER13_0;
 8003806:	682b      	ldr	r3, [r5, #0]
 8003808:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800380c:	602b      	str	r3, [r5, #0]
  GPIOC->MODER |= GPIO_MODER_MODER14_0;
 800380e:	682b      	ldr	r3, [r5, #0]
  uint16_t err = 0;
 8003810:	2400      	movs	r4, #0
  GPIOC->MODER |= GPIO_MODER_MODER14_0;
 8003812:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
  uint16_t count = 0;
 8003816:	9403      	str	r4, [sp, #12]
  GPIOC->MODER |= GPIO_MODER_MODER14_0;
 8003818:	602b      	str	r3, [r5, #0]
  uint32_t last_100hz_time = 0;
 800381a:	e9cd 4400 	strd	r4, r4, [sp]
  uint32_t last_50hz_time = 0;
 800381e:	9402      	str	r4, [sp, #8]
	  battery_data.killswitch_state =  (GPIOA->IDR & GPIO_PIN_3) ? true : false;
 8003820:	4b5b      	ldr	r3, [pc, #364]	@ (8003990 <main+0x1fc>)
	  if(pinState == 0 && battery_data.killswitch_state ==1 ){
 8003822:	4a5c      	ldr	r2, [pc, #368]	@ (8003994 <main+0x200>)
	  battery_data.killswitch_state =  (GPIOA->IDR & GPIO_PIN_3) ? true : false;
 8003824:	691b      	ldr	r3, [r3, #16]
	  if(pinState == 0 && battery_data.killswitch_state ==1 ){
 8003826:	7812      	ldrb	r2, [r2, #0]
	  battery_data.killswitch_state =  (GPIOA->IDR & GPIO_PIN_3) ? true : false;
 8003828:	f3c3 01c0 	ubfx	r1, r3, #3, #1
 800382c:	7131      	strb	r1, [r6, #4]
 800382e:	f003 0308 	and.w	r3, r3, #8
	  if(pinState == 0 && battery_data.killswitch_state ==1 ){
 8003832:	b90a      	cbnz	r2, 8003838 <main+0xa4>
 8003834:	2b00      	cmp	r3, #0
 8003836:	d169      	bne.n	800390c <main+0x178>
	if(battery_data_ready){
 8003838:	f899 3000 	ldrb.w	r3, [r9]
 800383c:	b153      	cbz	r3, 8003854 <main+0xc0>
	bat1 = adc_buffer[0];
 800383e:	4a56      	ldr	r2, [pc, #344]	@ (8003998 <main+0x204>)
 8003840:	f8bb 3000 	ldrh.w	r3, [fp]
 8003844:	8013      	strh	r3, [r2, #0]
	bat2 = adc_buffer[1];
 8003846:	4a55      	ldr	r2, [pc, #340]	@ (800399c <main+0x208>)
 8003848:	f8bb 3002 	ldrh.w	r3, [fp, #2]
 800384c:	8013      	strh	r3, [r2, #0]
         battery_data_ready = false;
 800384e:	2300      	movs	r3, #0
 8003850:	f889 3000 	strb.w	r3, [r9]
	  if (telemetry_done_flag) {
 8003854:	4b52      	ldr	r3, [pc, #328]	@ (80039a0 <main+0x20c>)
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d160      	bne.n	800391e <main+0x18a>
		  if(err>1000){
 800385c:	f5b4 7f7a 	cmp.w	r4, #1000	@ 0x3e8
 8003860:	d907      	bls.n	8003872 <main+0xde>
	           GPIOC->ODR &= ~GPIO_ODR_OD13;
 8003862:	696b      	ldr	r3, [r5, #20]
 8003864:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003868:	616b      	str	r3, [r5, #20]
	           GPIOC->ODR |= GPIO_ODR_OD14;
 800386a:	696b      	ldr	r3, [r5, #20]
 800386c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003870:	616b      	str	r3, [r5, #20]
		  err++;
 8003872:	3401      	adds	r4, #1
 8003874:	b2a4      	uxth	r4, r4
 now2 = HAL_GetTick();
 8003876:	f000 fdb5 	bl	80043e4 <HAL_GetTick>
	if (now2 - last_50hz_time >= 20) {
 800387a:	9b02      	ldr	r3, [sp, #8]
 800387c:	1ac2      	subs	r2, r0, r3
 800387e:	2a13      	cmp	r2, #19
 now2 = HAL_GetTick();
 8003880:	4682      	mov	sl, r0
	if (now2 - last_50hz_time >= 20) {
 8003882:	d911      	bls.n	80038a8 <main+0x114>
	  	  if(count==0){
 8003884:	9903      	ldr	r1, [sp, #12]
 8003886:	2900      	cmp	r1, #0
 8003888:	d133      	bne.n	80038f2 <main+0x15e>
	  	    PWM_SetDuty(&htim9, TIM_CHANNEL_1, 1000); // PE5
 800388a:	4846      	ldr	r0, [pc, #280]	@ (80039a4 <main+0x210>)
 800388c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003890:	f000 f8c0 	bl	8003a14 <PWM_SetDuty>
	  	    PWM_SetDuty(&htim9, TIM_CHANNEL_2, 1000); // PE6
 8003894:	4843      	ldr	r0, [pc, #268]	@ (80039a4 <main+0x210>)
 8003896:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800389a:	2104      	movs	r1, #4
 800389c:	f000 f8ba 	bl	8003a14 <PWM_SetDuty>
	  	    	  last_50hz_time = now2;
 80038a0:	2301      	movs	r3, #1
 80038a2:	f8cd a008 	str.w	sl, [sp, #8]
 80038a6:	9303      	str	r3, [sp, #12]
	  if (now2 - last_100hz_time >= 10) {
 80038a8:	9b01      	ldr	r3, [sp, #4]
 80038aa:	ebaa 0203 	sub.w	r2, sl, r3
 80038ae:	2a09      	cmp	r2, #9
 80038b0:	d810      	bhi.n	80038d4 <main+0x140>
	  if (now2 - last_battery_tx_time >= 100) {
 80038b2:	9b00      	ldr	r3, [sp, #0]
 80038b4:	ebaa 0203 	sub.w	r2, sl, r3
 80038b8:	2a63      	cmp	r2, #99	@ 0x63
 80038ba:	d9b1      	bls.n	8003820 <main+0x8c>
    battery_data.vbat1_adc = bat1;
 80038bc:	4b36      	ldr	r3, [pc, #216]	@ (8003998 <main+0x204>)
    ByteProtocol_TX_SendBatteryData(&battery_data);
 80038be:	4831      	ldr	r0, [pc, #196]	@ (8003984 <main+0x1f0>)
    battery_data.vbat1_adc = bat1;
 80038c0:	881a      	ldrh	r2, [r3, #0]
    battery_data.vbat2_adc = bat2;
 80038c2:	4b36      	ldr	r3, [pc, #216]	@ (800399c <main+0x208>)
    battery_data.vbat1_adc = bat1;
 80038c4:	8032      	strh	r2, [r6, #0]
    battery_data.vbat2_adc = bat2;
 80038c6:	881a      	ldrh	r2, [r3, #0]
 80038c8:	8072      	strh	r2, [r6, #2]
    ByteProtocol_TX_SendBatteryData(&battery_data);
 80038ca:	f7fd fee3 	bl	8001694 <ByteProtocol_TX_SendBatteryData>
	  	      last_battery_tx_time = now2;
 80038ce:	f8cd a000 	str.w	sl, [sp]
 80038d2:	e7a5      	b.n	8003820 <main+0x8c>
	  	    PWM_SetDuty(&htim12, TIM_CHANNEL_1, pwm_targets[2]); // PB14
 80038d4:	4b34      	ldr	r3, [pc, #208]	@ (80039a8 <main+0x214>)
 80038d6:	4835      	ldr	r0, [pc, #212]	@ (80039ac <main+0x218>)
 80038d8:	889a      	ldrh	r2, [r3, #4]
 80038da:	2100      	movs	r1, #0
 80038dc:	f000 f89a 	bl	8003a14 <PWM_SetDuty>
	  	    PWM_SetDuty(&htim12, TIM_CHANNEL_2, pwm_targets[3]); // PB15
 80038e0:	4b31      	ldr	r3, [pc, #196]	@ (80039a8 <main+0x214>)
 80038e2:	4832      	ldr	r0, [pc, #200]	@ (80039ac <main+0x218>)
 80038e4:	88da      	ldrh	r2, [r3, #6]
 80038e6:	2104      	movs	r1, #4
 80038e8:	f000 f894 	bl	8003a14 <PWM_SetDuty>
	  	    last_100hz_time = now2;
 80038ec:	f8cd a004 	str.w	sl, [sp, #4]
 80038f0:	e7df      	b.n	80038b2 <main+0x11e>
	  	    	    PWM_SetDuty(&htim9, TIM_CHANNEL_1, pwm_targets[0]); // PE5
 80038f2:	4b2d      	ldr	r3, [pc, #180]	@ (80039a8 <main+0x214>)
 80038f4:	482b      	ldr	r0, [pc, #172]	@ (80039a4 <main+0x210>)
 80038f6:	881a      	ldrh	r2, [r3, #0]
 80038f8:	2100      	movs	r1, #0
 80038fa:	f000 f88b 	bl	8003a14 <PWM_SetDuty>
	  	    	    PWM_SetDuty(&htim9, TIM_CHANNEL_2, pwm_targets[1]); // PE6
 80038fe:	4b2a      	ldr	r3, [pc, #168]	@ (80039a8 <main+0x214>)
 8003900:	4828      	ldr	r0, [pc, #160]	@ (80039a4 <main+0x210>)
 8003902:	885a      	ldrh	r2, [r3, #2]
 8003904:	2104      	movs	r1, #4
 8003906:	f000 f885 	bl	8003a14 <PWM_SetDuty>
 800390a:	e7c9      	b.n	80038a0 <main+0x10c>
		 HAL_Delay(200);
 800390c:	20c8      	movs	r0, #200	@ 0xc8
 800390e:	f000 fd6f 	bl	80043f0 <HAL_Delay>
		 calibration();
 8003912:	f7ff fe81 	bl	8003618 <calibration>
		 pinState = battery_data.killswitch_state;
 8003916:	4a1f      	ldr	r2, [pc, #124]	@ (8003994 <main+0x200>)
 8003918:	7933      	ldrb	r3, [r6, #4]
 800391a:	7013      	strb	r3, [r2, #0]
 800391c:	e78c      	b.n	8003838 <main+0xa4>
         process_telemetry_with_new_method();
 800391e:	f7fe fb03 	bl	8001f28 <process_telemetry_with_new_method>
	      for (int m = 0; m < MOTORS_COUNT; m++) {
 8003922:	f8df a098 	ldr.w	sl, [pc, #152]	@ 80039bc <main+0x228>
 8003926:	2400      	movs	r4, #0
 8003928:	e00c      	b.n	8003944 <main+0x1b0>
	          uint16_t new_command = pid_calculate_command(m, current_rpm, target_rpm,dt);
 800392a:	4b21      	ldr	r3, [pc, #132]	@ (80039b0 <main+0x21c>)
 800392c:	f833 1024 	ldrh.w	r1, [r3, r4, lsl #2]
 8003930:	f7fe fb4c 	bl	8001fcc <pid_calculate_command>
	          motor_values[m] = prepare_Dshot_package(new_command, true);
 8003934:	2101      	movs	r1, #1
 8003936:	f7fe f855 	bl	80019e4 <prepare_Dshot_package>
	      for (int m = 0; m < MOTORS_COUNT; m++) {
 800393a:	3401      	adds	r4, #1
 800393c:	2c0a      	cmp	r4, #10
	          motor_values[m] = prepare_Dshot_package(new_command, true);
 800393e:	f82a 0b02 	strh.w	r0, [sl], #2
	      for (int m = 0; m < MOTORS_COUNT; m++) {
 8003942:	d00c      	beq.n	800395e <main+0x1ca>
	          if (motor_telemetry_data[m].valid_rpm) {
 8003944:	f817 1024 	ldrb.w	r1, [r7, r4, lsl #2]
	          float target_rpm = pid_target_speed_rpms[m];
 8003948:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800394c:	ed93 0a00 	vldr	s0, [r3]
	          uint16_t new_command = pid_calculate_command(m, current_rpm, target_rpm,dt);
 8003950:	eef0 0a48 	vmov.f32	s1, s16
 8003954:	b2e0      	uxtb	r0, r4
	          if (motor_telemetry_data[m].valid_rpm) {
 8003956:	2900      	cmp	r1, #0
 8003958:	d1e7      	bne.n	800392a <main+0x196>
	          uint16_t new_command = pid_calculate_command(m, current_rpm, target_rpm,dt);
 800395a:	b2e0      	uxtb	r0, r4
 800395c:	e7e8      	b.n	8003930 <main+0x19c>
	      update_motors_Tx_Only();
 800395e:	f7fe f871 	bl	8001a44 <update_motors_Tx_Only>
	      GPIOC->ODR |= GPIO_ODR_OD13;
 8003962:	696b      	ldr	r3, [r5, #20]
 8003964:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003968:	616b      	str	r3, [r5, #20]
	      GPIOC->ODR &= ~GPIO_ODR_OD14;
 800396a:	696b      	ldr	r3, [r5, #20]
 800396c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
               err=0;
 8003970:	2400      	movs	r4, #0
	      GPIOC->ODR &= ~GPIO_ODR_OD14;
 8003972:	616b      	str	r3, [r5, #20]
               err=0;
 8003974:	e77f      	b.n	8003876 <main+0xe2>
 8003976:	bf00      	nop
 8003978:	40020800 	.word	0x40020800
 800397c:	3ba3d70a 	.word	0x3ba3d70a
 8003980:	20000468 	.word	0x20000468
 8003984:	20001a64 	.word	0x20001a64
 8003988:	20001a70 	.word	0x20001a70
 800398c:	20000270 	.word	0x20000270
 8003990:	40020000 	.word	0x40020000
 8003994:	20001a74 	.word	0x20001a74
 8003998:	20001a6c 	.word	0x20001a6c
 800399c:	20001a6a 	.word	0x20001a6a
 80039a0:	20000490 	.word	0x20000490
 80039a4:	20001cd0 	.word	0x20001cd0
 80039a8:	20000014 	.word	0x20000014
 80039ac:	20001c88 	.word	0x20001c88
 80039b0:	2000046a 	.word	0x2000046a
 80039b4:	20001a6e 	.word	0x20001a6e
 80039b8:	20001a78 	.word	0x20001a78
 80039bc:	20000494 	.word	0x20000494

080039c0 <HAL_ADC_ConvCpltCallback>:
    if (hadc->Instance == ADC1) {
 80039c0:	4b04      	ldr	r3, [pc, #16]	@ (80039d4 <HAL_ADC_ConvCpltCallback+0x14>)
 80039c2:	6802      	ldr	r2, [r0, #0]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d000      	beq.n	80039ca <HAL_ADC_ConvCpltCallback+0xa>
}
 80039c8:	4770      	bx	lr
         battery_data_ready = true;
 80039ca:	4b03      	ldr	r3, [pc, #12]	@ (80039d8 <HAL_ADC_ConvCpltCallback+0x18>)
 80039cc:	2201      	movs	r2, #1
 80039ce:	701a      	strb	r2, [r3, #0]
}
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	40012000 	.word	0x40012000
 80039d8:	20001a6e 	.word	0x20001a6e

080039dc <Error_Handler>:
 80039dc:	b672      	cpsid	i
  while (1)
 80039de:	e7fe      	b.n	80039de <Error_Handler+0x2>

080039e0 <PWM_Init>:
//  
extern TIM_HandleTypeDef htim9;
extern TIM_HandleTypeDef htim12;

void PWM_Init(void)
{
 80039e0:	b510      	push	{r4, lr}
    //  PWM 
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // PE6
 80039e2:	4c0a      	ldr	r4, [pc, #40]	@ (8003a0c <PWM_Init+0x2c>)
 80039e4:	2104      	movs	r1, #4
 80039e6:	4620      	mov	r0, r4
 80039e8:	f002 f860 	bl	8005aac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // PE5
 80039ec:	4620      	mov	r0, r4

     //Start 100Hz PWM channels (TIM12)
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1); // e.g., PB14- 100Hz
 80039ee:	4c08      	ldr	r4, [pc, #32]	@ (8003a10 <PWM_Init+0x30>)
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // PE5
 80039f0:	2100      	movs	r1, #0
 80039f2:	f002 f85b 	bl	8005aac <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1); // e.g., PB14- 100Hz
 80039f6:	2100      	movs	r1, #0
 80039f8:	4620      	mov	r0, r4
 80039fa:	f002 f857 	bl	8005aac <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2); // e.g., PB15- 100Hz
 80039fe:	4620      	mov	r0, r4
 8003a00:	2104      	movs	r1, #4
}
 8003a02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2); // e.g., PB15- 100Hz
 8003a06:	f002 b851 	b.w	8005aac <HAL_TIM_PWM_Start>
 8003a0a:	bf00      	nop
 8003a0c:	20001cd0 	.word	0x20001cd0
 8003a10:	20001c88 	.word	0x20001c88

08003a14 <PWM_SetDuty>:

void PWM_SetDuty(TIM_HandleTypeDef *htim, uint32_t channel, uint16_t pulse_us)
{
    // Clamp pulse to servo-safe range
    if (pulse_us < 500) pulse_us = 500;
    if (pulse_us > 2500) pulse_us = 2500;
 8003a14:	f640 13c4 	movw	r3, #2500	@ 0x9c4

    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	bf28      	it	cs
 8003a1c:	461a      	movcs	r2, r3
 8003a1e:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8003a22:	6803      	ldr	r3, [r0, #0]
 8003a24:	bf38      	it	cc
 8003a26:	f44f 72fa 	movcc.w	r2, #500	@ 0x1f4
 8003a2a:	b909      	cbnz	r1, 8003a30 <PWM_SetDuty+0x1c>
 8003a2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a2e:	4770      	bx	lr
 8003a30:	2904      	cmp	r1, #4
 8003a32:	d004      	beq.n	8003a3e <PWM_SetDuty+0x2a>
 8003a34:	2908      	cmp	r1, #8
 8003a36:	bf0c      	ite	eq
 8003a38:	63da      	streq	r2, [r3, #60]	@ 0x3c
 8003a3a:	641a      	strne	r2, [r3, #64]	@ 0x40
}
 8003a3c:	4770      	bx	lr
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_us);
 8003a3e:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop

08003a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a44:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a46:	4b0c      	ldr	r3, [pc, #48]	@ (8003a78 <HAL_MspInit+0x34>)
 8003a48:	2100      	movs	r1, #0
 8003a4a:	9100      	str	r1, [sp, #0]
 8003a4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a52:	645a      	str	r2, [r3, #68]	@ 0x44
 8003a54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a56:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003a5a:	9200      	str	r2, [sp, #0]
 8003a5c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a5e:	9101      	str	r1, [sp, #4]
 8003a60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a62:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003a66:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a6e:	9301      	str	r3, [sp, #4]
 8003a70:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a72:	b002      	add	sp, #8
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	40023800 	.word	0x40023800

08003a7c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a7c:	e7fe      	b.n	8003a7c <NMI_Handler>
 8003a7e:	bf00      	nop

08003a80 <HardFault_Handler>:
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a80:	e7fe      	b.n	8003a80 <HardFault_Handler>
 8003a82:	bf00      	nop

08003a84 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a84:	e7fe      	b.n	8003a84 <MemManage_Handler>
 8003a86:	bf00      	nop

08003a88 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a88:	e7fe      	b.n	8003a88 <BusFault_Handler>
 8003a8a:	bf00      	nop

08003a8c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a8c:	e7fe      	b.n	8003a8c <UsageFault_Handler>
 8003a8e:	bf00      	nop

08003a90 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop

08003a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop

08003a98 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop

08003a9c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a9c:	f000 bc96 	b.w	80043cc <HAL_IncTick>

08003aa0 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003aa0:	4801      	ldr	r0, [pc, #4]	@ (8003aa8 <ADC_IRQHandler+0x8>)
 8003aa2:	f000 be1d 	b.w	80046e0 <HAL_ADC_IRQHandler>
 8003aa6:	bf00      	nop
 8003aa8:	20000270 	.word	0x20000270

08003aac <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003aac:	4801      	ldr	r0, [pc, #4]	@ (8003ab4 <USART1_IRQHandler+0x8>)
 8003aae:	f002 bcaf 	b.w	8006410 <HAL_UART_IRQHandler>
 8003ab2:	bf00      	nop
 8003ab4:	20001e68 	.word	0x20001e68

08003ab8 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003ab8:	4801      	ldr	r0, [pc, #4]	@ (8003ac0 <DMA2_Stream0_IRQHandler+0x8>)
 8003aba:	f001 b92f 	b.w	8004d1c <HAL_DMA_IRQHandler>
 8003abe:	bf00      	nop
 8003ac0:	2000020c 	.word	0x2000020c

08003ac4 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003ac4:	4801      	ldr	r0, [pc, #4]	@ (8003acc <DMA2_Stream2_IRQHandler+0x8>)
 8003ac6:	f001 b929 	b.w	8004d1c <HAL_DMA_IRQHandler>
 8003aca:	bf00      	nop
 8003acc:	20001e08 	.word	0x20001e08

08003ad0 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003ad0:	4801      	ldr	r0, [pc, #4]	@ (8003ad8 <DMA2_Stream7_IRQHandler+0x8>)
 8003ad2:	f001 b923 	b.w	8004d1c <HAL_DMA_IRQHandler>
 8003ad6:	bf00      	nop
 8003ad8:	20001da8 	.word	0x20001da8

08003adc <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8003adc:	2001      	movs	r0, #1
 8003ade:	4770      	bx	lr

08003ae0 <_kill>:

int _kill(int pid, int sig)
{
 8003ae0:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ae2:	f003 feb3 	bl	800784c <__errno>
 8003ae6:	2316      	movs	r3, #22
 8003ae8:	6003      	str	r3, [r0, #0]
  return -1;
}
 8003aea:	f04f 30ff 	mov.w	r0, #4294967295
 8003aee:	bd08      	pop	{r3, pc}

08003af0 <_exit>:

void _exit (int status)
{
 8003af0:	b508      	push	{r3, lr}
  errno = EINVAL;
 8003af2:	f003 feab 	bl	800784c <__errno>
 8003af6:	2316      	movs	r3, #22
 8003af8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8003afa:	e7fe      	b.n	8003afa <_exit+0xa>

08003afc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003afc:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003afe:	1e16      	subs	r6, r2, #0
 8003b00:	dd07      	ble.n	8003b12 <_read+0x16>
 8003b02:	460c      	mov	r4, r1
 8003b04:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8003b06:	f3af 8000 	nop.w
 8003b0a:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b0e:	42a5      	cmp	r5, r4
 8003b10:	d1f9      	bne.n	8003b06 <_read+0xa>
  }

  return len;
}
 8003b12:	4630      	mov	r0, r6
 8003b14:	bd70      	pop	{r4, r5, r6, pc}
 8003b16:	bf00      	nop

08003b18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b18:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b1a:	1e16      	subs	r6, r2, #0
 8003b1c:	dd07      	ble.n	8003b2e <_write+0x16>
 8003b1e:	460c      	mov	r4, r1
 8003b20:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8003b22:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003b26:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b2a:	42a5      	cmp	r5, r4
 8003b2c:	d1f9      	bne.n	8003b22 <_write+0xa>
  }
  return len;
}
 8003b2e:	4630      	mov	r0, r6
 8003b30:	bd70      	pop	{r4, r5, r6, pc}
 8003b32:	bf00      	nop

08003b34 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003b34:	f04f 30ff 	mov.w	r0, #4294967295
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop

08003b3c <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8003b3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b40:	604b      	str	r3, [r1, #4]
  return 0;
}
 8003b42:	2000      	movs	r0, #0
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop

08003b48 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003b48:	2001      	movs	r0, #1
 8003b4a:	4770      	bx	lr

08003b4c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	4770      	bx	lr

08003b50 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b50:	490c      	ldr	r1, [pc, #48]	@ (8003b84 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b52:	4a0d      	ldr	r2, [pc, #52]	@ (8003b88 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8003b54:	680b      	ldr	r3, [r1, #0]
{
 8003b56:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b58:	4c0c      	ldr	r4, [pc, #48]	@ (8003b8c <_sbrk+0x3c>)
 8003b5a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8003b5c:	b12b      	cbz	r3, 8003b6a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b5e:	4418      	add	r0, r3
 8003b60:	4290      	cmp	r0, r2
 8003b62:	d807      	bhi.n	8003b74 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003b64:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003b6a:	4b09      	ldr	r3, [pc, #36]	@ (8003b90 <_sbrk+0x40>)
 8003b6c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003b6e:	4418      	add	r0, r3
 8003b70:	4290      	cmp	r0, r2
 8003b72:	d9f7      	bls.n	8003b64 <_sbrk+0x14>
    errno = ENOMEM;
 8003b74:	f003 fe6a 	bl	800784c <__errno>
 8003b78:	230c      	movs	r3, #12
 8003b7a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003b7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	bd10      	pop	{r4, pc}
 8003b84:	20001aa4 	.word	0x20001aa4
 8003b88:	20020000 	.word	0x20020000
 8003b8c:	00000400 	.word	0x00000400
 8003b90:	20002000 	.word	0x20002000

08003b94 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b94:	4a03      	ldr	r2, [pc, #12]	@ (8003ba4 <SystemInit+0x10>)
 8003b96:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003b9a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b9e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ba2:	4770      	bx	lr
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch3;
DMA_HandleTypeDef hdma_tim8_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003ba8:	b510      	push	{r4, lr}

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003baa:	2400      	movs	r4, #0
{
 8003bac:	b096      	sub	sp, #88	@ 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003bae:	2220      	movs	r2, #32
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	a80e      	add	r0, sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bb4:	e9cd 4403 	strd	r4, r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bb8:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8003bbc:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8003bc0:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bc4:	9402      	str	r4, [sp, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bc6:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003bc8:	9406      	str	r4, [sp, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bca:	9405      	str	r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bcc:	9401      	str	r4, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003bce:	f003 fdea 	bl	80077a6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003bd2:	4833      	ldr	r0, [pc, #204]	@ (8003ca0 <MX_TIM1_Init+0xf8>)
 8003bd4:	4b33      	ldr	r3, [pc, #204]	@ (8003ca4 <MX_TIM1_Init+0xfc>)
 8003bd6:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 34;
 8003bd8:	2322      	movs	r3, #34	@ 0x22
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bda:	e9c0 4401 	strd	r4, r4, [r0, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
 8003bde:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003be2:	6184      	str	r4, [r0, #24]
  htim1.Init.Period = 34;
 8003be4:	60c3      	str	r3, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003be6:	f001 fe31 	bl	800584c <HAL_TIM_Base_Init>
 8003bea:	2800      	cmp	r0, #0
 8003bec:	d13d      	bne.n	8003c6a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003bf2:	482b      	ldr	r0, [pc, #172]	@ (8003ca0 <MX_TIM1_Init+0xf8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bf4:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003bf6:	a902      	add	r1, sp, #8
 8003bf8:	f002 f8c6 	bl	8005d88 <HAL_TIM_ConfigClockSource>
 8003bfc:	2800      	cmp	r0, #0
 8003bfe:	d147      	bne.n	8003c90 <MX_TIM1_Init+0xe8>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003c00:	4827      	ldr	r0, [pc, #156]	@ (8003ca0 <MX_TIM1_Init+0xf8>)
 8003c02:	f001 febb 	bl	800597c <HAL_TIM_PWM_Init>
 8003c06:	2800      	cmp	r0, #0
 8003c08:	d13f      	bne.n	8003c8a <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003c0e:	4824      	ldr	r0, [pc, #144]	@ (8003ca0 <MX_TIM1_Init+0xf8>)
 8003c10:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c12:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003c16:	f002 f961 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8003c1a:	bb98      	cbnz	r0, 8003c84 <MX_TIM1_Init+0xdc>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	2100      	movs	r1, #0
  sConfigOC.Pulse = 0;
 8003c20:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c22:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c26:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c28:	481d      	ldr	r0, [pc, #116]	@ (8003ca0 <MX_TIM1_Init+0xf8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c2a:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c2c:	a906      	add	r1, sp, #24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c2e:	e9cd 2207 	strd	r2, r2, [sp, #28]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003c32:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003c34:	920c      	str	r2, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003c36:	f001 ffa1 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8003c3a:	bb00      	cbnz	r0, 8003c7e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003c3c:	4818      	ldr	r0, [pc, #96]	@ (8003ca0 <MX_TIM1_Init+0xf8>)
 8003c3e:	2208      	movs	r2, #8
 8003c40:	a906      	add	r1, sp, #24
 8003c42:	f001 ff9b 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8003c46:	b9b8      	cbnz	r0, 8003c78 <MX_TIM1_Init+0xd0>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003c48:	ed9f 7b13 	vldr	d7, [pc, #76]	@ 8003c98 <MX_TIM1_Init+0xf0>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003c4c:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003c4e:	4814      	ldr	r0, [pc, #80]	@ (8003ca0 <MX_TIM1_Init+0xf8>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003c50:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003c52:	a90e      	add	r1, sp, #56	@ 0x38
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003c54:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003c58:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.DeadTime = 0;
 8003c5c:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003c60:	f002 f97c 	bl	8005f5c <HAL_TIMEx_ConfigBreakDeadTime>
 8003c64:	b920      	cbnz	r0, 8003c70 <MX_TIM1_Init+0xc8>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003c66:	b016      	add	sp, #88	@ 0x58
 8003c68:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003c6a:	f7ff feb7 	bl	80039dc <Error_Handler>
 8003c6e:	e7be      	b.n	8003bee <MX_TIM1_Init+0x46>
    Error_Handler();
 8003c70:	f7ff feb4 	bl	80039dc <Error_Handler>
}
 8003c74:	b016      	add	sp, #88	@ 0x58
 8003c76:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003c78:	f7ff feb0 	bl	80039dc <Error_Handler>
 8003c7c:	e7e4      	b.n	8003c48 <MX_TIM1_Init+0xa0>
    Error_Handler();
 8003c7e:	f7ff fead 	bl	80039dc <Error_Handler>
 8003c82:	e7db      	b.n	8003c3c <MX_TIM1_Init+0x94>
    Error_Handler();
 8003c84:	f7ff feaa 	bl	80039dc <Error_Handler>
 8003c88:	e7c8      	b.n	8003c1c <MX_TIM1_Init+0x74>
    Error_Handler();
 8003c8a:	f7ff fea7 	bl	80039dc <Error_Handler>
 8003c8e:	e7bc      	b.n	8003c0a <MX_TIM1_Init+0x62>
    Error_Handler();
 8003c90:	f7ff fea4 	bl	80039dc <Error_Handler>
 8003c94:	e7b4      	b.n	8003c00 <MX_TIM1_Init+0x58>
 8003c96:	bf00      	nop
 8003c98:	00000000 	.word	0x00000000
 8003c9c:	00002000 	.word	0x00002000
 8003ca0:	20001d60 	.word	0x20001d60
 8003ca4:	40010000 	.word	0x40010000

08003ca8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003ca8:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003caa:	481a      	ldr	r0, [pc, #104]	@ (8003d14 <MX_TIM8_Init+0x6c>)
 8003cac:	4a1a      	ldr	r2, [pc, #104]	@ (8003d18 <MX_TIM8_Init+0x70>)
{
 8003cae:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cb0:	2300      	movs	r3, #0
  htim8.Instance = TIM8;
 8003cb2:	6002      	str	r2, [r0, #0]
  htim8.Init.Prescaler = 0;
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim8.Init.Period = 34;
 8003cb4:	2222      	movs	r2, #34	@ 0x22
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cb6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003cba:	e9cd 3304 	strd	r3, r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cbe:	e9cd 3300 	strd	r3, r3, [sp]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cc2:	e9c0 3301 	strd	r3, r3, [r0, #4]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cc6:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim8.Init.RepetitionCounter = 0;
 8003cca:	e9c0 3305 	strd	r3, r3, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003cce:	f001 fdbd 	bl	800584c <HAL_TIM_Base_Init>
 8003cd2:	b998      	cbnz	r0, 8003cfc <MX_TIM8_Init+0x54>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003cd8:	480e      	ldr	r0, [pc, #56]	@ (8003d14 <MX_TIM8_Init+0x6c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cda:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003cdc:	a902      	add	r1, sp, #8
 8003cde:	f002 f853 	bl	8005d88 <HAL_TIM_ConfigClockSource>
 8003ce2:	b998      	cbnz	r0, 8003d0c <MX_TIM8_Init+0x64>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003ce8:	480a      	ldr	r0, [pc, #40]	@ (8003d14 <MX_TIM8_Init+0x6c>)
 8003cea:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cec:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003cf0:	f002 f8f4 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8003cf4:	b928      	cbnz	r0, 8003d02 <MX_TIM8_Init+0x5a>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003cf6:	b007      	add	sp, #28
 8003cf8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003cfc:	f7ff fe6e 	bl	80039dc <Error_Handler>
 8003d00:	e7e8      	b.n	8003cd4 <MX_TIM8_Init+0x2c>
    Error_Handler();
 8003d02:	f7ff fe6b 	bl	80039dc <Error_Handler>
}
 8003d06:	b007      	add	sp, #28
 8003d08:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8003d0c:	f7ff fe66 	bl	80039dc <Error_Handler>
 8003d10:	e7e8      	b.n	8003ce4 <MX_TIM8_Init+0x3c>
 8003d12:	bf00      	nop
 8003d14:	20001d18 	.word	0x20001d18
 8003d18:	40010400 	.word	0x40010400
 8003d1c:	00000000 	.word	0x00000000

08003d20 <MX_TIM12_Init>:
  HAL_TIM_MspPostInit(&htim9);

}
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8003d20:	b510      	push	{r4, lr}
  TIM_OC_InitTypeDef sConfigOC = {0};

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003d22:	493d      	ldr	r1, [pc, #244]	@ (8003e18 <MX_TIM12_Init+0xf8>)
 8003d24:	4c3d      	ldr	r4, [pc, #244]	@ (8003e1c <MX_TIM12_Init+0xfc>)
{
 8003d26:	b090      	sub	sp, #64	@ 0x40
  htim12.Init.Prescaler = 167;
 8003d28:	22a7      	movs	r2, #167	@ 0xa7
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d2a:	2300      	movs	r3, #0
  htim12.Init.Prescaler = 167;
 8003d2c:	e9c4 1200 	strd	r1, r2, [r4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim12.Init.Period = 4999;
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003d30:	4620      	mov	r0, r4
  htim12.Init.Period = 4999;
 8003d32:	f241 3287 	movw	r2, #4999	@ 0x1387
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d36:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8003d3a:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8003d3e:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  htim12.Init.Period = 4999;
 8003d42:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d46:	930e      	str	r3, [sp, #56]	@ 0x38
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d48:	6123      	str	r3, [r4, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d4a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8003d4c:	f001 fe16 	bl	800597c <HAL_TIM_PWM_Init>
 8003d50:	bb00      	cbnz	r0, 8003d94 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d52:	2060      	movs	r0, #96	@ 0x60
 8003d54:	2100      	movs	r1, #0
 8003d56:	e9cd 0108 	strd	r0, r1, [sp, #32]
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d5a:	2200      	movs	r2, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d5c:	482f      	ldr	r0, [pc, #188]	@ (8003e1c <MX_TIM12_Init+0xfc>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d5e:	920a      	str	r2, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d60:	a908      	add	r1, sp, #32
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d62:	920c      	str	r2, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d64:	f001 ff0a 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8003d68:	b9d0      	cbnz	r0, 8003da0 <MX_TIM12_Init+0x80>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d6a:	482c      	ldr	r0, [pc, #176]	@ (8003e1c <MX_TIM12_Init+0xfc>)
 8003d6c:	2204      	movs	r2, #4
 8003d6e:	a908      	add	r1, sp, #32
 8003d70:	f001 ff04 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8003d74:	b988      	cbnz	r0, 8003d9a <MX_TIM12_Init+0x7a>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM9)
 8003d76:	6822      	ldr	r2, [r4, #0]
 8003d78:	4929      	ldr	r1, [pc, #164]	@ (8003e20 <MX_TIM12_Init+0x100>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d7a:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM9)
 8003d7c:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d7e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003d82:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003d86:	9306      	str	r3, [sp, #24]
  if(timHandle->Instance==TIM9)
 8003d88:	d00d      	beq.n	8003da6 <MX_TIM12_Init+0x86>

  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 8003d8a:	4923      	ldr	r1, [pc, #140]	@ (8003e18 <MX_TIM12_Init+0xf8>)
 8003d8c:	428a      	cmp	r2, r1
 8003d8e:	d021      	beq.n	8003dd4 <MX_TIM12_Init+0xb4>
}
 8003d90:	b010      	add	sp, #64	@ 0x40
 8003d92:	bd10      	pop	{r4, pc}
    Error_Handler();
 8003d94:	f7ff fe22 	bl	80039dc <Error_Handler>
 8003d98:	e7db      	b.n	8003d52 <MX_TIM12_Init+0x32>
    Error_Handler();
 8003d9a:	f7ff fe1f 	bl	80039dc <Error_Handler>
 8003d9e:	e7ea      	b.n	8003d76 <MX_TIM12_Init+0x56>
    Error_Handler();
 8003da0:	f7ff fe1c 	bl	80039dc <Error_Handler>
 8003da4:	e7e1      	b.n	8003d6a <MX_TIM12_Init+0x4a>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003da6:	4a1f      	ldr	r2, [pc, #124]	@ (8003e24 <MX_TIM12_Init+0x104>)
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dac:	481e      	ldr	r0, [pc, #120]	@ (8003e28 <MX_TIM12_Init+0x108>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003dae:	f043 0310 	orr.w	r3, r3, #16
 8003db2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003db4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8003db6:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8003e08 <MX_TIM12_Init+0xe8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003dba:	f003 0310 	and.w	r3, r3, #16
 8003dbe:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dc0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003dc2:	2303      	movs	r3, #3
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8003dc4:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003dc8:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003dca:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dcc:	f001 f87c 	bl	8004ec8 <HAL_GPIO_Init>
}
 8003dd0:	b010      	add	sp, #64	@ 0x40
 8003dd2:	bd10      	pop	{r4, pc}
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd4:	4a13      	ldr	r2, [pc, #76]	@ (8003e24 <MX_TIM12_Init+0x104>)
 8003dd6:	9301      	str	r3, [sp, #4]
 8003dd8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dda:	4814      	ldr	r0, [pc, #80]	@ (8003e2c <MX_TIM12_Init+0x10c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ddc:	f043 0302 	orr.w	r3, r3, #2
 8003de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003de2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 8003de4:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8003e10 <MX_TIM12_Init+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dee:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003df0:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 8003df2:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003df6:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003df8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dfa:	f001 f865 	bl	8004ec8 <HAL_GPIO_Init>
}
 8003dfe:	b010      	add	sp, #64	@ 0x40
 8003e00:	bd10      	pop	{r4, pc}
 8003e02:	bf00      	nop
 8003e04:	f3af 8000 	nop.w
 8003e08:	00000060 	.word	0x00000060
 8003e0c:	00000002 	.word	0x00000002
 8003e10:	0000c000 	.word	0x0000c000
 8003e14:	00000002 	.word	0x00000002
 8003e18:	40001800 	.word	0x40001800
 8003e1c:	20001c88 	.word	0x20001c88
 8003e20:	40014000 	.word	0x40014000
 8003e24:	40023800 	.word	0x40023800
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	40020400 	.word	0x40020400

08003e30 <HAL_TIM_Base_MspInit>:
{
 8003e30:	b570      	push	{r4, r5, r6, lr}
  if(tim_baseHandle->Instance==TIM1)
 8003e32:	4a70      	ldr	r2, [pc, #448]	@ (8003ff4 <HAL_TIM_Base_MspInit+0x1c4>)
 8003e34:	6803      	ldr	r3, [r0, #0]
 8003e36:	4293      	cmp	r3, r2
{
 8003e38:	b084      	sub	sp, #16
 8003e3a:	4604      	mov	r4, r0
  if(tim_baseHandle->Instance==TIM1)
 8003e3c:	d016      	beq.n	8003e6c <HAL_TIM_Base_MspInit+0x3c>
  else if(tim_baseHandle->Instance==TIM8)
 8003e3e:	4a6e      	ldr	r2, [pc, #440]	@ (8003ff8 <HAL_TIM_Base_MspInit+0x1c8>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	f000 809c 	beq.w	8003f7e <HAL_TIM_Base_MspInit+0x14e>
  else if(tim_baseHandle->Instance==TIM9)
 8003e46:	4a6d      	ldr	r2, [pc, #436]	@ (8003ffc <HAL_TIM_Base_MspInit+0x1cc>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d001      	beq.n	8003e50 <HAL_TIM_Base_MspInit+0x20>
}
 8003e4c:	b004      	add	sp, #16
 8003e4e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003e50:	4b6b      	ldr	r3, [pc, #428]	@ (8004000 <HAL_TIM_Base_MspInit+0x1d0>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	9203      	str	r2, [sp, #12]
 8003e56:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e58:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003e5c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e64:	9303      	str	r3, [sp, #12]
 8003e66:	9b03      	ldr	r3, [sp, #12]
}
 8003e68:	b004      	add	sp, #16
 8003e6a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8003e72:	9301      	str	r3, [sp, #4]
 8003e74:	6c51      	ldr	r1, [r2, #68]	@ 0x44
    hdma_tim1_up.Instance = DMA2_Stream5;
 8003e76:	4e63      	ldr	r6, [pc, #396]	@ (8004004 <HAL_TIM_Base_MspInit+0x1d4>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e78:	f041 0101 	orr.w	r1, r1, #1
 8003e7c:	6451      	str	r1, [r2, #68]	@ 0x44
 8003e7e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
    hdma_tim1_up.Instance = DMA2_Stream5;
 8003e80:	4961      	ldr	r1, [pc, #388]	@ (8004008 <HAL_TIM_Base_MspInit+0x1d8>)
    hdma_tim1_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e82:	60b3      	str	r3, [r6, #8]
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e84:	f002 0201 	and.w	r2, r2, #1
 8003e88:	9201      	str	r2, [sp, #4]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8003e8a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003e8e:	e9c6 1200 	strd	r1, r2, [r6]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8003e92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003e96:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8003e9a:	e9c6 3103 	strd	r3, r1, [r6, #12]
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e9e:	9801      	ldr	r0, [sp, #4]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003ea0:	6172      	str	r2, [r6, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003ea2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 8003ea6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8003eaa:	4630      	mov	r0, r6
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8003eac:	e9c6 1306 	strd	r1, r3, [r6, #24]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 8003eb0:	6232      	str	r2, [r6, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003eb2:	6273      	str	r3, [r6, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8003eb4:	f000 fe06 	bl	8004ac4 <HAL_DMA_Init>
 8003eb8:	2800      	cmp	r0, #0
 8003eba:	f040 8094 	bne.w	8003fe6 <HAL_TIM_Base_MspInit+0x1b6>
    hdma_tim1_ch4_trig_com.Instance = DMA2_Stream4;
 8003ebe:	4d53      	ldr	r5, [pc, #332]	@ (800400c <HAL_TIM_Base_MspInit+0x1dc>)
 8003ec0:	4953      	ldr	r1, [pc, #332]	@ (8004010 <HAL_TIM_Base_MspInit+0x1e0>)
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8003ec2:	6226      	str	r6, [r4, #32]
    hdma_tim1_ch4_trig_com.Init.Channel = DMA_CHANNEL_6;
 8003ec4:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003ec8:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8003ecc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003ed0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ed4:	2300      	movs	r3, #0
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003ed6:	e9c5 1204 	strd	r1, r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8003eda:	4628      	mov	r0, r5
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003edc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8003ee0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ee4:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_NORMAL;
 8003ee8:	e9c5 1306 	strd	r1, r3, [r5, #24]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8003eec:	63b4      	str	r4, [r6, #56]	@ 0x38
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8003eee:	622a      	str	r2, [r5, #32]
    hdma_tim1_ch4_trig_com.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ef0:	626b      	str	r3, [r5, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8003ef2:	f000 fde7 	bl	8004ac4 <HAL_DMA_Init>
 8003ef6:	2800      	cmp	r0, #0
 8003ef8:	d172      	bne.n	8003fe0 <HAL_TIM_Base_MspInit+0x1b0>
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8003efa:	4e46      	ldr	r6, [pc, #280]	@ (8004014 <HAL_TIM_Base_MspInit+0x1e4>)
 8003efc:	4a46      	ldr	r2, [pc, #280]	@ (8004018 <HAL_TIM_Base_MspInit+0x1e8>)
 8003efe:	6032      	str	r2, [r6, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8003f00:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003f04:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8003f08:	6072      	str	r2, [r6, #4]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f0e:	2300      	movs	r3, #0
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f10:	e9c6 1204 	strd	r1, r2, [r6, #16]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8003f14:	e9c4 550c 	strd	r5, r5, [r4, #48]	@ 0x30
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 8003f18:	63a5      	str	r5, [r4, #56]	@ 0x38
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003f1a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003f1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8003f22:	4630      	mov	r0, r6
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f24:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8003f28:	e9c6 1306 	strd	r1, r3, [r6, #24]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 8003f2c:	63ac      	str	r4, [r5, #56]	@ 0x38
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003f2e:	6232      	str	r2, [r6, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f30:	6273      	str	r3, [r6, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8003f32:	f000 fdc7 	bl	8004ac4 <HAL_DMA_Init>
 8003f36:	2800      	cmp	r0, #0
 8003f38:	d14f      	bne.n	8003fda <HAL_TIM_Base_MspInit+0x1aa>
    hdma_tim1_ch3.Instance = DMA2_Stream6;
 8003f3a:	4d38      	ldr	r5, [pc, #224]	@ (800401c <HAL_TIM_Base_MspInit+0x1ec>)
 8003f3c:	4938      	ldr	r1, [pc, #224]	@ (8004020 <HAL_TIM_Base_MspInit+0x1f0>)
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8003f3e:	6266      	str	r6, [r4, #36]	@ 0x24
    hdma_tim1_ch3.Init.Channel = DMA_CHANNEL_6;
 8003f40:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8003f44:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003f48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f4c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    hdma_tim1_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f50:	2300      	movs	r3, #0
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f52:	e9c5 1204 	strd	r1, r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8003f56:	4628      	mov	r0, r5
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003f58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 8003f5c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f60:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 8003f64:	e9c5 1306 	strd	r1, r3, [r5, #24]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8003f68:	63b4      	str	r4, [r6, #56]	@ 0x38
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 8003f6a:	622a      	str	r2, [r5, #32]
    hdma_tim1_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f6c:	626b      	str	r3, [r5, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8003f6e:	f000 fda9 	bl	8004ac4 <HAL_DMA_Init>
 8003f72:	2800      	cmp	r0, #0
 8003f74:	d12e      	bne.n	8003fd4 <HAL_TIM_Base_MspInit+0x1a4>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 8003f76:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8003f78:	63ac      	str	r4, [r5, #56]	@ 0x38
}
 8003f7a:	b004      	add	sp, #16
 8003f7c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8003f84:	9302      	str	r3, [sp, #8]
 8003f86:	6c51      	ldr	r1, [r2, #68]	@ 0x44
    hdma_tim8_up.Instance = DMA2_Stream1;
 8003f88:	4d26      	ldr	r5, [pc, #152]	@ (8004024 <HAL_TIM_Base_MspInit+0x1f4>)
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003f8a:	f041 0102 	orr.w	r1, r1, #2
 8003f8e:	6451      	str	r1, [r2, #68]	@ 0x44
 8003f90:	6c52      	ldr	r2, [r2, #68]	@ 0x44
    hdma_tim8_up.Instance = DMA2_Stream1;
 8003f92:	4925      	ldr	r1, [pc, #148]	@ (8004028 <HAL_TIM_Base_MspInit+0x1f8>)
    hdma_tim8_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f94:	60ab      	str	r3, [r5, #8]
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003f96:	f002 0202 	and.w	r2, r2, #2
 8003f9a:	9202      	str	r2, [sp, #8]
    hdma_tim8_up.Init.Channel = DMA_CHANNEL_7;
 8003f9c:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8003fa0:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_tim8_up.Init.MemInc = DMA_MINC_ENABLE;
 8003fa4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    hdma_tim8_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003fa8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    hdma_tim8_up.Init.MemInc = DMA_MINC_ENABLE;
 8003fac:	e9c5 3103 	strd	r3, r1, [r5, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003fb0:	9802      	ldr	r0, [sp, #8]
    hdma_tim8_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003fb2:	616a      	str	r2, [r5, #20]
    hdma_tim8_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003fb4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
    hdma_tim8_up.Init.Priority = DMA_PRIORITY_HIGH;
 8003fb8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    if (HAL_DMA_Init(&hdma_tim8_up) != HAL_OK)
 8003fbc:	4628      	mov	r0, r5
    hdma_tim8_up.Init.Mode = DMA_NORMAL;
 8003fbe:	e9c5 1306 	strd	r1, r3, [r5, #24]
    hdma_tim8_up.Init.Priority = DMA_PRIORITY_HIGH;
 8003fc2:	622a      	str	r2, [r5, #32]
    hdma_tim8_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003fc4:	626b      	str	r3, [r5, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim8_up) != HAL_OK)
 8003fc6:	f000 fd7d 	bl	8004ac4 <HAL_DMA_Init>
 8003fca:	b978      	cbnz	r0, 8003fec <HAL_TIM_Base_MspInit+0x1bc>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim8_up);
 8003fcc:	6225      	str	r5, [r4, #32]
 8003fce:	63ac      	str	r4, [r5, #56]	@ 0x38
}
 8003fd0:	b004      	add	sp, #16
 8003fd2:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003fd4:	f7ff fd02 	bl	80039dc <Error_Handler>
 8003fd8:	e7cd      	b.n	8003f76 <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 8003fda:	f7ff fcff 	bl	80039dc <Error_Handler>
 8003fde:	e7ac      	b.n	8003f3a <HAL_TIM_Base_MspInit+0x10a>
      Error_Handler();
 8003fe0:	f7ff fcfc 	bl	80039dc <Error_Handler>
 8003fe4:	e789      	b.n	8003efa <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 8003fe6:	f7ff fcf9 	bl	80039dc <Error_Handler>
 8003fea:	e768      	b.n	8003ebe <HAL_TIM_Base_MspInit+0x8e>
      Error_Handler();
 8003fec:	f7ff fcf6 	bl	80039dc <Error_Handler>
 8003ff0:	e7ec      	b.n	8003fcc <HAL_TIM_Base_MspInit+0x19c>
 8003ff2:	bf00      	nop
 8003ff4:	40010000 	.word	0x40010000
 8003ff8:	40010400 	.word	0x40010400
 8003ffc:	40014000 	.word	0x40014000
 8004000:	40023800 	.word	0x40023800
 8004004:	20001c28 	.word	0x20001c28
 8004008:	40026488 	.word	0x40026488
 800400c:	20001bc8 	.word	0x20001bc8
 8004010:	40026470 	.word	0x40026470
 8004014:	20001b68 	.word	0x20001b68
 8004018:	40026458 	.word	0x40026458
 800401c:	20001b08 	.word	0x20001b08
 8004020:	400264a0 	.word	0x400264a0
 8004024:	20001aa8 	.word	0x20001aa8
 8004028:	40026428 	.word	0x40026428

0800402c <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM12)
 800402c:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <HAL_TIM_PWM_MspInit+0x2c>)
 800402e:	6802      	ldr	r2, [r0, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d000      	beq.n	8004036 <HAL_TIM_PWM_MspInit+0xa>
 8004034:	4770      	bx	lr
{
 8004036:	b082      	sub	sp, #8
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004038:	f503 3308 	add.w	r3, r3, #139264	@ 0x22000
 800403c:	2200      	movs	r2, #0
 800403e:	9201      	str	r2, [sp, #4]
 8004040:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004042:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004046:	641a      	str	r2, [r3, #64]	@ 0x40
 8004048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	9b01      	ldr	r3, [sp, #4]
}
 8004052:	b002      	add	sp, #8
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	40001800 	.word	0x40001800
 800405c:	00000000 	.word	0x00000000

08004060 <HAL_TIM_MspPostInit>:
{
 8004060:	b500      	push	{lr}
  if(timHandle->Instance==TIM9)
 8004062:	6802      	ldr	r2, [r0, #0]
 8004064:	4924      	ldr	r1, [pc, #144]	@ (80040f8 <HAL_TIM_MspPostInit+0x98>)
{
 8004066:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004068:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM9)
 800406a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800406c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004070:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004074:	9306      	str	r3, [sp, #24]
  if(timHandle->Instance==TIM9)
 8004076:	d005      	beq.n	8004084 <HAL_TIM_MspPostInit+0x24>
  else if(timHandle->Instance==TIM12)
 8004078:	4920      	ldr	r1, [pc, #128]	@ (80040fc <HAL_TIM_MspPostInit+0x9c>)
 800407a:	428a      	cmp	r2, r1
 800407c:	d01a      	beq.n	80040b4 <HAL_TIM_MspPostInit+0x54>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800407e:	b009      	add	sp, #36	@ 0x24
 8004080:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004084:	4a1e      	ldr	r2, [pc, #120]	@ (8004100 <HAL_TIM_MspPostInit+0xa0>)
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800408a:	481e      	ldr	r0, [pc, #120]	@ (8004104 <HAL_TIM_MspPostInit+0xa4>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800408c:	f043 0310 	orr.w	r3, r3, #16
 8004090:	6313      	str	r3, [r2, #48]	@ 0x30
 8004092:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8004094:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 80040e8 <HAL_TIM_MspPostInit+0x88>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004098:	f003 0310 	and.w	r3, r3, #16
 800409c:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800409e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80040a0:	2303      	movs	r3, #3
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 80040a2:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040a6:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80040a8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80040aa:	f000 ff0d 	bl	8004ec8 <HAL_GPIO_Init>
}
 80040ae:	b009      	add	sp, #36	@ 0x24
 80040b0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040b4:	4a12      	ldr	r2, [pc, #72]	@ (8004100 <HAL_TIM_MspPostInit+0xa0>)
 80040b6:	9301      	str	r3, [sp, #4]
 80040b8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040ba:	4813      	ldr	r0, [pc, #76]	@ (8004108 <HAL_TIM_MspPostInit+0xa8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040bc:	f043 0302 	orr.w	r3, r3, #2
 80040c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040c2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 80040c4:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 80040f0 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040ce:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80040d0:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 80040d2:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040d6:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80040d8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040da:	f000 fef5 	bl	8004ec8 <HAL_GPIO_Init>
}
 80040de:	b009      	add	sp, #36	@ 0x24
 80040e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80040e4:	f3af 8000 	nop.w
 80040e8:	00000060 	.word	0x00000060
 80040ec:	00000002 	.word	0x00000002
 80040f0:	0000c000 	.word	0x0000c000
 80040f4:	00000002 	.word	0x00000002
 80040f8:	40014000 	.word	0x40014000
 80040fc:	40001800 	.word	0x40001800
 8004100:	40023800 	.word	0x40023800
 8004104:	40021000 	.word	0x40021000
 8004108:	40020400 	.word	0x40020400
 800410c:	00000000 	.word	0x00000000

08004110 <MX_TIM9_Init>:
{
 8004110:	b500      	push	{lr}
  htim9.Instance = TIM9;
 8004112:	482b      	ldr	r0, [pc, #172]	@ (80041c0 <MX_TIM9_Init+0xb0>)
 8004114:	4a2b      	ldr	r2, [pc, #172]	@ (80041c4 <MX_TIM9_Init+0xb4>)
{
 8004116:	b08d      	sub	sp, #52	@ 0x34
  htim9.Instance = TIM9;
 8004118:	6002      	str	r2, [r0, #0]
  htim9.Init.Prescaler = 167;
 800411a:	22a7      	movs	r2, #167	@ 0xa7
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800411c:	2300      	movs	r3, #0
  htim9.Init.Prescaler = 167;
 800411e:	6042      	str	r2, [r0, #4]
  htim9.Init.Period = 19999;
 8004120:	f644 621f 	movw	r2, #19999	@ 0x4e1f
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004124:	e9cd 3300 	strd	r3, r3, [sp]
 8004128:	e9cd 3302 	strd	r3, r3, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800412c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004130:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004134:	e9cd 3308 	strd	r3, r3, [sp, #32]
  htim9.Init.Period = 19999;
 8004138:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800413c:	930a      	str	r3, [sp, #40]	@ 0x28
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800413e:	6103      	str	r3, [r0, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004140:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8004142:	f001 fb83 	bl	800584c <HAL_TIM_Base_Init>
 8004146:	bb18      	cbnz	r0, 8004190 <MX_TIM9_Init+0x80>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004148:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800414c:	481c      	ldr	r0, [pc, #112]	@ (80041c0 <MX_TIM9_Init+0xb0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800414e:	9300      	str	r3, [sp, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8004150:	4669      	mov	r1, sp
 8004152:	f001 fe19 	bl	8005d88 <HAL_TIM_ConfigClockSource>
 8004156:	bb60      	cbnz	r0, 80041b2 <MX_TIM9_Init+0xa2>
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8004158:	4819      	ldr	r0, [pc, #100]	@ (80041c0 <MX_TIM9_Init+0xb0>)
 800415a:	f001 fc0f 	bl	800597c <HAL_TIM_PWM_Init>
 800415e:	bb28      	cbnz	r0, 80041ac <MX_TIM9_Init+0x9c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004160:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 80041b8 <MX_TIM9_Init+0xa8>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004164:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004166:	4816      	ldr	r0, [pc, #88]	@ (80041c0 <MX_TIM9_Init+0xb0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004168:	9206      	str	r2, [sp, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800416a:	a904      	add	r1, sp, #16
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800416c:	ed8d 7b04 	vstr	d7, [sp, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004170:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004172:	f001 fd03 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8004176:	b9b0      	cbnz	r0, 80041a6 <MX_TIM9_Init+0x96>
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004178:	4811      	ldr	r0, [pc, #68]	@ (80041c0 <MX_TIM9_Init+0xb0>)
 800417a:	2204      	movs	r2, #4
 800417c:	a904      	add	r1, sp, #16
 800417e:	f001 fcfd 	bl	8005b7c <HAL_TIM_PWM_ConfigChannel>
 8004182:	b940      	cbnz	r0, 8004196 <MX_TIM9_Init+0x86>
  HAL_TIM_MspPostInit(&htim9);
 8004184:	480e      	ldr	r0, [pc, #56]	@ (80041c0 <MX_TIM9_Init+0xb0>)
 8004186:	f7ff ff6b 	bl	8004060 <HAL_TIM_MspPostInit>
}
 800418a:	b00d      	add	sp, #52	@ 0x34
 800418c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8004190:	f7ff fc24 	bl	80039dc <Error_Handler>
 8004194:	e7d8      	b.n	8004148 <MX_TIM9_Init+0x38>
    Error_Handler();
 8004196:	f7ff fc21 	bl	80039dc <Error_Handler>
  HAL_TIM_MspPostInit(&htim9);
 800419a:	4809      	ldr	r0, [pc, #36]	@ (80041c0 <MX_TIM9_Init+0xb0>)
 800419c:	f7ff ff60 	bl	8004060 <HAL_TIM_MspPostInit>
}
 80041a0:	b00d      	add	sp, #52	@ 0x34
 80041a2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80041a6:	f7ff fc19 	bl	80039dc <Error_Handler>
 80041aa:	e7e5      	b.n	8004178 <MX_TIM9_Init+0x68>
    Error_Handler();
 80041ac:	f7ff fc16 	bl	80039dc <Error_Handler>
 80041b0:	e7d6      	b.n	8004160 <MX_TIM9_Init+0x50>
    Error_Handler();
 80041b2:	f7ff fc13 	bl	80039dc <Error_Handler>
 80041b6:	e7cf      	b.n	8004158 <MX_TIM9_Init+0x48>
 80041b8:	00000060 	.word	0x00000060
 80041bc:	00000000 	.word	0x00000000
 80041c0:	20001cd0 	.word	0x20001cd0
 80041c4:	40014000 	.word	0x40014000

080041c8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80041c8:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80041ca:	480b      	ldr	r0, [pc, #44]	@ (80041f8 <MX_USART1_UART_Init+0x30>)
 80041cc:	4c0b      	ldr	r4, [pc, #44]	@ (80041fc <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80041ce:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 80041d0:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80041d4:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 80041d6:	e9c0 4100 	strd	r4, r1, [r0]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80041da:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80041de:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041e2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80041e6:	f001 fee3 	bl	8005fb0 <HAL_UART_Init>
 80041ea:	b900      	cbnz	r0, 80041ee <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80041ec:	bd10      	pop	{r4, pc}
 80041ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80041f2:	f7ff bbf3 	b.w	80039dc <Error_Handler>
 80041f6:	bf00      	nop
 80041f8:	20001e68 	.word	0x20001e68
 80041fc:	40011000 	.word	0x40011000

08004200 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004200:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 8004202:	4b38      	ldr	r3, [pc, #224]	@ (80042e4 <HAL_UART_MspInit+0xe4>)
 8004204:	6802      	ldr	r2, [r0, #0]
{
 8004206:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004208:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 800420a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800420c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8004210:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8004214:	9406      	str	r4, [sp, #24]
  if(uartHandle->Instance==USART1)
 8004216:	d001      	beq.n	800421c <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004218:	b008      	add	sp, #32
 800421a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800421c:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8004220:	9400      	str	r4, [sp, #0]
 8004222:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004224:	4e30      	ldr	r6, [pc, #192]	@ (80042e8 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004226:	f042 0210 	orr.w	r2, r2, #16
 800422a:	645a      	str	r2, [r3, #68]	@ 0x44
 800422c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800422e:	f002 0210 	and.w	r2, r2, #16
 8004232:	9200      	str	r2, [sp, #0]
 8004234:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004236:	9401      	str	r4, [sp, #4]
 8004238:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800423a:	f042 0201 	orr.w	r2, r2, #1
 800423e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004248:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800424c:	2302      	movs	r3, #2
 800424e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004252:	4605      	mov	r5, r0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004254:	2203      	movs	r2, #3
 8004256:	2307      	movs	r3, #7
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004258:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800425a:	4824      	ldr	r0, [pc, #144]	@ (80042ec <HAL_UART_MspInit+0xec>)
 800425c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800425e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004262:	f000 fe31 	bl	8004ec8 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004266:	4a22      	ldr	r2, [pc, #136]	@ (80042f0 <HAL_UART_MspInit+0xf0>)
 8004268:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800426c:	e9c6 2300 	strd	r2, r3, [r6]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004270:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004272:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004276:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800427a:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800427e:	e9c6 2404 	strd	r2, r4, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004282:	e9c6 4306 	strd	r4, r3, [r6, #24]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004286:	e9c6 4408 	strd	r4, r4, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800428a:	f000 fc1b 	bl	8004ac4 <HAL_DMA_Init>
 800428e:	bb18      	cbnz	r0, 80042d8 <HAL_UART_MspInit+0xd8>
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004290:	4c18      	ldr	r4, [pc, #96]	@ (80042f4 <HAL_UART_MspInit+0xf4>)
 8004292:	4919      	ldr	r1, [pc, #100]	@ (80042f8 <HAL_UART_MspInit+0xf8>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004294:	63ee      	str	r6, [r5, #60]	@ 0x3c
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004296:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800429a:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800429c:	e9c4 1200 	strd	r1, r2, [r4]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80042a0:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80042a2:	2140      	movs	r1, #64	@ 0x40
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80042a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042a8:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80042ac:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80042b0:	e9c4 3307 	strd	r3, r3, [r4, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80042b4:	63b5      	str	r5, [r6, #56]	@ 0x38
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80042b6:	6122      	str	r2, [r4, #16]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80042b8:	6263      	str	r3, [r4, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80042ba:	f000 fc03 	bl	8004ac4 <HAL_DMA_Init>
 80042be:	b970      	cbnz	r0, 80042de <HAL_UART_MspInit+0xde>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80042c0:	2200      	movs	r2, #0
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80042c2:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80042c4:	4611      	mov	r1, r2
 80042c6:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80042c8:	63a5      	str	r5, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80042ca:	f000 fb97 	bl	80049fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80042ce:	2025      	movs	r0, #37	@ 0x25
 80042d0:	f000 fbd0 	bl	8004a74 <HAL_NVIC_EnableIRQ>
}
 80042d4:	b008      	add	sp, #32
 80042d6:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80042d8:	f7ff fb80 	bl	80039dc <Error_Handler>
 80042dc:	e7d8      	b.n	8004290 <HAL_UART_MspInit+0x90>
      Error_Handler();
 80042de:	f7ff fb7d 	bl	80039dc <Error_Handler>
 80042e2:	e7ed      	b.n	80042c0 <HAL_UART_MspInit+0xc0>
 80042e4:	40011000 	.word	0x40011000
 80042e8:	20001e08 	.word	0x20001e08
 80042ec:	40020000 	.word	0x40020000
 80042f0:	40026440 	.word	0x40026440
 80042f4:	20001da8 	.word	0x20001da8
 80042f8:	400264b8 	.word	0x400264b8

080042fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80042fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004334 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004300:	f7ff fc48 	bl	8003b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004304:	480c      	ldr	r0, [pc, #48]	@ (8004338 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004306:	490d      	ldr	r1, [pc, #52]	@ (800433c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004308:	4a0d      	ldr	r2, [pc, #52]	@ (8004340 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800430a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800430c:	e002      	b.n	8004314 <LoopCopyDataInit>

0800430e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800430e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004312:	3304      	adds	r3, #4

08004314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004318:	d3f9      	bcc.n	800430e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800431a:	4a0a      	ldr	r2, [pc, #40]	@ (8004344 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800431c:	4c0a      	ldr	r4, [pc, #40]	@ (8004348 <LoopFillZerobss+0x22>)
  movs r3, #0
 800431e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004320:	e001      	b.n	8004326 <LoopFillZerobss>

08004322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004324:	3204      	adds	r2, #4

08004326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004328:	d3fb      	bcc.n	8004322 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800432a:	f003 fa95 	bl	8007858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800432e:	f7ff fa31 	bl	8003794 <main>
  bx  lr    
 8004332:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004334:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004338:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800433c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004340:	0800b46c 	.word	0x0800b46c
  ldr r2, =_sbss
 8004344:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004348:	20002000 	.word	0x20002000

0800434c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800434c:	e7fe      	b.n	800434c <CAN1_RX0_IRQHandler>
	...

08004350 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004350:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004352:	4a0e      	ldr	r2, [pc, #56]	@ (800438c <HAL_InitTick+0x3c>)
 8004354:	4b0e      	ldr	r3, [pc, #56]	@ (8004390 <HAL_InitTick+0x40>)
 8004356:	7812      	ldrb	r2, [r2, #0]
{
 8004358:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004360:	fbb3 f3f2 	udiv	r3, r3, r2
 8004364:	fbb0 f0f3 	udiv	r0, r0, r3
 8004368:	f000 fb92 	bl	8004a90 <HAL_SYSTICK_Config>
 800436c:	b908      	cbnz	r0, 8004372 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800436e:	2d0f      	cmp	r5, #15
 8004370:	d901      	bls.n	8004376 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8004372:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8004374:	bd38      	pop	{r3, r4, r5, pc}
 8004376:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004378:	4602      	mov	r2, r0
 800437a:	4629      	mov	r1, r5
 800437c:	f04f 30ff 	mov.w	r0, #4294967295
 8004380:	f000 fb3c 	bl	80049fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004384:	4b03      	ldr	r3, [pc, #12]	@ (8004394 <HAL_InitTick+0x44>)
 8004386:	4620      	mov	r0, r4
 8004388:	601d      	str	r5, [r3, #0]
}
 800438a:	bd38      	pop	{r3, r4, r5, pc}
 800438c:	20000020 	.word	0x20000020
 8004390:	2000001c 	.word	0x2000001c
 8004394:	20000024 	.word	0x20000024

08004398 <HAL_Init>:
{
 8004398:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800439a:	4b0b      	ldr	r3, [pc, #44]	@ (80043c8 <HAL_Init+0x30>)
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043aa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043b2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043b4:	2003      	movs	r0, #3
 80043b6:	f000 fb0f 	bl	80049d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80043ba:	200f      	movs	r0, #15
 80043bc:	f7ff ffc8 	bl	8004350 <HAL_InitTick>
  HAL_MspInit();
 80043c0:	f7ff fb40 	bl	8003a44 <HAL_MspInit>
}
 80043c4:	2000      	movs	r0, #0
 80043c6:	bd08      	pop	{r3, pc}
 80043c8:	40023c00 	.word	0x40023c00

080043cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80043cc:	4a03      	ldr	r2, [pc, #12]	@ (80043dc <HAL_IncTick+0x10>)
 80043ce:	4b04      	ldr	r3, [pc, #16]	@ (80043e0 <HAL_IncTick+0x14>)
 80043d0:	6811      	ldr	r1, [r2, #0]
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	440b      	add	r3, r1
 80043d6:	6013      	str	r3, [r2, #0]
}
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	20001eb0 	.word	0x20001eb0
 80043e0:	20000020 	.word	0x20000020

080043e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80043e4:	4b01      	ldr	r3, [pc, #4]	@ (80043ec <HAL_GetTick+0x8>)
 80043e6:	6818      	ldr	r0, [r3, #0]
}
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	20001eb0 	.word	0x20001eb0

080043f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043f0:	b538      	push	{r3, r4, r5, lr}
 80043f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80043f4:	f7ff fff6 	bl	80043e4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043f8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80043fa:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80043fc:	d002      	beq.n	8004404 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80043fe:	4b04      	ldr	r3, [pc, #16]	@ (8004410 <HAL_Delay+0x20>)
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004404:	f7ff ffee 	bl	80043e4 <HAL_GetTick>
 8004408:	1b40      	subs	r0, r0, r5
 800440a:	42a0      	cmp	r0, r4
 800440c:	d3fa      	bcc.n	8004404 <HAL_Delay+0x14>
  {
  }
}
 800440e:	bd38      	pop	{r3, r4, r5, pc}
 8004410:	20000020 	.word	0x20000020

08004414 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;

  /* Check ADC handle */
  if (hadc == NULL)
 8004414:	2800      	cmp	r0, #0
 8004416:	f000 809e 	beq.w	8004556 <HAL_ADC_Init+0x142>
{
 800441a:	b538      	push	{r3, r4, r5, lr}
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800441c:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800441e:	4604      	mov	r4, r0
 8004420:	b13d      	cbz	r5, 8004432 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004422:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004424:	06db      	lsls	r3, r3, #27
 8004426:	d50c      	bpl.n	8004442 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004428:	2300      	movs	r3, #0
 800442a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    tmp_hal_status = HAL_ERROR;
 800442e:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8004430:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8004432:	f7fc fe3f 	bl	80010b4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004436:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004438:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 800443a:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800443e:	06db      	lsls	r3, r3, #27
 8004440:	d4f2      	bmi.n	8004428 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8004442:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004444:	4a47      	ldr	r2, [pc, #284]	@ (8004564 <HAL_ADC_Init+0x150>)
    ADC_STATE_CLR_SET(hadc->State,
 8004446:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800444a:	f023 0302 	bic.w	r3, r3, #2
 800444e:	f043 0302 	orr.w	r3, r3, #2
 8004452:	6423      	str	r3, [r4, #64]	@ 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004454:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004456:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004458:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 800445c:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800445e:	6851      	ldr	r1, [r2, #4]
 8004460:	6860      	ldr	r0, [r4, #4]
 8004462:	4301      	orrs	r1, r0
 8004464:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004466:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004468:	6920      	ldr	r0, [r4, #16]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800446a:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800446c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004470:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004478:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800447a:	685a      	ldr	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800447c:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800447e:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004482:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	430a      	orrs	r2, r1
 8004488:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800448a:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800448c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800448e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004492:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	4302      	orrs	r2, r0
 8004498:	609a      	str	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800449a:	4a33      	ldr	r2, [pc, #204]	@ (8004568 <HAL_ADC_Init+0x154>)
 800449c:	4291      	cmp	r1, r2
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800449e:	689a      	ldr	r2, [r3, #8]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80044a0:	d051      	beq.n	8004546 <HAL_ADC_Init+0x132>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80044a2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80044a6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80044a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	4311      	orrs	r1, r2
 80044ae:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80044b0:	689a      	ldr	r2, [r3, #8]
 80044b2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80044b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80044b8:	689a      	ldr	r2, [r3, #8]
 80044ba:	4302      	orrs	r2, r0
 80044bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80044be:	689a      	ldr	r2, [r3, #8]
 80044c0:	f022 0202 	bic.w	r2, r2, #2
 80044c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80044c6:	689a      	ldr	r2, [r3, #8]
 80044c8:	7e21      	ldrb	r1, [r4, #24]
 80044ca:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80044ce:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80044d0:	f894 2020 	ldrb.w	r2, [r4, #32]
 80044d4:	2a00      	cmp	r2, #0
 80044d6:	d040      	beq.n	800455a <HAL_ADC_Init+0x146>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80044d8:	685a      	ldr	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80044da:	6a61      	ldr	r1, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80044dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044e0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80044e8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	3901      	subs	r1, #1
 80044ee:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80044f2:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80044f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80044f6:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80044f8:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80044fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80044fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004500:	3901      	subs	r1, #1
 8004502:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8004506:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004508:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800450a:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800450c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004510:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8004518:	ea42 2240 	orr.w	r2, r2, r0, lsl #9
 800451c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800451e:	689a      	ldr	r2, [r3, #8]
 8004520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004524:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004526:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8004528:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800452a:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 800452e:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8004530:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8004532:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004534:	f023 0303 	bic.w	r3, r3, #3
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 800453e:	2300      	movs	r3, #0
 8004540:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004544:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004546:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800454a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004552:	609a      	str	r2, [r3, #8]
 8004554:	e7b3      	b.n	80044be <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8004556:	2001      	movs	r0, #1
}
 8004558:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004560:	605a      	str	r2, [r3, #4]
 8004562:	e7c7      	b.n	80044f4 <HAL_ADC_Init+0xe0>
 8004564:	40012300 	.word	0x40012300
 8004568:	0f000001 	.word	0x0f000001

0800456c <HAL_ADC_Start_DMA>:
{
 800456c:	b570      	push	{r4, r5, r6, lr}
 800456e:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8004570:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
{
 8004574:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8004576:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 8004578:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0U;
 800457a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800457c:	f000 808d 	beq.w	800469a <HAL_ADC_Start_DMA+0x12e>
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004580:	682e      	ldr	r6, [r5, #0]
 8004582:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 8004584:	2201      	movs	r2, #1
 8004586:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800458a:	68b2      	ldr	r2, [r6, #8]
 800458c:	07d4      	lsls	r4, r2, #31
 800458e:	d414      	bmi.n	80045ba <HAL_ADC_Start_DMA+0x4e>
    __HAL_ADC_ENABLE(hadc);
 8004590:	68b2      	ldr	r2, [r6, #8]
 8004592:	f042 0201 	orr.w	r2, r2, #1
 8004596:	60b2      	str	r2, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004598:	4a43      	ldr	r2, [pc, #268]	@ (80046a8 <HAL_ADC_Start_DMA+0x13c>)
 800459a:	6810      	ldr	r0, [r2, #0]
 800459c:	4a43      	ldr	r2, [pc, #268]	@ (80046ac <HAL_ADC_Start_DMA+0x140>)
 800459e:	fba2 2000 	umull	r2, r0, r2, r0
 80045a2:	0c80      	lsrs	r0, r0, #18
 80045a4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80045a8:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 80045aa:	9a01      	ldr	r2, [sp, #4]
 80045ac:	b12a      	cbz	r2, 80045ba <HAL_ADC_Start_DMA+0x4e>
      counter--;
 80045ae:	9c01      	ldr	r4, [sp, #4]
 80045b0:	3c01      	subs	r4, #1
 80045b2:	9401      	str	r4, [sp, #4]
    while (counter != 0U)
 80045b4:	9801      	ldr	r0, [sp, #4]
 80045b6:	2800      	cmp	r0, #0
 80045b8:	d1f9      	bne.n	80045ae <HAL_ADC_Start_DMA+0x42>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80045ba:	68b2      	ldr	r2, [r6, #8]
 80045bc:	05d0      	lsls	r0, r2, #23
 80045be:	d503      	bpl.n	80045c8 <HAL_ADC_Start_DMA+0x5c>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80045c0:	68b2      	ldr	r2, [r6, #8]
 80045c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80045c6:	60b2      	str	r2, [r6, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80045c8:	68b0      	ldr	r0, [r6, #8]
 80045ca:	f010 0001 	ands.w	r0, r0, #1
 80045ce:	d04d      	beq.n	800466c <HAL_ADC_Start_DMA+0x100>
    ADC_STATE_CLR_SET(hadc->State,
 80045d0:	6c28      	ldr	r0, [r5, #64]	@ 0x40
 80045d2:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 80045d6:	f020 0001 	bic.w	r0, r0, #1
 80045da:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 80045de:	6428      	str	r0, [r5, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80045e0:	6872      	ldr	r2, [r6, #4]
 80045e2:	0552      	lsls	r2, r2, #21
 80045e4:	d505      	bpl.n	80045f2 <HAL_ADC_Start_DMA+0x86>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80045e6:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80045e8:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80045ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045f0:	642a      	str	r2, [r5, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045f2:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80045f4:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045f6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80045fa:	bf1c      	itt	ne
 80045fc:	6c6a      	ldrne	r2, [r5, #68]	@ 0x44
 80045fe:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8004602:	646a      	str	r2, [r5, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 8004604:	2200      	movs	r2, #0
 8004606:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800460a:	460a      	mov	r2, r1
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800460c:	4928      	ldr	r1, [pc, #160]	@ (80046b0 <HAL_ADC_Start_DMA+0x144>)
 800460e:	63c1      	str	r1, [r0, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004610:	4928      	ldr	r1, [pc, #160]	@ (80046b4 <HAL_ADC_Start_DMA+0x148>)
 8004612:	6401      	str	r1, [r0, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004614:	4928      	ldr	r1, [pc, #160]	@ (80046b8 <HAL_ADC_Start_DMA+0x14c>)
 8004616:	64c1      	str	r1, [r0, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004618:	f06f 0122 	mvn.w	r1, #34	@ 0x22
 800461c:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800461e:	6871      	ldr	r1, [r6, #4]
 8004620:	f041 6180 	orr.w	r1, r1, #67108864	@ 0x4000000
 8004624:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004626:	68b1      	ldr	r1, [r6, #8]
 8004628:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800462c:	60b1      	str	r1, [r6, #8]
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800462e:	f106 014c 	add.w	r1, r6, #76	@ 0x4c
 8004632:	f000 fadb 	bl	8004bec <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004636:	4b21      	ldr	r3, [pc, #132]	@ (80046bc <HAL_ADC_Start_DMA+0x150>)
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	06d4      	lsls	r4, r2, #27
 800463c:	d120      	bne.n	8004680 <HAL_ADC_Start_DMA+0x114>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800463e:	682a      	ldr	r2, [r5, #0]
 8004640:	491f      	ldr	r1, [pc, #124]	@ (80046c0 <HAL_ADC_Start_DMA+0x154>)
 8004642:	428a      	cmp	r2, r1
 8004644:	d009      	beq.n	800465a <HAL_ADC_Start_DMA+0xee>
 8004646:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 800464a:	428a      	cmp	r2, r1
 800464c:	d028      	beq.n	80046a0 <HAL_ADC_Start_DMA+0x134>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800464e:	491d      	ldr	r1, [pc, #116]	@ (80046c4 <HAL_ADC_Start_DMA+0x158>)
 8004650:	428a      	cmp	r2, r1
 8004652:	d113      	bne.n	800467c <HAL_ADC_Start_DMA+0x110>
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	06db      	lsls	r3, r3, #27
 8004658:	d410      	bmi.n	800467c <HAL_ADC_Start_DMA+0x110>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800465a:	6893      	ldr	r3, [r2, #8]
 800465c:	f013 5f40 	tst.w	r3, #805306368	@ 0x30000000
 8004660:	d10c      	bne.n	800467c <HAL_ADC_Start_DMA+0x110>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004662:	6893      	ldr	r3, [r2, #8]
 8004664:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004668:	6093      	str	r3, [r2, #8]
 800466a:	e007      	b.n	800467c <HAL_ADC_Start_DMA+0x110>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800466c:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 800466e:	f043 0310 	orr.w	r3, r3, #16
 8004672:	642b      	str	r3, [r5, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004674:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8004676:	f043 0301 	orr.w	r3, r3, #1
 800467a:	646b      	str	r3, [r5, #68]	@ 0x44
}
 800467c:	b002      	add	sp, #8
 800467e:	bd70      	pop	{r4, r5, r6, pc}
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004680:	4a0f      	ldr	r2, [pc, #60]	@ (80046c0 <HAL_ADC_Start_DMA+0x154>)
 8004682:	682b      	ldr	r3, [r5, #0]
 8004684:	4293      	cmp	r3, r2
 8004686:	d1f9      	bne.n	800467c <HAL_ADC_Start_DMA+0x110>
 8004688:	689a      	ldr	r2, [r3, #8]
 800468a:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 800468e:	d1f5      	bne.n	800467c <HAL_ADC_Start_DMA+0x110>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004690:	689a      	ldr	r2, [r3, #8]
 8004692:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004696:	609a      	str	r2, [r3, #8]
 8004698:	e7f0      	b.n	800467c <HAL_ADC_Start_DMA+0x110>
  __HAL_LOCK(hadc);
 800469a:	2002      	movs	r0, #2
}
 800469c:	b002      	add	sp, #8
 800469e:	bd70      	pop	{r4, r5, r6, pc}
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	06d9      	lsls	r1, r3, #27
 80046a4:	d0d9      	beq.n	800465a <HAL_ADC_Start_DMA+0xee>
 80046a6:	e7e9      	b.n	800467c <HAL_ADC_Start_DMA+0x110>
 80046a8:	2000001c 	.word	0x2000001c
 80046ac:	431bde83 	.word	0x431bde83
 80046b0:	08004819 	.word	0x08004819
 80046b4:	080046cd 	.word	0x080046cd
 80046b8:	08004801 	.word	0x08004801
 80046bc:	40012300 	.word	0x40012300
 80046c0:	40012000 	.word	0x40012000
 80046c4:	40012200 	.word	0x40012200

080046c8 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop

080046cc <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80046cc:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80046ce:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80046d0:	f7ff fffa 	bl	80046c8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80046d4:	bd08      	pop	{r3, pc}
 80046d6:	bf00      	nop

080046d8 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop

080046dc <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop

080046e0 <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 80046e0:	6803      	ldr	r3, [r0, #0]
{
 80046e2:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 80046e4:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80046e6:	685e      	ldr	r6, [r3, #4]
  if (tmp1 && tmp2)
 80046e8:	07aa      	lsls	r2, r5, #30
{
 80046ea:	4604      	mov	r4, r0
  if (tmp1 && tmp2)
 80046ec:	d501      	bpl.n	80046f2 <HAL_ADC_IRQHandler+0x12>
 80046ee:	06b0      	lsls	r0, r6, #26
 80046f0:	d44d      	bmi.n	800478e <HAL_ADC_IRQHandler+0xae>
  if (tmp1 && tmp2)
 80046f2:	0769      	lsls	r1, r5, #29
 80046f4:	d501      	bpl.n	80046fa <HAL_ADC_IRQHandler+0x1a>
 80046f6:	0632      	lsls	r2, r6, #24
 80046f8:	d417      	bmi.n	800472a <HAL_ADC_IRQHandler+0x4a>
  if (tmp1 && tmp2)
 80046fa:	07e9      	lsls	r1, r5, #31
 80046fc:	d501      	bpl.n	8004702 <HAL_ADC_IRQHandler+0x22>
 80046fe:	0672      	lsls	r2, r6, #25
 8004700:	d404      	bmi.n	800470c <HAL_ADC_IRQHandler+0x2c>
  if (tmp1 && tmp2)
 8004702:	06a9      	lsls	r1, r5, #26
 8004704:	d501      	bpl.n	800470a <HAL_ADC_IRQHandler+0x2a>
 8004706:	0172      	lsls	r2, r6, #5
 8004708:	d469      	bmi.n	80047de <HAL_ADC_IRQHandler+0xfe>
}
 800470a:	bd70      	pop	{r4, r5, r6, pc}
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	07d0      	lsls	r0, r2, #31
 8004710:	d5f7      	bpl.n	8004702 <HAL_ADC_IRQHandler+0x22>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004712:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004714:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004718:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800471a:	4620      	mov	r0, r4
 800471c:	f7ff ffdc 	bl	80046d8 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004720:	6823      	ldr	r3, [r4, #0]
 8004722:	f06f 0201 	mvn.w	r2, #1
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	e7eb      	b.n	8004702 <HAL_ADC_IRQHandler+0x22>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800472a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800472c:	06d0      	lsls	r0, r2, #27
 800472e:	d403      	bmi.n	8004738 <HAL_ADC_IRQHandler+0x58>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004730:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004732:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004736:	6422      	str	r2, [r4, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004738:	689a      	ldr	r2, [r3, #8]
 800473a:	f412 1f40 	tst.w	r2, #3145728	@ 0x300000
 800473e:	d11e      	bne.n	800477e <HAL_ADC_IRQHandler+0x9e>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004740:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004742:	f412 1f40 	tst.w	r2, #3145728	@ 0x300000
 8004746:	d002      	beq.n	800474e <HAL_ADC_IRQHandler+0x6e>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004748:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800474a:	0551      	lsls	r1, r2, #21
 800474c:	d417      	bmi.n	800477e <HAL_ADC_IRQHandler+0x9e>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800474e:	685a      	ldr	r2, [r3, #4]
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004750:	0552      	lsls	r2, r2, #21
 8004752:	d414      	bmi.n	800477e <HAL_ADC_IRQHandler+0x9e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004754:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004756:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 800475a:	d110      	bne.n	800477e <HAL_ADC_IRQHandler+0x9e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800475c:	7e22      	ldrb	r2, [r4, #24]
 800475e:	b972      	cbnz	r2, 800477e <HAL_ADC_IRQHandler+0x9e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004766:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004768:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800476a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800476e:	6423      	str	r3, [r4, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004770:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004772:	05d8      	lsls	r0, r3, #23
 8004774:	d403      	bmi.n	800477e <HAL_ADC_IRQHandler+0x9e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004776:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004778:	f043 0301 	orr.w	r3, r3, #1
 800477c:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800477e:	4620      	mov	r0, r4
 8004780:	f000 f928 	bl	80049d4 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004784:	6823      	ldr	r3, [r4, #0]
 8004786:	f06f 020c 	mvn.w	r2, #12
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	e7b5      	b.n	80046fa <HAL_ADC_IRQHandler+0x1a>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800478e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004790:	06d1      	lsls	r1, r2, #27
 8004792:	d403      	bmi.n	800479c <HAL_ADC_IRQHandler+0xbc>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004794:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004796:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800479a:	6422      	str	r2, [r4, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800479c:	689a      	ldr	r2, [r3, #8]
 800479e:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 80047a2:	d114      	bne.n	80047ce <HAL_ADC_IRQHandler+0xee>
 80047a4:	7e22      	ldrb	r2, [r4, #24]
 80047a6:	b992      	cbnz	r2, 80047ce <HAL_ADC_IRQHandler+0xee>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80047a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047aa:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 80047ae:	d123      	bne.n	80047f8 <HAL_ADC_IRQHandler+0x118>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	f022 0220 	bic.w	r2, r2, #32
 80047b6:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80047b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047be:	6423      	str	r3, [r4, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047c2:	04d8      	lsls	r0, r3, #19
 80047c4:	d403      	bmi.n	80047ce <HAL_ADC_IRQHandler+0xee>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80047c8:	f043 0301 	orr.w	r3, r3, #1
 80047cc:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80047ce:	4620      	mov	r0, r4
 80047d0:	f7ff f8f6 	bl	80039c0 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80047d4:	6823      	ldr	r3, [r4, #0]
 80047d6:	f06f 0212 	mvn.w	r2, #18
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	e789      	b.n	80046f2 <HAL_ADC_IRQHandler+0x12>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80047de:	6c62      	ldr	r2, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047e0:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80047e4:	f042 0202 	orr.w	r2, r2, #2
 80047e8:	6462      	str	r2, [r4, #68]	@ 0x44
    HAL_ADC_ErrorCallback(hadc);
 80047ea:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047ec:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 80047ee:	f7ff ff75 	bl	80046dc <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047f2:	6823      	ldr	r3, [r4, #0]
 80047f4:	601d      	str	r5, [r3, #0]
}
 80047f6:	bd70      	pop	{r4, r5, r6, pc}
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80047f8:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80047fa:	0552      	lsls	r2, r2, #21
 80047fc:	d4e7      	bmi.n	80047ce <HAL_ADC_IRQHandler+0xee>
 80047fe:	e7d7      	b.n	80047b0 <HAL_ADC_IRQHandler+0xd0>

08004800 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004800:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8004802:	b508      	push	{r3, lr}
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8004804:	2340      	movs	r3, #64	@ 0x40
 8004806:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004808:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800480a:	f043 0304 	orr.w	r3, r3, #4
 800480e:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004810:	f7ff ff64 	bl	80046dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004814:	bd08      	pop	{r3, pc}
 8004816:	bf00      	nop

08004818 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004818:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800481a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800481c:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8004820:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004824:	d123      	bne.n	800486e <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004826:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800482a:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800482c:	641a      	str	r2, [r3, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800482e:	688a      	ldr	r2, [r1, #8]
 8004830:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8004834:	d117      	bne.n	8004866 <ADC_DMAConvCplt+0x4e>
 8004836:	7e1a      	ldrb	r2, [r3, #24]
 8004838:	b9aa      	cbnz	r2, 8004866 <ADC_DMAConvCplt+0x4e>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800483a:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800483c:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8004840:	d002      	beq.n	8004848 <ADC_DMAConvCplt+0x30>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004842:	688a      	ldr	r2, [r1, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004844:	0550      	lsls	r0, r2, #21
 8004846:	d40e      	bmi.n	8004866 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004848:	684a      	ldr	r2, [r1, #4]
 800484a:	f022 0220 	bic.w	r2, r2, #32
 800484e:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004850:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004852:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004856:	641a      	str	r2, [r3, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004858:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800485a:	04d1      	lsls	r1, r2, #19
 800485c:	d403      	bmi.n	8004866 <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800485e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004860:	f042 0201 	orr.w	r2, r2, #1
 8004864:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8004866:	4618      	mov	r0, r3
 8004868:	f7ff f8aa 	bl	80039c0 <HAL_ADC_ConvCpltCallback>
}
 800486c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800486e:	06d2      	lsls	r2, r2, #27
 8004870:	d404      	bmi.n	800487c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8004874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800487a:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 800487c:	4618      	mov	r0, r3
 800487e:	f7ff ff2d 	bl	80046dc <HAL_ADC_ErrorCallback>
}
 8004882:	bd10      	pop	{r4, pc}

08004884 <HAL_ADC_ConfigChannel>:
{
 8004884:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8004886:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
{
 800488a:	b082      	sub	sp, #8
 800488c:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 800488e:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8004890:	f04f 0000 	mov.w	r0, #0
 8004894:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8004896:	f000 8093 	beq.w	80049c0 <HAL_ADC_ConfigChannel+0x13c>
 800489a:	2301      	movs	r3, #1
 800489c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 80048a0:	680d      	ldr	r5, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80048a2:	6813      	ldr	r3, [r2, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80048a4:	688c      	ldr	r4, [r1, #8]
  if (sConfig->Channel > ADC_CHANNEL_9)
 80048a6:	2d09      	cmp	r5, #9
 80048a8:	b2a8      	uxth	r0, r5
 80048aa:	d828      	bhi.n	80048fe <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80048ac:	691e      	ldr	r6, [r3, #16]
 80048ae:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 80048b2:	f04f 0c07 	mov.w	ip, #7
 80048b6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80048ba:	ea26 060c 	bic.w	r6, r6, ip
 80048be:	611e      	str	r6, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80048c0:	691e      	ldr	r6, [r3, #16]
 80048c2:	fa04 f40e 	lsl.w	r4, r4, lr
 80048c6:	4334      	orrs	r4, r6
 80048c8:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7U)
 80048ca:	684c      	ldr	r4, [r1, #4]
 80048cc:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048ce:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 80048d2:	d82a      	bhi.n	800492a <HAL_ADC_ConfigChannel+0xa6>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048d4:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 80048d6:	3905      	subs	r1, #5
 80048d8:	f04f 0c1f 	mov.w	ip, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048dc:	4088      	lsls	r0, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048de:	fa0c f101 	lsl.w	r1, ip, r1
 80048e2:	ea24 0101 	bic.w	r1, r4, r1
 80048e6:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048e8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80048ea:	4308      	orrs	r0, r1
 80048ec:	6358      	str	r0, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80048ee:	4936      	ldr	r1, [pc, #216]	@ (80049c8 <HAL_ADC_ConfigChannel+0x144>)
 80048f0:	428b      	cmp	r3, r1
 80048f2:	d02b      	beq.n	800494c <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 80048f4:	2000      	movs	r0, #0
 80048f6:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 80048fa:	b002      	add	sp, #8
 80048fc:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80048fe:	eb00 0c40 	add.w	ip, r0, r0, lsl #1
 8004902:	68de      	ldr	r6, [r3, #12]
 8004904:	f1ac 0c1e 	sub.w	ip, ip, #30
 8004908:	f04f 0e07 	mov.w	lr, #7
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800490c:	fa04 f40c 	lsl.w	r4, r4, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004910:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004914:	ea26 060c 	bic.w	r6, r6, ip
 8004918:	60de      	str	r6, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800491a:	68de      	ldr	r6, [r3, #12]
 800491c:	4334      	orrs	r4, r6
 800491e:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7U)
 8004920:	684c      	ldr	r4, [r1, #4]
 8004922:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004924:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7U)
 8004928:	d9d4      	bls.n	80048d4 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 800492a:	2c0c      	cmp	r4, #12
 800492c:	d834      	bhi.n	8004998 <HAL_ADC_ConfigChannel+0x114>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800492e:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8004930:	3923      	subs	r1, #35	@ 0x23
 8004932:	261f      	movs	r6, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004934:	4088      	lsls	r0, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004936:	fa06 f101 	lsl.w	r1, r6, r1
 800493a:	ea24 0101 	bic.w	r1, r4, r1
 800493e:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004940:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004942:	4308      	orrs	r0, r1
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004944:	4920      	ldr	r1, [pc, #128]	@ (80049c8 <HAL_ADC_ConfigChannel+0x144>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004946:	6318      	str	r0, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004948:	428b      	cmp	r3, r1
 800494a:	d1d3      	bne.n	80048f4 <HAL_ADC_ConfigChannel+0x70>
 800494c:	2d12      	cmp	r5, #18
 800494e:	d030      	beq.n	80049b2 <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004950:	f1a5 0310 	sub.w	r3, r5, #16
 8004954:	2b01      	cmp	r3, #1
 8004956:	d8cd      	bhi.n	80048f4 <HAL_ADC_ConfigChannel+0x70>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004958:	491c      	ldr	r1, [pc, #112]	@ (80049cc <HAL_ADC_ConfigChannel+0x148>)
 800495a:	684b      	ldr	r3, [r1, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800495c:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800495e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004962:	604b      	str	r3, [r1, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004964:	d1c6      	bne.n	80048f4 <HAL_ADC_ConfigChannel+0x70>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004966:	4b1a      	ldr	r3, [pc, #104]	@ (80049d0 <HAL_ADC_ConfigChannel+0x14c>)
 8004968:	f101 7146 	add.w	r1, r1, #51904512	@ 0x3180000
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f501 312e 	add.w	r1, r1, #178176	@ 0x2b800
 8004972:	f201 3183 	addw	r1, r1, #899	@ 0x383
 8004976:	fba1 1303 	umull	r1, r3, r1, r3
 800497a:	0c9b      	lsrs	r3, r3, #18
 800497c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8004984:	9b01      	ldr	r3, [sp, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0b4      	beq.n	80048f4 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 800498a:	9b01      	ldr	r3, [sp, #4]
 800498c:	3b01      	subs	r3, #1
 800498e:	9301      	str	r3, [sp, #4]
      while (counter != 0U)
 8004990:	9b01      	ldr	r3, [sp, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1f9      	bne.n	800498a <HAL_ADC_ConfigChannel+0x106>
 8004996:	e7ad      	b.n	80048f4 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004998:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 800499a:	3941      	subs	r1, #65	@ 0x41
 800499c:	261f      	movs	r6, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800499e:	4088      	lsls	r0, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80049a0:	fa06 f101 	lsl.w	r1, r6, r1
 80049a4:	ea24 0101 	bic.w	r1, r4, r1
 80049a8:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80049aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80049ac:	4308      	orrs	r0, r1
 80049ae:	62d8      	str	r0, [r3, #44]	@ 0x2c
 80049b0:	e79d      	b.n	80048ee <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80049b2:	f8d1 3304 	ldr.w	r3, [r1, #772]	@ 0x304
 80049b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80049ba:	f8c1 3304 	str.w	r3, [r1, #772]	@ 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049be:	e799      	b.n	80048f4 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80049c0:	2002      	movs	r0, #2
}
 80049c2:	b002      	add	sp, #8
 80049c4:	bd70      	pop	{r4, r5, r6, pc}
 80049c6:	bf00      	nop
 80049c8:	40012000 	.word	0x40012000
 80049cc:	40012300 	.word	0x40012300
 80049d0:	2000001c 	.word	0x2000001c

080049d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop

080049d8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049d8:	4907      	ldr	r1, [pc, #28]	@ (80049f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80049da:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049dc:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049de:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049e2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049e6:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049e8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049ea:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80049ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80049f2:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	e000ed00 	.word	0xe000ed00

080049fc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049fc:	4b1b      	ldr	r3, [pc, #108]	@ (8004a6c <HAL_NVIC_SetPriority+0x70>)
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a04:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a06:	f1c3 0e07 	rsb	lr, r3, #7
 8004a0a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a0e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a12:	bf28      	it	cs
 8004a14:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a18:	f1bc 0f06 	cmp.w	ip, #6
 8004a1c:	d91c      	bls.n	8004a58 <HAL_NVIC_SetPriority+0x5c>
 8004a1e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a22:	f04f 33ff 	mov.w	r3, #4294967295
 8004a26:	fa03 f30c 	lsl.w	r3, r3, ip
 8004a2a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a32:	fa03 f30e 	lsl.w	r3, r3, lr
 8004a36:	ea21 0303 	bic.w	r3, r1, r3
 8004a3a:	fa03 f30c 	lsl.w	r3, r3, ip
 8004a3e:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a40:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8004a42:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a44:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8004a46:	db0a      	blt.n	8004a5e <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a48:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8004a4c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004a50:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004a54:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a58:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a5a:	4694      	mov	ip, r2
 8004a5c:	e7e7      	b.n	8004a2e <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a5e:	4a04      	ldr	r2, [pc, #16]	@ (8004a70 <HAL_NVIC_SetPriority+0x74>)
 8004a60:	f000 000f 	and.w	r0, r0, #15
 8004a64:	4402      	add	r2, r0
 8004a66:	7613      	strb	r3, [r2, #24]
 8004a68:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a6c:	e000ed00 	.word	0xe000ed00
 8004a70:	e000ecfc 	.word	0xe000ecfc

08004a74 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004a74:	2800      	cmp	r0, #0
 8004a76:	db07      	blt.n	8004a88 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a78:	4a04      	ldr	r2, [pc, #16]	@ (8004a8c <HAL_NVIC_EnableIRQ+0x18>)
 8004a7a:	0941      	lsrs	r1, r0, #5
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f000 001f 	and.w	r0, r0, #31
 8004a82:	4083      	lsls	r3, r0
 8004a84:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	e000e100 	.word	0xe000e100

08004a90 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a90:	3801      	subs	r0, #1
 8004a92:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004a96:	d301      	bcc.n	8004a9c <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a98:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004a9a:	4770      	bx	lr
{
 8004a9c:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a9e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa2:	4c07      	ldr	r4, [pc, #28]	@ (8004ac0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004aa4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa6:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8004aaa:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004aae:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ab0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ab2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ab4:	619a      	str	r2, [r3, #24]
}
 8004ab6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004aba:	6119      	str	r1, [r3, #16]
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	e000ed00 	.word	0xe000ed00

08004ac4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b538      	push	{r3, r4, r5, lr}
 8004ac6:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8004ac8:	f7ff fc8c 	bl	80043e4 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004acc:	2c00      	cmp	r4, #0
 8004ace:	d06d      	beq.n	8004bac <HAL_DMA_Init+0xe8>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004ad0:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8004ad2:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ad4:	2102      	movs	r1, #2
 8004ad6:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8004ada:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	f022 0201 	bic.w	r2, r2, #1
 8004ae4:	4605      	mov	r5, r0
 8004ae6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ae8:	e005      	b.n	8004af6 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004aea:	f7ff fc7b 	bl	80043e4 <HAL_GetTick>
 8004aee:	1b43      	subs	r3, r0, r5
 8004af0:	2b05      	cmp	r3, #5
 8004af2:	d837      	bhi.n	8004b64 <HAL_DMA_Init+0xa0>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004af4:	6823      	ldr	r3, [r4, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	07d1      	lsls	r1, r2, #31
 8004afa:	d4f6      	bmi.n	8004aea <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004afc:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8004b00:	68e1      	ldr	r1, [r4, #12]
 8004b02:	4302      	orrs	r2, r0
 8004b04:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b06:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b0a:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b0c:	432a      	orrs	r2, r5
 8004b0e:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b10:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8004b12:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b14:	4302      	orrs	r2, r0
 8004b16:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b18:	4931      	ldr	r1, [pc, #196]	@ (8004be0 <HAL_DMA_Init+0x11c>)
 8004b1a:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b1c:	6a25      	ldr	r5, [r4, #32]
 8004b1e:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b20:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b22:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004b24:	2904      	cmp	r1, #4
 8004b26:	d024      	beq.n	8004b72 <HAL_DMA_Init+0xae>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b28:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b2a:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b2c:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b30:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b32:	b2d8      	uxtb	r0, r3
 8004b34:	4a2b      	ldr	r2, [pc, #172]	@ (8004be4 <HAL_DMA_Init+0x120>)
  hdma->Instance->FCR = tmp;
 8004b36:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b38:	3810      	subs	r0, #16
 8004b3a:	fba2 5200 	umull	r5, r2, r2, r0
 8004b3e:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b40:	4929      	ldr	r1, [pc, #164]	@ (8004be8 <HAL_DMA_Init+0x124>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b42:	f36f 0309 	bfc	r3, #0, #10
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b46:	5c89      	ldrb	r1, [r1, r2]
 8004b48:	65e1      	str	r1, [r4, #92]	@ 0x5c
  if (stream_number > 3U)
 8004b4a:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b4c:	bf88      	it	hi
 8004b4e:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b50:	223f      	movs	r2, #63	@ 0x3f
 8004b52:	408a      	lsls	r2, r1
 8004b54:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b56:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b58:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 8004b5a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b5c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8004b5e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8004b62:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b66:	2220      	movs	r2, #32
 8004b68:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b6a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 8004b6e:	4618      	mov	r0, r3
}
 8004b70:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b72:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8004b76:	4329      	orrs	r1, r5
 8004b78:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 8004b7a:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8004b7c:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8004b7e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b80:	f021 0107 	bic.w	r1, r1, #7
 8004b84:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8004b86:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004b8a:	2d00      	cmp	r5, #0
 8004b8c:	d0d1      	beq.n	8004b32 <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b8e:	b178      	cbz	r0, 8004bb0 <HAL_DMA_Init+0xec>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b90:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8004b94:	d016      	beq.n	8004bc4 <HAL_DMA_Init+0x100>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b96:	2a02      	cmp	r2, #2
 8004b98:	d903      	bls.n	8004ba2 <HAL_DMA_Init+0xde>
 8004b9a:	2a03      	cmp	r2, #3
 8004b9c:	d1c9      	bne.n	8004b32 <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b9e:	01ea      	lsls	r2, r5, #7
 8004ba0:	d5c7      	bpl.n	8004b32 <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ba2:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8004ba4:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ba6:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8004ba8:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8004bac:	2001      	movs	r0, #1
}
 8004bae:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8004bb0:	2a01      	cmp	r2, #1
 8004bb2:	d003      	beq.n	8004bbc <HAL_DMA_Init+0xf8>
 8004bb4:	f032 0202 	bics.w	r2, r2, #2
 8004bb8:	d1bb      	bne.n	8004b32 <HAL_DMA_Init+0x6e>
 8004bba:	e7f0      	b.n	8004b9e <HAL_DMA_Init+0xda>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bbc:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8004bc0:	d1b7      	bne.n	8004b32 <HAL_DMA_Init+0x6e>
 8004bc2:	e7ee      	b.n	8004ba2 <HAL_DMA_Init+0xde>
    switch (tmp)
 8004bc4:	2a03      	cmp	r2, #3
 8004bc6:	d8b4      	bhi.n	8004b32 <HAL_DMA_Init+0x6e>
 8004bc8:	a001      	add	r0, pc, #4	@ (adr r0, 8004bd0 <HAL_DMA_Init+0x10c>)
 8004bca:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8004bce:	bf00      	nop
 8004bd0:	08004ba3 	.word	0x08004ba3
 8004bd4:	08004b9f 	.word	0x08004b9f
 8004bd8:	08004ba3 	.word	0x08004ba3
 8004bdc:	08004bbd 	.word	0x08004bbd
 8004be0:	f010803f 	.word	0xf010803f
 8004be4:	aaaaaaab 	.word	0xaaaaaaab
 8004be8:	0800b028 	.word	0x0800b028

08004bec <HAL_DMA_Start_IT>:
{
 8004bec:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8004bee:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bf2:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8004bf4:	2c01      	cmp	r4, #1
 8004bf6:	d00a      	beq.n	8004c0e <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bf8:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
  __HAL_LOCK(hdma);
 8004bfc:	f04f 0c01 	mov.w	ip, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c00:	4564      	cmp	r4, ip
  __HAL_LOCK(hdma);
 8004c02:	f880 c034 	strb.w	ip, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c06:	d005      	beq.n	8004c14 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8004c08:	2300      	movs	r3, #0
 8004c0a:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8004c0e:	2002      	movs	r0, #2
}
 8004c10:	bc70      	pop	{r4, r5, r6}
 8004c12:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c14:	2602      	movs	r6, #2
 8004c16:	f880 6035 	strb.w	r6, [r0, #53]	@ 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c1a:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c1c:	2600      	movs	r6, #0
 8004c1e:	6546      	str	r6, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c20:	6826      	ldr	r6, [r4, #0]
 8004c22:	f426 2680 	bic.w	r6, r6, #262144	@ 0x40000
 8004c26:	6026      	str	r6, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8004c28:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c2a:	6883      	ldr	r3, [r0, #8]
 8004c2c:	2b40      	cmp	r3, #64	@ 0x40
    hdma->Instance->PAR = DstAddress;
 8004c2e:	bf0e      	itee	eq
 8004c30:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 8004c32:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c34:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c36:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8004c38:	bf08      	it	eq
 8004c3a:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c3c:	233f      	movs	r3, #63	@ 0x3f
 8004c3e:	4093      	lsls	r3, r2
 8004c40:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c42:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8004c44:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c46:	f043 0316 	orr.w	r3, r3, #22
 8004c4a:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8004c4c:	b11a      	cbz	r2, 8004c56 <HAL_DMA_Start_IT+0x6a>
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	f043 0308 	orr.w	r3, r3, #8
 8004c54:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8004c56:	6823      	ldr	r3, [r4, #0]
 8004c58:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8004c5c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004c5e:	6023      	str	r3, [r4, #0]
}
 8004c60:	bc70      	pop	{r4, r5, r6}
 8004c62:	4770      	bx	lr

08004c64 <HAL_DMA_Abort>:
{
 8004c64:	b570      	push	{r4, r5, r6, lr}
 8004c66:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c68:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 8004c6a:	f7ff fbbb 	bl	80043e4 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c6e:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d006      	beq.n	8004c84 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c76:	2380      	movs	r3, #128	@ 0x80
 8004c78:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8004c80:	2001      	movs	r0, #1
}
 8004c82:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c84:	6823      	ldr	r3, [r4, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	f022 0216 	bic.w	r2, r2, #22
 8004c8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c8e:	695a      	ldr	r2, [r3, #20]
 8004c90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c94:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c96:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004c98:	4605      	mov	r5, r0
 8004c9a:	b342      	cbz	r2, 8004cee <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	f022 0208 	bic.w	r2, r2, #8
 8004ca2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	f022 0201 	bic.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cac:	e005      	b.n	8004cba <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004cae:	f7ff fb99 	bl	80043e4 <HAL_GetTick>
 8004cb2:	1b43      	subs	r3, r0, r5
 8004cb4:	2b05      	cmp	r3, #5
 8004cb6:	d810      	bhi.n	8004cda <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f013 0301 	ands.w	r3, r3, #1
 8004cc0:	d1f5      	bne.n	8004cae <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cc2:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8004cc4:	223f      	movs	r2, #63	@ 0x3f
 8004cc6:	408a      	lsls	r2, r1
  return HAL_OK;
 8004cc8:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8004cca:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 8004ccc:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cce:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8004cd0:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8004cd4:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8004cd8:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cdc:	2220      	movs	r2, #32
 8004cde:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004ce0:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ce2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 8004cec:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cee:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8004cf0:	2a00      	cmp	r2, #0
 8004cf2:	d1d3      	bne.n	8004c9c <HAL_DMA_Abort+0x38>
 8004cf4:	e7d6      	b.n	8004ca4 <HAL_DMA_Abort+0x40>
 8004cf6:	bf00      	nop

08004cf8 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cf8:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d003      	beq.n	8004d08 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d00:	2380      	movs	r3, #128	@ 0x80
 8004d02:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004d04:	2001      	movs	r0, #1
 8004d06:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8004d08:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d0a:	2305      	movs	r3, #5
 8004d0c:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8004d10:	6813      	ldr	r3, [r2, #0]
 8004d12:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8004d16:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8004d18:	6013      	str	r3, [r2, #0]
}
 8004d1a:	4770      	bx	lr

08004d1c <HAL_DMA_IRQHandler>:
{
 8004d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d1e:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d20:	4a67      	ldr	r2, [pc, #412]	@ (8004ec0 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d22:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d24:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 8004d26:	2300      	movs	r3, #0
 8004d28:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d2a:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8004d2c:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d2e:	2208      	movs	r2, #8
 8004d30:	409a      	lsls	r2, r3
 8004d32:	422a      	tst	r2, r5
{
 8004d34:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d36:	d003      	beq.n	8004d40 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004d38:	6801      	ldr	r1, [r0, #0]
 8004d3a:	6808      	ldr	r0, [r1, #0]
 8004d3c:	0740      	lsls	r0, r0, #29
 8004d3e:	d478      	bmi.n	8004e32 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d40:	2201      	movs	r2, #1
 8004d42:	409a      	lsls	r2, r3
 8004d44:	422a      	tst	r2, r5
 8004d46:	d003      	beq.n	8004d50 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d48:	6821      	ldr	r1, [r4, #0]
 8004d4a:	6949      	ldr	r1, [r1, #20]
 8004d4c:	0608      	lsls	r0, r1, #24
 8004d4e:	d46a      	bmi.n	8004e26 <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d50:	2204      	movs	r2, #4
 8004d52:	409a      	lsls	r2, r3
 8004d54:	422a      	tst	r2, r5
 8004d56:	d003      	beq.n	8004d60 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004d58:	6821      	ldr	r1, [r4, #0]
 8004d5a:	6809      	ldr	r1, [r1, #0]
 8004d5c:	0789      	lsls	r1, r1, #30
 8004d5e:	d45c      	bmi.n	8004e1a <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004d60:	2210      	movs	r2, #16
 8004d62:	409a      	lsls	r2, r3
 8004d64:	422a      	tst	r2, r5
 8004d66:	d003      	beq.n	8004d70 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004d68:	6821      	ldr	r1, [r4, #0]
 8004d6a:	6808      	ldr	r0, [r1, #0]
 8004d6c:	0700      	lsls	r0, r0, #28
 8004d6e:	d441      	bmi.n	8004df4 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004d70:	2220      	movs	r2, #32
 8004d72:	409a      	lsls	r2, r3
 8004d74:	422a      	tst	r2, r5
 8004d76:	d014      	beq.n	8004da2 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d78:	6821      	ldr	r1, [r4, #0]
 8004d7a:	6808      	ldr	r0, [r1, #0]
 8004d7c:	06c0      	lsls	r0, r0, #27
 8004d7e:	d510      	bpl.n	8004da2 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d80:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d82:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8004d86:	2a05      	cmp	r2, #5
 8004d88:	d063      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d8a:	680b      	ldr	r3, [r1, #0]
 8004d8c:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d90:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d92:	d07e      	beq.n	8004e92 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d94:	0319      	lsls	r1, r3, #12
 8004d96:	f140 8089 	bpl.w	8004eac <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8004d9a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004d9c:	b10b      	cbz	r3, 8004da2 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8004d9e:	4620      	mov	r0, r4
 8004da0:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004da2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004da4:	b323      	cbz	r3, 8004df0 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004da6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004da8:	07da      	lsls	r2, r3, #31
 8004daa:	d51a      	bpl.n	8004de2 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8004dac:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004dae:	4945      	ldr	r1, [pc, #276]	@ (8004ec4 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8004db0:	2305      	movs	r3, #5
 8004db2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8004db6:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004db8:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8004dbc:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8004dc0:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8004dc2:	6013      	str	r3, [r2, #0]
 8004dc4:	e002      	b.n	8004dcc <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004dc6:	6813      	ldr	r3, [r2, #0]
 8004dc8:	07db      	lsls	r3, r3, #31
 8004dca:	d504      	bpl.n	8004dd6 <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8004dcc:	9b01      	ldr	r3, [sp, #4]
 8004dce:	3301      	adds	r3, #1
 8004dd0:	42b3      	cmp	r3, r6
 8004dd2:	9301      	str	r3, [sp, #4]
 8004dd4:	d9f7      	bls.n	8004dc6 <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 8004dd6:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8004dd8:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8004dda:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8004dde:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8004de2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8004de4:	b123      	cbz	r3, 8004df0 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8004de6:	4620      	mov	r0, r4
}
 8004de8:	b003      	add	sp, #12
 8004dea:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8004dee:	4718      	bx	r3
}
 8004df0:	b003      	add	sp, #12
 8004df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004df4:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004df6:	680a      	ldr	r2, [r1, #0]
 8004df8:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004dfc:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dfe:	d122      	bne.n	8004e46 <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e00:	05d2      	lsls	r2, r2, #23
 8004e02:	d403      	bmi.n	8004e0c <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e04:	680a      	ldr	r2, [r1, #0]
 8004e06:	f022 0208 	bic.w	r2, r2, #8
 8004e0a:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8004e0c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004e0e:	2a00      	cmp	r2, #0
 8004e10:	d0ae      	beq.n	8004d70 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8004e12:	4620      	mov	r0, r4
 8004e14:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e16:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004e18:	e7aa      	b.n	8004d70 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e1a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e1e:	f042 0204 	orr.w	r2, r2, #4
 8004e22:	6562      	str	r2, [r4, #84]	@ 0x54
 8004e24:	e79c      	b.n	8004d60 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e26:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e2a:	f042 0202 	orr.w	r2, r2, #2
 8004e2e:	6562      	str	r2, [r4, #84]	@ 0x54
 8004e30:	e78e      	b.n	8004d50 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004e32:	6808      	ldr	r0, [r1, #0]
 8004e34:	f020 0004 	bic.w	r0, r0, #4
 8004e38:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004e3a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e3e:	f042 0201 	orr.w	r2, r2, #1
 8004e42:	6562      	str	r2, [r4, #84]	@ 0x54
 8004e44:	e77c      	b.n	8004d40 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e46:	0311      	lsls	r1, r2, #12
 8004e48:	d5e0      	bpl.n	8004e0c <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e4a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8004e4c:	2a00      	cmp	r2, #0
 8004e4e:	d1e0      	bne.n	8004e12 <HAL_DMA_IRQHandler+0xf6>
 8004e50:	e78e      	b.n	8004d70 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e52:	680a      	ldr	r2, [r1, #0]
 8004e54:	f022 0216 	bic.w	r2, r2, #22
 8004e58:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e5a:	694a      	ldr	r2, [r1, #20]
 8004e5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e60:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e62:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004e64:	b33a      	cbz	r2, 8004eb6 <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e66:	680a      	ldr	r2, [r1, #0]
 8004e68:	f022 0208 	bic.w	r2, r2, #8
 8004e6c:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e6e:	223f      	movs	r2, #63	@ 0x3f
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8004e74:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e76:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8004e78:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8004e7a:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8004e7c:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8004e80:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8004e84:	2900      	cmp	r1, #0
 8004e86:	d0b3      	beq.n	8004df0 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8004e88:	4620      	mov	r0, r4
}
 8004e8a:	b003      	add	sp, #12
 8004e8c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8004e90:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e92:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8004e96:	d180      	bne.n	8004d9a <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004e98:	680a      	ldr	r2, [r1, #0]
 8004e9a:	f022 0210 	bic.w	r2, r2, #16
 8004e9e:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8004ea6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8004eaa:	e776      	b.n	8004d9a <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8004eac:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f47f af75 	bne.w	8004d9e <HAL_DMA_IRQHandler+0x82>
 8004eb4:	e775      	b.n	8004da2 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004eb6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8004eb8:	2a00      	cmp	r2, #0
 8004eba:	d1d4      	bne.n	8004e66 <HAL_DMA_IRQHandler+0x14a>
 8004ebc:	e7d7      	b.n	8004e6e <HAL_DMA_IRQHandler+0x152>
 8004ebe:	bf00      	nop
 8004ec0:	2000001c 	.word	0x2000001c
 8004ec4:	1b4e81b5 	.word	0x1b4e81b5

08004ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ecc:	4aa4      	ldr	r2, [pc, #656]	@ (8005160 <HAL_GPIO_Init+0x298>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ece:	680b      	ldr	r3, [r1, #0]
 8004ed0:	4290      	cmp	r0, r2
{
 8004ed2:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ed4:	f04f 0200 	mov.w	r2, #0
 8004ed8:	f000 80d4 	beq.w	8005084 <HAL_GPIO_Init+0x1bc>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004edc:	f8df 8290 	ldr.w	r8, [pc, #656]	@ 8005170 <HAL_GPIO_Init+0x2a8>
    ioposition = 0x01U << position;
 8004ee0:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ee4:	468a      	mov	sl, r1
 8004ee6:	e003      	b.n	8004ef0 <HAL_GPIO_Init+0x28>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ee8:	3201      	adds	r2, #1
 8004eea:	2a10      	cmp	r2, #16
 8004eec:	f000 809e 	beq.w	800502c <HAL_GPIO_Init+0x164>
    ioposition = 0x01U << position;
 8004ef0:	fa0b f102 	lsl.w	r1, fp, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ef4:	ea01 0603 	and.w	r6, r1, r3
    if(iocurrent == ioposition)
 8004ef8:	4399      	bics	r1, r3
 8004efa:	d1f5      	bne.n	8004ee8 <HAL_GPIO_Init+0x20>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004efc:	f8da 4004 	ldr.w	r4, [sl, #4]
 8004f00:	f004 0c03 	and.w	ip, r4, #3
 8004f04:	0051      	lsls	r1, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f06:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f08:	f10c 37ff 	add.w	r7, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f0c:	408d      	lsls	r5, r1
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f0e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f10:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f14:	d950      	bls.n	8004fb8 <HAL_GPIO_Init+0xf0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f16:	f1bc 0f03 	cmp.w	ip, #3
 8004f1a:	f040 81a5 	bne.w	8005268 <HAL_GPIO_Init+0x3a0>
      temp = GPIOx->MODER;
 8004f1e:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f20:	fa0c f101 	lsl.w	r1, ip, r1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f24:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f26:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f28:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8004f2c:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f2e:	d0db      	beq.n	8004ee8 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f30:	4d8c      	ldr	r5, [pc, #560]	@ (8005164 <HAL_GPIO_Init+0x29c>)
 8004f32:	2100      	movs	r1, #0
 8004f34:	9103      	str	r1, [sp, #12]
 8004f36:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8004f38:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8004f3c:	6469      	str	r1, [r5, #68]	@ 0x44
 8004f3e:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8004f40:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 8004f44:	9103      	str	r1, [sp, #12]
 8004f46:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004f48:	f022 0103 	bic.w	r1, r2, #3
 8004f4c:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 8004f50:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f54:	f002 0703 	and.w	r7, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8004f58:	688d      	ldr	r5, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f5a:	00bf      	lsls	r7, r7, #2
 8004f5c:	f04f 0c0f 	mov.w	ip, #15
 8004f60:	fa0c fc07 	lsl.w	ip, ip, r7
 8004f64:	ea25 0e0c 	bic.w	lr, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f68:	4d7f      	ldr	r5, [pc, #508]	@ (8005168 <HAL_GPIO_Init+0x2a0>)
 8004f6a:	42a8      	cmp	r0, r5
 8004f6c:	d061      	beq.n	8005032 <HAL_GPIO_Init+0x16a>
 8004f6e:	4d7f      	ldr	r5, [pc, #508]	@ (800516c <HAL_GPIO_Init+0x2a4>)
 8004f70:	42a8      	cmp	r0, r5
 8004f72:	f000 8156 	beq.w	8005222 <HAL_GPIO_Init+0x35a>
 8004f76:	f8df c1fc 	ldr.w	ip, [pc, #508]	@ 8005174 <HAL_GPIO_Init+0x2ac>
 8004f7a:	4560      	cmp	r0, ip
 8004f7c:	f000 8158 	beq.w	8005230 <HAL_GPIO_Init+0x368>
 8004f80:	f8df c1f4 	ldr.w	ip, [pc, #500]	@ 8005178 <HAL_GPIO_Init+0x2b0>
 8004f84:	4560      	cmp	r0, ip
 8004f86:	f000 8161 	beq.w	800524c <HAL_GPIO_Init+0x384>
 8004f8a:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 800517c <HAL_GPIO_Init+0x2b4>
 8004f8e:	4560      	cmp	r0, ip
 8004f90:	f000 8163 	beq.w	800525a <HAL_GPIO_Init+0x392>
 8004f94:	f8df c1e8 	ldr.w	ip, [pc, #488]	@ 8005180 <HAL_GPIO_Init+0x2b8>
 8004f98:	4560      	cmp	r0, ip
 8004f9a:	f000 8150 	beq.w	800523e <HAL_GPIO_Init+0x376>
 8004f9e:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 8005184 <HAL_GPIO_Init+0x2bc>
 8004fa2:	4560      	cmp	r0, ip
 8004fa4:	bf0c      	ite	eq
 8004fa6:	f04f 0c07 	moveq.w	ip, #7
 8004faa:	f04f 0c08 	movne.w	ip, #8
 8004fae:	fa0c f707 	lsl.w	r7, ip, r7
 8004fb2:	ea4e 0507 	orr.w	r5, lr, r7
 8004fb6:	e042      	b.n	800503e <HAL_GPIO_Init+0x176>
        temp = GPIOx->OSPEEDR; 
 8004fb8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fba:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004fbe:	f8da 700c 	ldr.w	r7, [sl, #12]
 8004fc2:	408f      	lsls	r7, r1
 8004fc4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8004fc8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8004fca:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004fcc:	ea27 0e06 	bic.w	lr, r7, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fd0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8004fd4:	4097      	lsls	r7, r2
 8004fd6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8004fda:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8004fdc:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004fde:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fe2:	f8da 7008 	ldr.w	r7, [sl, #8]
 8004fe6:	408f      	lsls	r7, r1
 8004fe8:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fec:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 8004ff0:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ff2:	d194      	bne.n	8004f1e <HAL_GPIO_Init+0x56>
        temp = GPIOx->AFR[position >> 3U];
 8004ff4:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8004ff8:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ffc:	f002 0e07 	and.w	lr, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 8005000:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8005004:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005006:	f8da 7010 	ldr.w	r7, [sl, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800500a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800500e:	fa07 f70e 	lsl.w	r7, r7, lr
 8005012:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005014:	270f      	movs	r7, #15
 8005016:	fa07 fe0e 	lsl.w	lr, r7, lr
 800501a:	9f00      	ldr	r7, [sp, #0]
 800501c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005020:	9f01      	ldr	r7, [sp, #4]
 8005022:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8005026:	f8c9 7020 	str.w	r7, [r9, #32]
 800502a:	e778      	b.n	8004f1e <HAL_GPIO_Init+0x56>
        }
        EXTI->IMR = temp;
      }
    }
  }
}
 800502c:	b005      	add	sp, #20
 800502e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005032:	f04f 0c01 	mov.w	ip, #1
 8005036:	fa0c f707 	lsl.w	r7, ip, r7
 800503a:	ea4e 0507 	orr.w	r5, lr, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 800503e:	608d      	str	r5, [r1, #8]
        temp = EXTI->RTSR;
 8005040:	f8d8 1008 	ldr.w	r1, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 8005044:	43f5      	mvns	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005046:	02e7      	lsls	r7, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8005048:	bf54      	ite	pl
 800504a:	4029      	andpl	r1, r5
          temp |= iocurrent;
 800504c:	4331      	orrmi	r1, r6
        EXTI->RTSR = temp;
 800504e:	f8c8 1008 	str.w	r1, [r8, #8]
        temp = EXTI->FTSR;
 8005052:	f8d8 100c 	ldr.w	r1, [r8, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005056:	02a7      	lsls	r7, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8005058:	bf54      	ite	pl
 800505a:	4029      	andpl	r1, r5
          temp |= iocurrent;
 800505c:	4331      	orrmi	r1, r6
        EXTI->FTSR = temp;
 800505e:	f8c8 100c 	str.w	r1, [r8, #12]
        temp = EXTI->EMR;
 8005062:	f8d8 1004 	ldr.w	r1, [r8, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005066:	03a7      	lsls	r7, r4, #14
        temp &= ~((uint32_t)iocurrent);
 8005068:	bf54      	ite	pl
 800506a:	4029      	andpl	r1, r5
          temp |= iocurrent;
 800506c:	4331      	orrmi	r1, r6
        EXTI->EMR = temp;
 800506e:	f8c8 1004 	str.w	r1, [r8, #4]
        temp = EXTI->IMR;
 8005072:	f8d8 1000 	ldr.w	r1, [r8]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005076:	03e4      	lsls	r4, r4, #15
        temp &= ~((uint32_t)iocurrent);
 8005078:	bf54      	ite	pl
 800507a:	4029      	andpl	r1, r5
          temp |= iocurrent;
 800507c:	4331      	orrmi	r1, r6
        EXTI->IMR = temp;
 800507e:	f8c8 1000 	str.w	r1, [r8]
 8005082:	e731      	b.n	8004ee8 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005084:	f8df b0dc 	ldr.w	fp, [pc, #220]	@ 8005164 <HAL_GPIO_Init+0x29c>
    ioposition = 0x01U << position;
 8005088:	f04f 0a01 	mov.w	sl, #1
 800508c:	e002      	b.n	8005094 <HAL_GPIO_Init+0x1cc>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800508e:	3201      	adds	r2, #1
 8005090:	2a10      	cmp	r2, #16
 8005092:	d0cb      	beq.n	800502c <HAL_GPIO_Init+0x164>
    ioposition = 0x01U << position;
 8005094:	fa0a f402 	lsl.w	r4, sl, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005098:	ea03 0604 	and.w	r6, r3, r4
    if(iocurrent == ioposition)
 800509c:	439c      	bics	r4, r3
 800509e:	d1f6      	bne.n	800508e <HAL_GPIO_Init+0x1c6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050a0:	684d      	ldr	r5, [r1, #4]
 80050a2:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050a4:	2703      	movs	r7, #3
 80050a6:	fa07 fc04 	lsl.w	ip, r7, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050aa:	f005 0803 	and.w	r8, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050ae:	ea6f 090c 	mvn.w	r9, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050b2:	f108 3cff 	add.w	ip, r8, #4294967295
 80050b6:	f1bc 0f01 	cmp.w	ip, #1
 80050ba:	d965      	bls.n	8005188 <HAL_GPIO_Init+0x2c0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050bc:	f1b8 0f03 	cmp.w	r8, #3
 80050c0:	f040 80dc 	bne.w	800527c <HAL_GPIO_Init+0x3b4>
      temp = GPIOx->MODER;
 80050c4:	f8d0 c000 	ldr.w	ip, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050c8:	fa08 f404 	lsl.w	r4, r8, r4
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80050cc:	ea0c 0c09 	and.w	ip, ip, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050d0:	ea44 040c 	orr.w	r4, r4, ip
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050d4:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80050d8:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80050da:	d0d8      	beq.n	800508e <HAL_GPIO_Init+0x1c6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050dc:	2400      	movs	r4, #0
 80050de:	9403      	str	r4, [sp, #12]
 80050e0:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 80050e4:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80050e8:	f8cb 4044 	str.w	r4, [fp, #68]	@ 0x44
 80050ec:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 80050f0:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 80050f4:	9403      	str	r4, [sp, #12]
 80050f6:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80050f8:	f022 0403 	bic.w	r4, r2, #3
 80050fc:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8005100:	f504 349c 	add.w	r4, r4, #79872	@ 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005104:	f002 0c03 	and.w	ip, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005108:	f8d4 e008 	ldr.w	lr, [r4, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800510c:	270f      	movs	r7, #15
 800510e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005112:	fa07 fc0c 	lsl.w	ip, r7, ip
 8005116:	ea2e 0c0c 	bic.w	ip, lr, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 800511a:	f8c4 c008 	str.w	ip, [r4, #8]
        temp = EXTI->RTSR;
 800511e:	4c14      	ldr	r4, [pc, #80]	@ (8005170 <HAL_GPIO_Init+0x2a8>)
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005120:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR;
 8005122:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8005124:	ea6f 0c06 	mvn.w	ip, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005128:	d479      	bmi.n	800521e <HAL_GPIO_Init+0x356>
        temp &= ~((uint32_t)iocurrent);
 800512a:	ea04 040c 	and.w	r4, r4, ip
        EXTI->RTSR = temp;
 800512e:	4f10      	ldr	r7, [pc, #64]	@ (8005170 <HAL_GPIO_Init+0x2a8>)
 8005130:	60bc      	str	r4, [r7, #8]
        temp = EXTI->FTSR;
 8005132:	68fc      	ldr	r4, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005134:	02af      	lsls	r7, r5, #10
 8005136:	d470      	bmi.n	800521a <HAL_GPIO_Init+0x352>
        temp &= ~((uint32_t)iocurrent);
 8005138:	ea04 040c 	and.w	r4, r4, ip
        EXTI->FTSR = temp;
 800513c:	4f0c      	ldr	r7, [pc, #48]	@ (8005170 <HAL_GPIO_Init+0x2a8>)
 800513e:	60fc      	str	r4, [r7, #12]
        temp = EXTI->EMR;
 8005140:	687c      	ldr	r4, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005142:	03af      	lsls	r7, r5, #14
 8005144:	d467      	bmi.n	8005216 <HAL_GPIO_Init+0x34e>
        temp &= ~((uint32_t)iocurrent);
 8005146:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->EMR = temp;
 800514a:	4f09      	ldr	r7, [pc, #36]	@ (8005170 <HAL_GPIO_Init+0x2a8>)
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800514c:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 800514e:	607c      	str	r4, [r7, #4]
        temp = EXTI->IMR;
 8005150:	683c      	ldr	r4, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005152:	d45e      	bmi.n	8005212 <HAL_GPIO_Init+0x34a>
        temp &= ~((uint32_t)iocurrent);
 8005154:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->IMR = temp;
 8005158:	4d05      	ldr	r5, [pc, #20]	@ (8005170 <HAL_GPIO_Init+0x2a8>)
 800515a:	602c      	str	r4, [r5, #0]
 800515c:	e797      	b.n	800508e <HAL_GPIO_Init+0x1c6>
 800515e:	bf00      	nop
 8005160:	40020000 	.word	0x40020000
 8005164:	40023800 	.word	0x40023800
 8005168:	40020400 	.word	0x40020400
 800516c:	40020800 	.word	0x40020800
 8005170:	40013c00 	.word	0x40013c00
 8005174:	40020c00 	.word	0x40020c00
 8005178:	40021000 	.word	0x40021000
 800517c:	40021400 	.word	0x40021400
 8005180:	40021800 	.word	0x40021800
 8005184:	40021c00 	.word	0x40021c00
        temp = GPIOx->OSPEEDR; 
 8005188:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800518c:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800518e:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005192:	fa07 fc04 	lsl.w	ip, r7, r4
 8005196:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 800519a:	f8c0 c008 	str.w	ip, [r0, #8]
        temp = GPIOx->OTYPER;
 800519e:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051a2:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80051a6:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051aa:	fa0c fc02 	lsl.w	ip, ip, r2
 80051ae:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 80051b2:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 80051b6:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051ba:	688f      	ldr	r7, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80051bc:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80051c0:	fa07 fc04 	lsl.w	ip, r7, r4
 80051c4:	ea4c 0c0e 	orr.w	ip, ip, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051c8:	f1b8 0f02 	cmp.w	r8, #2
        GPIOx->PUPDR = temp;
 80051cc:	f8c0 c00c 	str.w	ip, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051d0:	f47f af78 	bne.w	80050c4 <HAL_GPIO_Init+0x1fc>
        temp = GPIOx->AFR[position >> 3U];
 80051d4:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
 80051d8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80051dc:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 80051e0:	f50c 3c00 	add.w	ip, ip, #131072	@ 0x20000
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80051e4:	f002 0e07 	and.w	lr, r2, #7
        temp = GPIOx->AFR[position >> 3U];
 80051e8:	f8dc 7020 	ldr.w	r7, [ip, #32]
 80051ec:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80051ee:	690f      	ldr	r7, [r1, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80051f0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80051f4:	fa07 f70e 	lsl.w	r7, r7, lr
 80051f8:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80051fa:	270f      	movs	r7, #15
 80051fc:	fa07 fe0e 	lsl.w	lr, r7, lr
 8005200:	9f00      	ldr	r7, [sp, #0]
 8005202:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005206:	9f01      	ldr	r7, [sp, #4]
 8005208:	ea47 0e0e 	orr.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 800520c:	f8cc e020 	str.w	lr, [ip, #32]
 8005210:	e758      	b.n	80050c4 <HAL_GPIO_Init+0x1fc>
          temp |= iocurrent;
 8005212:	4334      	orrs	r4, r6
 8005214:	e7a0      	b.n	8005158 <HAL_GPIO_Init+0x290>
          temp |= iocurrent;
 8005216:	4334      	orrs	r4, r6
 8005218:	e797      	b.n	800514a <HAL_GPIO_Init+0x282>
          temp |= iocurrent;
 800521a:	4334      	orrs	r4, r6
 800521c:	e78e      	b.n	800513c <HAL_GPIO_Init+0x274>
          temp |= iocurrent;
 800521e:	4334      	orrs	r4, r6
 8005220:	e785      	b.n	800512e <HAL_GPIO_Init+0x266>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005222:	f04f 0c02 	mov.w	ip, #2
 8005226:	fa0c f707 	lsl.w	r7, ip, r7
 800522a:	ea4e 0507 	orr.w	r5, lr, r7
 800522e:	e706      	b.n	800503e <HAL_GPIO_Init+0x176>
 8005230:	f04f 0c03 	mov.w	ip, #3
 8005234:	fa0c f707 	lsl.w	r7, ip, r7
 8005238:	ea4e 0507 	orr.w	r5, lr, r7
 800523c:	e6ff      	b.n	800503e <HAL_GPIO_Init+0x176>
 800523e:	f04f 0c06 	mov.w	ip, #6
 8005242:	fa0c f707 	lsl.w	r7, ip, r7
 8005246:	ea4e 0507 	orr.w	r5, lr, r7
 800524a:	e6f8      	b.n	800503e <HAL_GPIO_Init+0x176>
 800524c:	f04f 0c04 	mov.w	ip, #4
 8005250:	fa0c f707 	lsl.w	r7, ip, r7
 8005254:	ea4e 0507 	orr.w	r5, lr, r7
 8005258:	e6f1      	b.n	800503e <HAL_GPIO_Init+0x176>
 800525a:	f04f 0c05 	mov.w	ip, #5
 800525e:	fa0c f707 	lsl.w	r7, ip, r7
 8005262:	ea4e 0507 	orr.w	r5, lr, r7
 8005266:	e6ea      	b.n	800503e <HAL_GPIO_Init+0x176>
        temp = GPIOx->PUPDR;
 8005268:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800526a:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800526e:	f8da 7008 	ldr.w	r7, [sl, #8]
 8005272:	408f      	lsls	r7, r1
 8005274:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8005278:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800527a:	e650      	b.n	8004f1e <HAL_GPIO_Init+0x56>
        temp = GPIOx->PUPDR;
 800527c:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8005298 <HAL_GPIO_Init+0x3d0>
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005280:	688f      	ldr	r7, [r1, #8]
        temp = GPIOx->PUPDR;
 8005282:	f8dc e00c 	ldr.w	lr, [ip, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005286:	40a7      	lsls	r7, r4
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005288:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800528c:	ea47 0e0e 	orr.w	lr, r7, lr
        GPIOx->PUPDR = temp;
 8005290:	f8cc e00c 	str.w	lr, [ip, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005294:	e716      	b.n	80050c4 <HAL_GPIO_Init+0x1fc>
 8005296:	bf00      	nop
 8005298:	40020000 	.word	0x40020000

0800529c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800529c:	b902      	cbnz	r2, 80052a0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800529e:	0409      	lsls	r1, r1, #16
 80052a0:	6181      	str	r1, [r0, #24]
  }
}
 80052a2:	4770      	bx	lr

080052a4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052a4:	2800      	cmp	r0, #0
 80052a6:	f000 81d8 	beq.w	800565a <HAL_RCC_OscConfig+0x3b6>
{
 80052aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052ae:	6803      	ldr	r3, [r0, #0]
 80052b0:	07dd      	lsls	r5, r3, #31
{
 80052b2:	b082      	sub	sp, #8
 80052b4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052b6:	d52f      	bpl.n	8005318 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80052b8:	499d      	ldr	r1, [pc, #628]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 80052ba:	688a      	ldr	r2, [r1, #8]
 80052bc:	f002 020c 	and.w	r2, r2, #12
 80052c0:	2a04      	cmp	r2, #4
 80052c2:	f000 80ec 	beq.w	800549e <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052c6:	688a      	ldr	r2, [r1, #8]
 80052c8:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80052cc:	2a08      	cmp	r2, #8
 80052ce:	f000 80e2 	beq.w	8005496 <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052d2:	6863      	ldr	r3, [r4, #4]
 80052d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052d8:	f000 80eb 	beq.w	80054b2 <HAL_RCC_OscConfig+0x20e>
 80052dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052e0:	f000 8173 	beq.w	80055ca <HAL_RCC_OscConfig+0x326>
 80052e4:	4d92      	ldr	r5, [pc, #584]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 80052e6:	682a      	ldr	r2, [r5, #0]
 80052e8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80052ec:	602a      	str	r2, [r5, #0]
 80052ee:	682a      	ldr	r2, [r5, #0]
 80052f0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80052f4:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f040 80e0 	bne.w	80054bc <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052fc:	f7ff f872 	bl	80043e4 <HAL_GetTick>
 8005300:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005302:	e005      	b.n	8005310 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005304:	f7ff f86e 	bl	80043e4 <HAL_GetTick>
 8005308:	1b80      	subs	r0, r0, r6
 800530a:	2864      	cmp	r0, #100	@ 0x64
 800530c:	f200 8100 	bhi.w	8005510 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005310:	682b      	ldr	r3, [r5, #0]
 8005312:	039f      	lsls	r7, r3, #14
 8005314:	d4f6      	bmi.n	8005304 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	079d      	lsls	r5, r3, #30
 800531a:	d528      	bpl.n	800536e <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800531c:	4a84      	ldr	r2, [pc, #528]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 800531e:	6891      	ldr	r1, [r2, #8]
 8005320:	f011 0f0c 	tst.w	r1, #12
 8005324:	f000 809b 	beq.w	800545e <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005328:	6891      	ldr	r1, [r2, #8]
 800532a:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800532e:	2908      	cmp	r1, #8
 8005330:	f000 8091 	beq.w	8005456 <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005334:	68e3      	ldr	r3, [r4, #12]
 8005336:	2b00      	cmp	r3, #0
 8005338:	f000 810c 	beq.w	8005554 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800533c:	4b7d      	ldr	r3, [pc, #500]	@ (8005534 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800533e:	4e7c      	ldr	r6, [pc, #496]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8005340:	2201      	movs	r2, #1
 8005342:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005344:	f7ff f84e 	bl	80043e4 <HAL_GetTick>
 8005348:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800534a:	e005      	b.n	8005358 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800534c:	f7ff f84a 	bl	80043e4 <HAL_GetTick>
 8005350:	1b40      	subs	r0, r0, r5
 8005352:	2802      	cmp	r0, #2
 8005354:	f200 80dc 	bhi.w	8005510 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005358:	6833      	ldr	r3, [r6, #0]
 800535a:	079f      	lsls	r7, r3, #30
 800535c:	d5f6      	bpl.n	800534c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800535e:	6833      	ldr	r3, [r6, #0]
 8005360:	6922      	ldr	r2, [r4, #16]
 8005362:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005366:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800536a:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	071a      	lsls	r2, r3, #28
 8005370:	d45c      	bmi.n	800542c <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005372:	075d      	lsls	r5, r3, #29
 8005374:	d53a      	bpl.n	80053ec <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005376:	4a6e      	ldr	r2, [pc, #440]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 8005378:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800537a:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 800537e:	f040 8088 	bne.w	8005492 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005382:	9301      	str	r3, [sp, #4]
 8005384:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005386:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800538a:	6413      	str	r3, [r2, #64]	@ 0x40
 800538c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800538e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005392:	9301      	str	r3, [sp, #4]
 8005394:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005396:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005398:	4e67      	ldr	r6, [pc, #412]	@ (8005538 <HAL_RCC_OscConfig+0x294>)
 800539a:	6833      	ldr	r3, [r6, #0]
 800539c:	05d8      	lsls	r0, r3, #23
 800539e:	f140 80a7 	bpl.w	80054f0 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053a2:	68a3      	ldr	r3, [r4, #8]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	f000 80b7 	beq.w	8005518 <HAL_RCC_OscConfig+0x274>
 80053aa:	2b05      	cmp	r3, #5
 80053ac:	f000 811d 	beq.w	80055ea <HAL_RCC_OscConfig+0x346>
 80053b0:	4e5f      	ldr	r6, [pc, #380]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 80053b2:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80053b4:	f022 0201 	bic.w	r2, r2, #1
 80053b8:	6732      	str	r2, [r6, #112]	@ 0x70
 80053ba:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80053bc:	f022 0204 	bic.w	r2, r2, #4
 80053c0:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	f040 80ad 	bne.w	8005522 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053c8:	f7ff f80c 	bl	80043e4 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053cc:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80053d0:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053d2:	e005      	b.n	80053e0 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053d4:	f7ff f806 	bl	80043e4 <HAL_GetTick>
 80053d8:	1bc0      	subs	r0, r0, r7
 80053da:	4540      	cmp	r0, r8
 80053dc:	f200 8098 	bhi.w	8005510 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80053e2:	079b      	lsls	r3, r3, #30
 80053e4:	d4f6      	bmi.n	80053d4 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053e6:	2d00      	cmp	r5, #0
 80053e8:	f040 80f9 	bne.w	80055de <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053ec:	69a3      	ldr	r3, [r4, #24]
 80053ee:	b1cb      	cbz	r3, 8005424 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053f0:	4d4f      	ldr	r5, [pc, #316]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 80053f2:	68aa      	ldr	r2, [r5, #8]
 80053f4:	f002 020c 	and.w	r2, r2, #12
 80053f8:	2a08      	cmp	r2, #8
 80053fa:	f000 80bc 	beq.w	8005576 <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053fe:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005400:	4b4c      	ldr	r3, [pc, #304]	@ (8005534 <HAL_RCC_OscConfig+0x290>)
 8005402:	f04f 0200 	mov.w	r2, #0
 8005406:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005408:	f000 80f9 	beq.w	80055fe <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800540c:	f7fe ffea 	bl	80043e4 <HAL_GetTick>
 8005410:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005412:	e004      	b.n	800541e <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005414:	f7fe ffe6 	bl	80043e4 <HAL_GetTick>
 8005418:	1b00      	subs	r0, r0, r4
 800541a:	2802      	cmp	r0, #2
 800541c:	d878      	bhi.n	8005510 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800541e:	682b      	ldr	r3, [r5, #0]
 8005420:	019b      	lsls	r3, r3, #6
 8005422:	d4f7      	bmi.n	8005414 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8005424:	2000      	movs	r0, #0
}
 8005426:	b002      	add	sp, #8
 8005428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800542c:	6963      	ldr	r3, [r4, #20]
 800542e:	b1fb      	cbz	r3, 8005470 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8005430:	4b40      	ldr	r3, [pc, #256]	@ (8005534 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005432:	4e3f      	ldr	r6, [pc, #252]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8005434:	2201      	movs	r2, #1
 8005436:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 800543a:	f7fe ffd3 	bl	80043e4 <HAL_GetTick>
 800543e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005440:	e004      	b.n	800544c <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005442:	f7fe ffcf 	bl	80043e4 <HAL_GetTick>
 8005446:	1b40      	subs	r0, r0, r5
 8005448:	2802      	cmp	r0, #2
 800544a:	d861      	bhi.n	8005510 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800544c:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800544e:	079b      	lsls	r3, r3, #30
 8005450:	d5f7      	bpl.n	8005442 <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005452:	6823      	ldr	r3, [r4, #0]
 8005454:	e78d      	b.n	8005372 <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005456:	6852      	ldr	r2, [r2, #4]
 8005458:	0251      	lsls	r1, r2, #9
 800545a:	f53f af6b 	bmi.w	8005334 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800545e:	4a34      	ldr	r2, [pc, #208]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 8005460:	6812      	ldr	r2, [r2, #0]
 8005462:	0792      	lsls	r2, r2, #30
 8005464:	d538      	bpl.n	80054d8 <HAL_RCC_OscConfig+0x234>
 8005466:	68e2      	ldr	r2, [r4, #12]
 8005468:	2a01      	cmp	r2, #1
 800546a:	d035      	beq.n	80054d8 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 800546c:	2001      	movs	r0, #1
 800546e:	e7da      	b.n	8005426 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8005470:	4a30      	ldr	r2, [pc, #192]	@ (8005534 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005472:	4e2f      	ldr	r6, [pc, #188]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8005474:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8005478:	f7fe ffb4 	bl	80043e4 <HAL_GetTick>
 800547c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800547e:	e004      	b.n	800548a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005480:	f7fe ffb0 	bl	80043e4 <HAL_GetTick>
 8005484:	1b40      	subs	r0, r0, r5
 8005486:	2802      	cmp	r0, #2
 8005488:	d842      	bhi.n	8005510 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800548a:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800548c:	079f      	lsls	r7, r3, #30
 800548e:	d4f7      	bmi.n	8005480 <HAL_RCC_OscConfig+0x1dc>
 8005490:	e7df      	b.n	8005452 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 8005492:	2500      	movs	r5, #0
 8005494:	e780      	b.n	8005398 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005496:	684a      	ldr	r2, [r1, #4]
 8005498:	0251      	lsls	r1, r2, #9
 800549a:	f57f af1a 	bpl.w	80052d2 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800549e:	4a24      	ldr	r2, [pc, #144]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 80054a0:	6812      	ldr	r2, [r2, #0]
 80054a2:	0392      	lsls	r2, r2, #14
 80054a4:	f57f af38 	bpl.w	8005318 <HAL_RCC_OscConfig+0x74>
 80054a8:	6862      	ldr	r2, [r4, #4]
 80054aa:	2a00      	cmp	r2, #0
 80054ac:	f47f af34 	bne.w	8005318 <HAL_RCC_OscConfig+0x74>
 80054b0:	e7dc      	b.n	800546c <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054b2:	4a1f      	ldr	r2, [pc, #124]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 80054b4:	6813      	ldr	r3, [r2, #0]
 80054b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054ba:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80054bc:	f7fe ff92 	bl	80043e4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054c0:	4e1b      	ldr	r6, [pc, #108]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80054c2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054c4:	e004      	b.n	80054d0 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054c6:	f7fe ff8d 	bl	80043e4 <HAL_GetTick>
 80054ca:	1b40      	subs	r0, r0, r5
 80054cc:	2864      	cmp	r0, #100	@ 0x64
 80054ce:	d81f      	bhi.n	8005510 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054d0:	6833      	ldr	r3, [r6, #0]
 80054d2:	039b      	lsls	r3, r3, #14
 80054d4:	d5f7      	bpl.n	80054c6 <HAL_RCC_OscConfig+0x222>
 80054d6:	e71e      	b.n	8005316 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054d8:	4915      	ldr	r1, [pc, #84]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 80054da:	6920      	ldr	r0, [r4, #16]
 80054dc:	680a      	ldr	r2, [r1, #0]
 80054de:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80054e2:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80054e6:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054e8:	071a      	lsls	r2, r3, #28
 80054ea:	f57f af42 	bpl.w	8005372 <HAL_RCC_OscConfig+0xce>
 80054ee:	e79d      	b.n	800542c <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054f0:	6833      	ldr	r3, [r6, #0]
 80054f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054f6:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80054f8:	f7fe ff74 	bl	80043e4 <HAL_GetTick>
 80054fc:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054fe:	6833      	ldr	r3, [r6, #0]
 8005500:	05d9      	lsls	r1, r3, #23
 8005502:	f53f af4e 	bmi.w	80053a2 <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005506:	f7fe ff6d 	bl	80043e4 <HAL_GetTick>
 800550a:	1bc0      	subs	r0, r0, r7
 800550c:	2802      	cmp	r0, #2
 800550e:	d9f6      	bls.n	80054fe <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8005510:	2003      	movs	r0, #3
}
 8005512:	b002      	add	sp, #8
 8005514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005518:	4a05      	ldr	r2, [pc, #20]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
 800551a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800551c:	f043 0301 	orr.w	r3, r3, #1
 8005520:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8005522:	f7fe ff5f 	bl	80043e4 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005526:	4f02      	ldr	r7, [pc, #8]	@ (8005530 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8005528:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800552a:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800552e:	e00a      	b.n	8005546 <HAL_RCC_OscConfig+0x2a2>
 8005530:	40023800 	.word	0x40023800
 8005534:	42470000 	.word	0x42470000
 8005538:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800553c:	f7fe ff52 	bl	80043e4 <HAL_GetTick>
 8005540:	1b80      	subs	r0, r0, r6
 8005542:	4540      	cmp	r0, r8
 8005544:	d8e4      	bhi.n	8005510 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005546:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005548:	079a      	lsls	r2, r3, #30
 800554a:	d5f7      	bpl.n	800553c <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 800554c:	2d00      	cmp	r5, #0
 800554e:	f43f af4d 	beq.w	80053ec <HAL_RCC_OscConfig+0x148>
 8005552:	e044      	b.n	80055de <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8005554:	4a42      	ldr	r2, [pc, #264]	@ (8005660 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005556:	4e43      	ldr	r6, [pc, #268]	@ (8005664 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8005558:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800555a:	f7fe ff43 	bl	80043e4 <HAL_GetTick>
 800555e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005560:	e004      	b.n	800556c <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005562:	f7fe ff3f 	bl	80043e4 <HAL_GetTick>
 8005566:	1b40      	subs	r0, r0, r5
 8005568:	2802      	cmp	r0, #2
 800556a:	d8d1      	bhi.n	8005510 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800556c:	6833      	ldr	r3, [r6, #0]
 800556e:	0799      	lsls	r1, r3, #30
 8005570:	d4f7      	bmi.n	8005562 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005572:	6823      	ldr	r3, [r4, #0]
 8005574:	e6fb      	b.n	800536e <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005576:	2b01      	cmp	r3, #1
 8005578:	f43f af78 	beq.w	800546c <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 800557c:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800557e:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005580:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005584:	4291      	cmp	r1, r2
 8005586:	f47f af71 	bne.w	800546c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800558a:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800558c:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005590:	4291      	cmp	r1, r2
 8005592:	f47f af6b 	bne.w	800546c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005596:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005598:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 800559c:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800559e:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80055a2:	f47f af63 	bne.w	800546c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055a6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80055a8:	0852      	lsrs	r2, r2, #1
 80055aa:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80055ae:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055b0:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80055b4:	f47f af5a 	bne.w	800546c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055b8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80055ba:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055be:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80055c2:	bf14      	ite	ne
 80055c4:	2001      	movne	r0, #1
 80055c6:	2000      	moveq	r0, #0
 80055c8:	e72d      	b.n	8005426 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055ca:	4b26      	ldr	r3, [pc, #152]	@ (8005664 <HAL_RCC_OscConfig+0x3c0>)
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80055da:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055dc:	e76e      	b.n	80054bc <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 80055de:	4a21      	ldr	r2, [pc, #132]	@ (8005664 <HAL_RCC_OscConfig+0x3c0>)
 80055e0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80055e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80055e8:	e700      	b.n	80053ec <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005664 <HAL_RCC_OscConfig+0x3c0>)
 80055ec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80055ee:	f042 0204 	orr.w	r2, r2, #4
 80055f2:	671a      	str	r2, [r3, #112]	@ 0x70
 80055f4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80055f6:	f042 0201 	orr.w	r2, r2, #1
 80055fa:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055fc:	e791      	b.n	8005522 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 80055fe:	f7fe fef1 	bl	80043e4 <HAL_GetTick>
 8005602:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005604:	e005      	b.n	8005612 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005606:	f7fe feed 	bl	80043e4 <HAL_GetTick>
 800560a:	1b80      	subs	r0, r0, r6
 800560c:	2802      	cmp	r0, #2
 800560e:	f63f af7f 	bhi.w	8005510 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005612:	682b      	ldr	r3, [r5, #0]
 8005614:	0199      	lsls	r1, r3, #6
 8005616:	d4f6      	bmi.n	8005606 <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005618:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 800561c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800561e:	430b      	orrs	r3, r1
 8005620:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005624:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8005628:	0852      	lsrs	r2, r2, #1
        __HAL_RCC_PLL_ENABLE();
 800562a:	490d      	ldr	r1, [pc, #52]	@ (8005660 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800562c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005630:	3a01      	subs	r2, #1
 8005632:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8005636:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005638:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800563a:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800563c:	f7fe fed2 	bl	80043e4 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005640:	4d08      	ldr	r5, [pc, #32]	@ (8005664 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8005642:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005644:	e005      	b.n	8005652 <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005646:	f7fe fecd 	bl	80043e4 <HAL_GetTick>
 800564a:	1b00      	subs	r0, r0, r4
 800564c:	2802      	cmp	r0, #2
 800564e:	f63f af5f 	bhi.w	8005510 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005652:	682b      	ldr	r3, [r5, #0]
 8005654:	019a      	lsls	r2, r3, #6
 8005656:	d5f6      	bpl.n	8005646 <HAL_RCC_OscConfig+0x3a2>
 8005658:	e6e4      	b.n	8005424 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 800565a:	2001      	movs	r0, #1
}
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	42470000 	.word	0x42470000
 8005664:	40023800 	.word	0x40023800

08005668 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005668:	4916      	ldr	r1, [pc, #88]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800566a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800566c:	688b      	ldr	r3, [r1, #8]
 800566e:	f003 030c 	and.w	r3, r3, #12
 8005672:	2b04      	cmp	r3, #4
 8005674:	d01b      	beq.n	80056ae <HAL_RCC_GetSysClockFreq+0x46>
 8005676:	2b08      	cmp	r3, #8
 8005678:	d001      	beq.n	800567e <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800567a:	4813      	ldr	r0, [pc, #76]	@ (80056c8 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800567c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800567e:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005680:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005682:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005684:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005688:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800568c:	d111      	bne.n	80056b2 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800568e:	480e      	ldr	r0, [pc, #56]	@ (80056c8 <HAL_RCC_GetSysClockFreq+0x60>)
 8005690:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8005694:	fba1 0100 	umull	r0, r1, r1, r0
 8005698:	f7fb faf6 	bl	8000c88 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800569c:	4b09      	ldr	r3, [pc, #36]	@ (80056c4 <HAL_RCC_GetSysClockFreq+0x5c>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80056a4:	3301      	adds	r3, #1
 80056a6:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80056a8:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80056ac:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056ae:	4807      	ldr	r0, [pc, #28]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x64>)
}
 80056b0:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056b2:	4806      	ldr	r0, [pc, #24]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x64>)
 80056b4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80056b8:	2300      	movs	r3, #0
 80056ba:	fba1 0100 	umull	r0, r1, r1, r0
 80056be:	f7fb fae3 	bl	8000c88 <__aeabi_uldivmod>
 80056c2:	e7eb      	b.n	800569c <HAL_RCC_GetSysClockFreq+0x34>
 80056c4:	40023800 	.word	0x40023800
 80056c8:	00f42400 	.word	0x00f42400
 80056cc:	007a1200 	.word	0x007a1200

080056d0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80056d0:	2800      	cmp	r0, #0
 80056d2:	f000 8087 	beq.w	80057e4 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056d6:	4a48      	ldr	r2, [pc, #288]	@ (80057f8 <HAL_RCC_ClockConfig+0x128>)
 80056d8:	6813      	ldr	r3, [r2, #0]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	428b      	cmp	r3, r1
{
 80056e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056e4:	460d      	mov	r5, r1
 80056e6:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056e8:	d209      	bcs.n	80056fe <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ea:	b2cb      	uxtb	r3, r1
 80056ec:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ee:	6813      	ldr	r3, [r2, #0]
 80056f0:	f003 0307 	and.w	r3, r3, #7
 80056f4:	428b      	cmp	r3, r1
 80056f6:	d002      	beq.n	80056fe <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80056f8:	2001      	movs	r0, #1
}
 80056fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056fe:	6823      	ldr	r3, [r4, #0]
 8005700:	0798      	lsls	r0, r3, #30
 8005702:	d514      	bpl.n	800572e <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005704:	0759      	lsls	r1, r3, #29
 8005706:	d504      	bpl.n	8005712 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005708:	493c      	ldr	r1, [pc, #240]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 800570a:	688a      	ldr	r2, [r1, #8]
 800570c:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8005710:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005712:	071a      	lsls	r2, r3, #28
 8005714:	d504      	bpl.n	8005720 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005716:	4939      	ldr	r1, [pc, #228]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 8005718:	688a      	ldr	r2, [r1, #8]
 800571a:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 800571e:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005720:	4936      	ldr	r1, [pc, #216]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 8005722:	68a0      	ldr	r0, [r4, #8]
 8005724:	688a      	ldr	r2, [r1, #8]
 8005726:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800572a:	4302      	orrs	r2, r0
 800572c:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572e:	07df      	lsls	r7, r3, #31
 8005730:	d521      	bpl.n	8005776 <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005732:	6862      	ldr	r2, [r4, #4]
 8005734:	2a01      	cmp	r2, #1
 8005736:	d057      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005738:	1e93      	subs	r3, r2, #2
 800573a:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800573c:	4b2f      	ldr	r3, [pc, #188]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 800573e:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005740:	d94d      	bls.n	80057de <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005742:	0799      	lsls	r1, r3, #30
 8005744:	d5d8      	bpl.n	80056f8 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005746:	4e2d      	ldr	r6, [pc, #180]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 8005748:	68b3      	ldr	r3, [r6, #8]
 800574a:	f023 0303 	bic.w	r3, r3, #3
 800574e:	4313      	orrs	r3, r2
 8005750:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005752:	f7fe fe47 	bl	80043e4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005756:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 800575a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575c:	e004      	b.n	8005768 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800575e:	f7fe fe41 	bl	80043e4 <HAL_GetTick>
 8005762:	1bc0      	subs	r0, r0, r7
 8005764:	4540      	cmp	r0, r8
 8005766:	d844      	bhi.n	80057f2 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005768:	68b3      	ldr	r3, [r6, #8]
 800576a:	6862      	ldr	r2, [r4, #4]
 800576c:	f003 030c 	and.w	r3, r3, #12
 8005770:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005774:	d1f3      	bne.n	800575e <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005776:	4a20      	ldr	r2, [pc, #128]	@ (80057f8 <HAL_RCC_ClockConfig+0x128>)
 8005778:	6813      	ldr	r3, [r2, #0]
 800577a:	f003 0307 	and.w	r3, r3, #7
 800577e:	42ab      	cmp	r3, r5
 8005780:	d906      	bls.n	8005790 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005782:	b2eb      	uxtb	r3, r5
 8005784:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005786:	6813      	ldr	r3, [r2, #0]
 8005788:	f003 0307 	and.w	r3, r3, #7
 800578c:	42ab      	cmp	r3, r5
 800578e:	d1b3      	bne.n	80056f8 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005790:	6823      	ldr	r3, [r4, #0]
 8005792:	075a      	lsls	r2, r3, #29
 8005794:	d506      	bpl.n	80057a4 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005796:	4919      	ldr	r1, [pc, #100]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 8005798:	68e0      	ldr	r0, [r4, #12]
 800579a:	688a      	ldr	r2, [r1, #8]
 800579c:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 80057a0:	4302      	orrs	r2, r0
 80057a2:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057a4:	071b      	lsls	r3, r3, #28
 80057a6:	d507      	bpl.n	80057b8 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057a8:	4a14      	ldr	r2, [pc, #80]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 80057aa:	6921      	ldr	r1, [r4, #16]
 80057ac:	6893      	ldr	r3, [r2, #8]
 80057ae:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80057b2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80057b6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057b8:	f7ff ff56 	bl	8005668 <HAL_RCC_GetSysClockFreq>
 80057bc:	4a0f      	ldr	r2, [pc, #60]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 80057be:	4c10      	ldr	r4, [pc, #64]	@ (8005800 <HAL_RCC_ClockConfig+0x130>)
 80057c0:	6892      	ldr	r2, [r2, #8]
 80057c2:	4910      	ldr	r1, [pc, #64]	@ (8005804 <HAL_RCC_ClockConfig+0x134>)
 80057c4:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80057c8:	4603      	mov	r3, r0
 80057ca:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 80057cc:	480e      	ldr	r0, [pc, #56]	@ (8005808 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057ce:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 80057d0:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057d2:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 80057d4:	f7fe fdbc 	bl	8004350 <HAL_InitTick>
  return HAL_OK;
 80057d8:	2000      	movs	r0, #0
}
 80057da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057de:	0198      	lsls	r0, r3, #6
 80057e0:	d4b1      	bmi.n	8005746 <HAL_RCC_ClockConfig+0x76>
 80057e2:	e789      	b.n	80056f8 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 80057e4:	2001      	movs	r0, #1
}
 80057e6:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057e8:	4b04      	ldr	r3, [pc, #16]	@ (80057fc <HAL_RCC_ClockConfig+0x12c>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	039e      	lsls	r6, r3, #14
 80057ee:	d4aa      	bmi.n	8005746 <HAL_RCC_ClockConfig+0x76>
 80057f0:	e782      	b.n	80056f8 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 80057f2:	2003      	movs	r0, #3
 80057f4:	e781      	b.n	80056fa <HAL_RCC_ClockConfig+0x2a>
 80057f6:	bf00      	nop
 80057f8:	40023c00 	.word	0x40023c00
 80057fc:	40023800 	.word	0x40023800
 8005800:	0800b018 	.word	0x0800b018
 8005804:	2000001c 	.word	0x2000001c
 8005808:	20000024 	.word	0x20000024

0800580c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800580c:	4b04      	ldr	r3, [pc, #16]	@ (8005820 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800580e:	4905      	ldr	r1, [pc, #20]	@ (8005824 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	4a05      	ldr	r2, [pc, #20]	@ (8005828 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005814:	6808      	ldr	r0, [r1, #0]
 8005816:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800581a:	5cd3      	ldrb	r3, [r2, r3]
}
 800581c:	40d8      	lsrs	r0, r3
 800581e:	4770      	bx	lr
 8005820:	40023800 	.word	0x40023800
 8005824:	2000001c 	.word	0x2000001c
 8005828:	0800b010 	.word	0x0800b010

0800582c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800582c:	4b04      	ldr	r3, [pc, #16]	@ (8005840 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800582e:	4905      	ldr	r1, [pc, #20]	@ (8005844 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	4a05      	ldr	r2, [pc, #20]	@ (8005848 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005834:	6808      	ldr	r0, [r1, #0]
 8005836:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800583a:	5cd3      	ldrb	r3, [r2, r3]
}
 800583c:	40d8      	lsrs	r0, r3
 800583e:	4770      	bx	lr
 8005840:	40023800 	.word	0x40023800
 8005844:	2000001c 	.word	0x2000001c
 8005848:	0800b010 	.word	0x0800b010

0800584c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800584c:	2800      	cmp	r0, #0
 800584e:	f000 8082 	beq.w	8005956 <HAL_TIM_Base_Init+0x10a>
{
 8005852:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005854:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005858:	4604      	mov	r4, r0
 800585a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800585e:	2b00      	cmp	r3, #0
 8005860:	d074      	beq.n	800594c <HAL_TIM_Base_Init+0x100>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005862:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005864:	4e42      	ldr	r6, [pc, #264]	@ (8005970 <HAL_TIM_Base_Init+0x124>)
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005866:	69a0      	ldr	r0, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005868:	68e5      	ldr	r5, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800586a:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 800586c:	2302      	movs	r3, #2
 800586e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005872:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8005874:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005876:	d059      	beq.n	800592c <HAL_TIM_Base_Init+0xe0>
 8005878:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800587c:	d02c      	beq.n	80058d8 <HAL_TIM_Base_Init+0x8c>
 800587e:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8005882:	42b2      	cmp	r2, r6
 8005884:	d028      	beq.n	80058d8 <HAL_TIM_Base_Init+0x8c>
 8005886:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800588a:	42b2      	cmp	r2, r6
 800588c:	d024      	beq.n	80058d8 <HAL_TIM_Base_Init+0x8c>
 800588e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005892:	42b2      	cmp	r2, r6
 8005894:	d020      	beq.n	80058d8 <HAL_TIM_Base_Init+0x8c>
 8005896:	f506 4678 	add.w	r6, r6, #63488	@ 0xf800
 800589a:	42b2      	cmp	r2, r6
 800589c:	d046      	beq.n	800592c <HAL_TIM_Base_Init+0xe0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800589e:	4e35      	ldr	r6, [pc, #212]	@ (8005974 <HAL_TIM_Base_Init+0x128>)
 80058a0:	42b2      	cmp	r2, r6
 80058a2:	d01d      	beq.n	80058e0 <HAL_TIM_Base_Init+0x94>
 80058a4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80058a8:	42b2      	cmp	r2, r6
 80058aa:	d019      	beq.n	80058e0 <HAL_TIM_Base_Init+0x94>
 80058ac:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80058b0:	42b2      	cmp	r2, r6
 80058b2:	d015      	beq.n	80058e0 <HAL_TIM_Base_Init+0x94>
 80058b4:	f5a6 3698 	sub.w	r6, r6, #77824	@ 0x13000
 80058b8:	42b2      	cmp	r2, r6
 80058ba:	d04e      	beq.n	800595a <HAL_TIM_Base_Init+0x10e>
 80058bc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80058c0:	42b2      	cmp	r2, r6
 80058c2:	d00d      	beq.n	80058e0 <HAL_TIM_Base_Init+0x94>
 80058c4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80058c8:	42b2      	cmp	r2, r6
 80058ca:	d009      	beq.n	80058e0 <HAL_TIM_Base_Init+0x94>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058d0:	62d5      	str	r5, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058d2:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 80058d4:	6291      	str	r1, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058d6:	e00c      	b.n	80058f2 <HAL_TIM_Base_Init+0xa6>
    tmpcr1 |= Structure->CounterMode;
 80058d8:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80058de:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058e0:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058e2:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 80058e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058e8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058ee:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 80058f0:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058f2:	6811      	ldr	r1, [r2, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058f4:	2301      	movs	r3, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058f6:	f041 0104 	orr.w	r1, r1, #4
 80058fa:	6011      	str	r1, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 80058fc:	6153      	str	r3, [r2, #20]

  TIMx->CR1 = tmpcr1;
 80058fe:	6010      	str	r0, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005900:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005904:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005908:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800590c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005910:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005914:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005918:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800591c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005920:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005924:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005928:	2000      	movs	r0, #0
}
 800592a:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 800592c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800592e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005932:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005934:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005936:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8005938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800593c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800593e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->PSC = Structure->Prescaler;
 8005942:	6291      	str	r1, [r2, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005944:	4318      	orrs	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8005946:	6963      	ldr	r3, [r4, #20]
 8005948:	6313      	str	r3, [r2, #48]	@ 0x30
 800594a:	e7d2      	b.n	80058f2 <HAL_TIM_Base_Init+0xa6>
    htim->Lock = HAL_UNLOCKED;
 800594c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005950:	f7fe fa6e 	bl	8003e30 <HAL_TIM_Base_MspInit>
 8005954:	e785      	b.n	8005862 <HAL_TIM_Base_Init+0x16>
    return HAL_ERROR;
 8005956:	2001      	movs	r0, #1
}
 8005958:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800595c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005960:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005966:	4318      	orrs	r0, r3
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005968:	4b03      	ldr	r3, [pc, #12]	@ (8005978 <HAL_TIM_Base_Init+0x12c>)
 800596a:	62dd      	str	r5, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800596c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800596e:	e7c0      	b.n	80058f2 <HAL_TIM_Base_Init+0xa6>
 8005970:	40010000 	.word	0x40010000
 8005974:	40014000 	.word	0x40014000
 8005978:	40001800 	.word	0x40001800

0800597c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800597c:	2800      	cmp	r0, #0
 800597e:	f000 8082 	beq.w	8005a86 <HAL_TIM_PWM_Init+0x10a>
{
 8005982:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005984:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005988:	4604      	mov	r4, r0
 800598a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800598e:	2b00      	cmp	r3, #0
 8005990:	d074      	beq.n	8005a7c <HAL_TIM_PWM_Init+0x100>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005992:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005994:	4e42      	ldr	r6, [pc, #264]	@ (8005aa0 <HAL_TIM_PWM_Init+0x124>)
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005996:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005998:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800599a:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 800599c:	2302      	movs	r3, #2
 800599e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059a2:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80059a4:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059a6:	d059      	beq.n	8005a5c <HAL_TIM_PWM_Init+0xe0>
 80059a8:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80059ac:	d02c      	beq.n	8005a08 <HAL_TIM_PWM_Init+0x8c>
 80059ae:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 80059b2:	42b2      	cmp	r2, r6
 80059b4:	d028      	beq.n	8005a08 <HAL_TIM_PWM_Init+0x8c>
 80059b6:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80059ba:	42b2      	cmp	r2, r6
 80059bc:	d024      	beq.n	8005a08 <HAL_TIM_PWM_Init+0x8c>
 80059be:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80059c2:	42b2      	cmp	r2, r6
 80059c4:	d020      	beq.n	8005a08 <HAL_TIM_PWM_Init+0x8c>
 80059c6:	f506 4678 	add.w	r6, r6, #63488	@ 0xf800
 80059ca:	42b2      	cmp	r2, r6
 80059cc:	d046      	beq.n	8005a5c <HAL_TIM_PWM_Init+0xe0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059ce:	4e35      	ldr	r6, [pc, #212]	@ (8005aa4 <HAL_TIM_PWM_Init+0x128>)
 80059d0:	42b2      	cmp	r2, r6
 80059d2:	d01d      	beq.n	8005a10 <HAL_TIM_PWM_Init+0x94>
 80059d4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80059d8:	42b2      	cmp	r2, r6
 80059da:	d019      	beq.n	8005a10 <HAL_TIM_PWM_Init+0x94>
 80059dc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80059e0:	42b2      	cmp	r2, r6
 80059e2:	d015      	beq.n	8005a10 <HAL_TIM_PWM_Init+0x94>
 80059e4:	f5a6 3698 	sub.w	r6, r6, #77824	@ 0x13000
 80059e8:	42b2      	cmp	r2, r6
 80059ea:	d04e      	beq.n	8005a8a <HAL_TIM_PWM_Init+0x10e>
 80059ec:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80059f0:	42b2      	cmp	r2, r6
 80059f2:	d00d      	beq.n	8005a10 <HAL_TIM_PWM_Init+0x94>
 80059f4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80059f8:	42b2      	cmp	r2, r6
 80059fa:	d009      	beq.n	8005a10 <HAL_TIM_PWM_Init+0x94>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a00:	62d5      	str	r5, [r2, #44]	@ 0x2c
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a02:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 8005a04:	6291      	str	r1, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a06:	e00c      	b.n	8005a22 <HAL_TIM_PWM_Init+0xa6>
    tmpcr1 |= Structure->CounterMode;
 8005a08:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005a0e:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a10:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a12:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a18:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a1e:	4318      	orrs	r0, r3
  TIMx->PSC = Structure->Prescaler;
 8005a20:	6291      	str	r1, [r2, #40]	@ 0x28
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a22:	6811      	ldr	r1, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005a24:	2301      	movs	r3, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a26:	f041 0104 	orr.w	r1, r1, #4
 8005a2a:	6011      	str	r1, [r2, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005a2c:	6153      	str	r3, [r2, #20]
  TIMx->CR1 = tmpcr1;
 8005a2e:	6010      	str	r0, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a30:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a34:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005a38:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005a3c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005a40:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a44:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a4c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005a50:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005a54:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005a58:	2000      	movs	r0, #0
}
 8005a5a:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8005a5c:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005a62:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a64:	6926      	ldr	r6, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a66:	62d5      	str	r5, [r2, #44]	@ 0x2c
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a6c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->PSC = Structure->Prescaler;
 8005a72:	6291      	str	r1, [r2, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a74:	4318      	orrs	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8005a76:	6963      	ldr	r3, [r4, #20]
 8005a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a7a:	e7d2      	b.n	8005a22 <HAL_TIM_PWM_Init+0xa6>
    htim->Lock = HAL_UNLOCKED;
 8005a7c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005a80:	f7fe fad4 	bl	800402c <HAL_TIM_PWM_MspInit>
 8005a84:	e785      	b.n	8005992 <HAL_TIM_PWM_Init+0x16>
    return HAL_ERROR;
 8005a86:	2001      	movs	r0, #1
}
 8005a88:	4770      	bx	lr
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a8a:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a90:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a96:	4318      	orrs	r0, r3
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a98:	4b03      	ldr	r3, [pc, #12]	@ (8005aa8 <HAL_TIM_PWM_Init+0x12c>)
 8005a9a:	62dd      	str	r5, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005a9c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a9e:	e7c0      	b.n	8005a22 <HAL_TIM_PWM_Init+0xa6>
 8005aa0:	40010000 	.word	0x40010000
 8005aa4:	40014000 	.word	0x40014000
 8005aa8:	40001800 	.word	0x40001800

08005aac <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8005aac:	bb69      	cbnz	r1, 8005b0a <HAL_TIM_PWM_Start+0x5e>
 8005aae:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d135      	bne.n	8005b22 <HAL_TIM_PWM_Start+0x76>
 8005ab6:	2302      	movs	r3, #2
 8005ab8:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
 8005abc:	6803      	ldr	r3, [r0, #0]
 8005abe:	f001 011f 	and.w	r1, r1, #31
 8005ac2:	6a18      	ldr	r0, [r3, #32]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	408a      	lsls	r2, r1
 8005ac8:	ea20 0002 	bic.w	r0, r0, r2
 8005acc:	6218      	str	r0, [r3, #32]
 8005ace:	6a18      	ldr	r0, [r3, #32]
 8005ad0:	4925      	ldr	r1, [pc, #148]	@ (8005b68 <HAL_TIM_PWM_Start+0xbc>)
 8005ad2:	4302      	orrs	r2, r0
 8005ad4:	428b      	cmp	r3, r1
 8005ad6:	621a      	str	r2, [r3, #32]
 8005ad8:	d025      	beq.n	8005b26 <HAL_TIM_PWM_Start+0x7a>
 8005ada:	4a24      	ldr	r2, [pc, #144]	@ (8005b6c <HAL_TIM_PWM_Start+0xc0>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d022      	beq.n	8005b26 <HAL_TIM_PWM_Start+0x7a>
 8005ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae4:	d006      	beq.n	8005af4 <HAL_TIM_PWM_Start+0x48>
 8005ae6:	4a22      	ldr	r2, [pc, #136]	@ (8005b70 <HAL_TIM_PWM_Start+0xc4>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d003      	beq.n	8005af4 <HAL_TIM_PWM_Start+0x48>
 8005aec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d12d      	bne.n	8005b50 <HAL_TIM_PWM_Start+0xa4>
 8005af4:	689a      	ldr	r2, [r3, #8]
 8005af6:	f002 0207 	and.w	r2, r2, #7
 8005afa:	2a06      	cmp	r2, #6
 8005afc:	d003      	beq.n	8005b06 <HAL_TIM_PWM_Start+0x5a>
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	f042 0201 	orr.w	r2, r2, #1
 8005b04:	601a      	str	r2, [r3, #0]
 8005b06:	2000      	movs	r0, #0
 8005b08:	4770      	bx	lr
 8005b0a:	2904      	cmp	r1, #4
 8005b0c:	d010      	beq.n	8005b30 <HAL_TIM_PWM_Start+0x84>
 8005b0e:	2908      	cmp	r1, #8
 8005b10:	d016      	beq.n	8005b40 <HAL_TIM_PWM_Start+0x94>
 8005b12:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d103      	bne.n	8005b22 <HAL_TIM_PWM_Start+0x76>
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8005b20:	e7cc      	b.n	8005abc <HAL_TIM_PWM_Start+0x10>
 8005b22:	2001      	movs	r0, #1
 8005b24:	4770      	bx	lr
 8005b26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b2c:	645a      	str	r2, [r3, #68]	@ 0x44
 8005b2e:	e7e1      	b.n	8005af4 <HAL_TIM_PWM_Start+0x48>
 8005b30:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d1f4      	bne.n	8005b22 <HAL_TIM_PWM_Start+0x76>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8005b3e:	e7bd      	b.n	8005abc <HAL_TIM_PWM_Start+0x10>
 8005b40:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d1ec      	bne.n	8005b22 <HAL_TIM_PWM_Start+0x76>
 8005b48:	2302      	movs	r3, #2
 8005b4a:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8005b4e:	e7b5      	b.n	8005abc <HAL_TIM_PWM_Start+0x10>
 8005b50:	4a08      	ldr	r2, [pc, #32]	@ (8005b74 <HAL_TIM_PWM_Start+0xc8>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d0ce      	beq.n	8005af4 <HAL_TIM_PWM_Start+0x48>
 8005b56:	4a08      	ldr	r2, [pc, #32]	@ (8005b78 <HAL_TIM_PWM_Start+0xcc>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d0cb      	beq.n	8005af4 <HAL_TIM_PWM_Start+0x48>
 8005b5c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d1cc      	bne.n	8005afe <HAL_TIM_PWM_Start+0x52>
 8005b64:	e7c6      	b.n	8005af4 <HAL_TIM_PWM_Start+0x48>
 8005b66:	bf00      	nop
 8005b68:	40010000 	.word	0x40010000
 8005b6c:	40010400 	.word	0x40010400
 8005b70:	40000400 	.word	0x40000400
 8005b74:	40000c00 	.word	0x40000c00
 8005b78:	40014000 	.word	0x40014000

08005b7c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8005b7c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	f000 80c7 	beq.w	8005d14 <HAL_TIM_PWM_ConfigChannel+0x198>
 8005b86:	2301      	movs	r3, #1
{
 8005b88:	b570      	push	{r4, r5, r6, lr}
 8005b8a:	4684      	mov	ip, r0
  __HAL_LOCK(htim);
 8005b8c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8005b90:	2a0c      	cmp	r2, #12
 8005b92:	d808      	bhi.n	8005ba6 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8005b94:	e8df f002 	tbb	[pc, r2]
 8005b98:	0707073e 	.word	0x0707073e
 8005b9c:	07070768 	.word	0x07070768
 8005ba0:	07070794 	.word	0x07070794
 8005ba4:	0c          	.byte	0x0c
 8005ba5:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8005bac:	2001      	movs	r0, #1
}
 8005bae:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bb0:	6803      	ldr	r3, [r0, #0]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bb2:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005bb4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bb6:	6a18      	ldr	r0, [r3, #32]
 8005bb8:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8005bbc:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005bbe:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005bc0:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bc2:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bc6:	ea40 2005 	orr.w	r0, r0, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bca:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8005bcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bd0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd4:	4d6b      	ldr	r5, [pc, #428]	@ (8005d84 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005bd6:	42ab      	cmp	r3, r5
 8005bd8:	f000 80ae 	beq.w	8005d38 <HAL_TIM_PWM_ConfigChannel+0x1bc>
 8005bdc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005be0:	42ab      	cmp	r3, r5
 8005be2:	f000 80a9 	beq.w	8005d38 <HAL_TIM_PWM_ConfigChannel+0x1bc>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005be6:	605c      	str	r4, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005be8:	61d8      	str	r0, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bea:	6848      	ldr	r0, [r1, #4]
 8005bec:	6418      	str	r0, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bee:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bf0:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bf2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bf4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bfa:	69da      	ldr	r2, [r3, #28]
 8005bfc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c02:	69da      	ldr	r2, [r3, #28]
 8005c04:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005c08:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005c10:	2000      	movs	r0, #0
}
 8005c12:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c14:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005c16:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005c18:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c1a:	6a18      	ldr	r0, [r3, #32]
 8005c1c:	f020 0001 	bic.w	r0, r0, #1
 8005c20:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005c22:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005c24:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c26:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005c2a:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8005c2c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8005c2e:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 8005c32:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c34:	4d53      	ldr	r5, [pc, #332]	@ (8005d84 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005c36:	42ab      	cmp	r3, r5
 8005c38:	f000 8084 	beq.w	8005d44 <HAL_TIM_PWM_ConfigChannel+0x1c8>
 8005c3c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c40:	42ab      	cmp	r3, r5
 8005c42:	d07f      	beq.n	8005d44 <HAL_TIM_PWM_ConfigChannel+0x1c8>
  TIMx->CR2 = tmpcr2;
 8005c44:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005c46:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8005c48:	6848      	ldr	r0, [r1, #4]
 8005c4a:	6358      	str	r0, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8005c4c:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c4e:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c50:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c52:	f042 0208 	orr.w	r2, r2, #8
 8005c56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c58:	699a      	ldr	r2, [r3, #24]
 8005c5a:	f022 0204 	bic.w	r2, r2, #4
 8005c5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c60:	699a      	ldr	r2, [r3, #24]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	619a      	str	r2, [r3, #24]
      break;
 8005c66:	e7d0      	b.n	8005c0a <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c68:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c6a:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005c6c:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c6e:	6a18      	ldr	r0, [r3, #32]
 8005c70:	f020 0010 	bic.w	r0, r0, #16
 8005c74:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005c76:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005c78:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c7a:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c7e:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c82:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8005c84:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c88:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c8c:	4d3d      	ldr	r5, [pc, #244]	@ (8005d84 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005c8e:	42ab      	cmp	r3, r5
 8005c90:	d067      	beq.n	8005d62 <HAL_TIM_PWM_ConfigChannel+0x1e6>
 8005c92:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005c96:	42ab      	cmp	r3, r5
 8005c98:	d063      	beq.n	8005d62 <HAL_TIM_PWM_ConfigChannel+0x1e6>
  TIMx->CR2 = tmpcr2;
 8005c9a:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005c9c:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005c9e:	6848      	ldr	r0, [r1, #4]
 8005ca0:	6398      	str	r0, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8005ca2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ca4:	699a      	ldr	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ca6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ca8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cae:	699a      	ldr	r2, [r3, #24]
 8005cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cb4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005cb6:	699a      	ldr	r2, [r3, #24]
 8005cb8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005cbc:	619a      	str	r2, [r3, #24]
      break;
 8005cbe:	e7a4      	b.n	8005c0a <HAL_TIM_PWM_ConfigChannel+0x8e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cc0:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8005cc2:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8005cc4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cc6:	6a18      	ldr	r0, [r3, #32]
 8005cc8:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8005ccc:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005cce:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005cd0:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cd2:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005cd6:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cd8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8005cda:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cde:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ce2:	4d28      	ldr	r5, [pc, #160]	@ (8005d84 <HAL_TIM_PWM_ConfigChannel+0x208>)
 8005ce4:	42ab      	cmp	r3, r5
 8005ce6:	d017      	beq.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x19c>
 8005ce8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005cec:	42ab      	cmp	r3, r5
 8005cee:	d013      	beq.n	8005d18 <HAL_TIM_PWM_ConfigChannel+0x19c>
  TIMx->CR2 = tmpcr2;
 8005cf0:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005cf2:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005cf4:	6848      	ldr	r0, [r1, #4]
 8005cf6:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005cf8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cfa:	69da      	ldr	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cfc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cfe:	f042 0208 	orr.w	r2, r2, #8
 8005d02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d04:	69da      	ldr	r2, [r3, #28]
 8005d06:	f022 0204 	bic.w	r2, r2, #4
 8005d0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d0c:	69da      	ldr	r2, [r3, #28]
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	61da      	str	r2, [r3, #28]
      break;
 8005d12:	e77a      	b.n	8005c0a <HAL_TIM_PWM_ConfigChannel+0x8e>
  __HAL_LOCK(htim);
 8005d14:	2002      	movs	r0, #2
}
 8005d16:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d18:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d1e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d22:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d26:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d2a:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d32:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
 8005d36:	e7db      	b.n	8005cf0 <HAL_TIM_PWM_ConfigChannel+0x174>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d38:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d3a:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d3e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8005d42:	e750      	b.n	8005be6 <HAL_TIM_PWM_ConfigChannel+0x6a>
    tmpccer |= OC_Config->OCNPolarity;
 8005d44:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d46:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005d4a:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d4c:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d50:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d54:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d58:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d5c:	ea4e 0404 	orr.w	r4, lr, r4
 8005d60:	e770      	b.n	8005c44 <HAL_TIM_PWM_ConfigChannel+0xc8>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d62:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d68:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d6c:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d70:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d74:	ea46 0e05 	orr.w	lr, r6, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d7c:	ea44 048e 	orr.w	r4, r4, lr, lsl #2
 8005d80:	e78b      	b.n	8005c9a <HAL_TIM_PWM_ConfigChannel+0x11e>
 8005d82:	bf00      	nop
 8005d84:	40010000 	.word	0x40010000

08005d88 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005d88:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005d8c:	2a01      	cmp	r2, #1
 8005d8e:	d06e      	beq.n	8005e6e <HAL_TIM_ConfigClockSource+0xe6>
 8005d90:	4603      	mov	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 8005d92:	6802      	ldr	r2, [r0, #0]
{
 8005d94:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005d96:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8005d98:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 8005d9a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005d9e:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005da2:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005da4:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
 8005da8:	f024 0477 	bic.w	r4, r4, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005dac:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005dae:	680c      	ldr	r4, [r1, #0]
 8005db0:	2c60      	cmp	r4, #96	@ 0x60
 8005db2:	d076      	beq.n	8005ea2 <HAL_TIM_ConfigClockSource+0x11a>
 8005db4:	d811      	bhi.n	8005dda <HAL_TIM_ConfigClockSource+0x52>
 8005db6:	2c40      	cmp	r4, #64	@ 0x40
 8005db8:	d05b      	beq.n	8005e72 <HAL_TIM_ConfigClockSource+0xea>
 8005dba:	d82e      	bhi.n	8005e1a <HAL_TIM_ConfigClockSource+0x92>
 8005dbc:	2c20      	cmp	r4, #32
 8005dbe:	d004      	beq.n	8005dca <HAL_TIM_ConfigClockSource+0x42>
 8005dc0:	f200 8088 	bhi.w	8005ed4 <HAL_TIM_ConfigClockSource+0x14c>
 8005dc4:	f034 0110 	bics.w	r1, r4, #16
 8005dc8:	d11f      	bne.n	8005e0a <HAL_TIM_ConfigClockSource+0x82>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dca:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dcc:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dd0:	4321      	orrs	r1, r4
 8005dd2:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dd6:	6091      	str	r1, [r2, #8]
}
 8005dd8:	e016      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 8005dda:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8005dde:	d013      	beq.n	8005e08 <HAL_TIM_ConfigClockSource+0x80>
 8005de0:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8005de4:	d033      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0xc6>
 8005de6:	2c70      	cmp	r4, #112	@ 0x70
 8005de8:	d10f      	bne.n	8005e0a <HAL_TIM_ConfigClockSource+0x82>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005dea:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005dee:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005df0:	4328      	orrs	r0, r5
 8005df2:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005df4:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005df8:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8005dfc:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dfe:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005e00:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e02:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005e06:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005e08:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005e0a:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8005e0c:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8005e0e:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005e16:	bc30      	pop	{r4, r5}
 8005e18:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005e1a:	2c50      	cmp	r4, #80	@ 0x50
 8005e1c:	d1f5      	bne.n	8005e0a <HAL_TIM_ConfigClockSource+0x82>
                               sClockSourceConfig->ClockPolarity,
 8005e1e:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005e20:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8005e22:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e24:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005e28:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e2a:	6a11      	ldr	r1, [r2, #32]
 8005e2c:	f021 0101 	bic.w	r1, r1, #1
 8005e30:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e32:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e34:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e38:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005e3c:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8005e3e:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8005e40:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e42:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e46:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8005e4a:	6091      	str	r1, [r2, #8]
}
 8005e4c:	e7dc      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x80>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e4e:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8005e52:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e54:	4328      	orrs	r0, r5
 8005e56:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e58:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e5c:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8005e60:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8005e62:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e64:	6891      	ldr	r1, [r2, #8]
 8005e66:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8005e6a:	6091      	str	r1, [r2, #8]
      break;
 8005e6c:	e7cc      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x80>
  __HAL_LOCK(htim);
 8005e6e:	2002      	movs	r0, #2
}
 8005e70:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8005e72:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005e74:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8005e76:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e78:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005e7c:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e7e:	6a11      	ldr	r1, [r2, #32]
 8005e80:	f021 0101 	bic.w	r1, r1, #1
 8005e84:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e86:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e88:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e8c:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005e90:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8005e92:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8005e94:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e96:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e9a:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8005e9e:	6091      	str	r1, [r2, #8]
}
 8005ea0:	e7b2      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x80>
                               sClockSourceConfig->ClockPolarity,
 8005ea2:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005ea4:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 8005ea6:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ea8:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005eac:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005eb0:	6a10      	ldr	r0, [r2, #32]
 8005eb2:	f020 0010 	bic.w	r0, r0, #16
 8005eb6:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb8:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005eba:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ebe:	ea40 3004 	orr.w	r0, r0, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005ec2:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8005ec4:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8005ec6:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ec8:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ecc:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8005ed0:	6091      	str	r1, [r2, #8]
}
 8005ed2:	e799      	b.n	8005e08 <HAL_TIM_ConfigClockSource+0x80>
  switch (sClockSourceConfig->ClockSource)
 8005ed4:	2c30      	cmp	r4, #48	@ 0x30
 8005ed6:	f43f af78 	beq.w	8005dca <HAL_TIM_ConfigClockSource+0x42>
 8005eda:	e796      	b.n	8005e0a <HAL_TIM_ConfigClockSource+0x82>

08005edc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005edc:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005ee0:	2a01      	cmp	r2, #1
 8005ee2:	d037      	beq.n	8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8005ee4:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ee6:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee8:	2002      	movs	r0, #2
{
 8005eea:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005eec:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005ef0:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ef2:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8005ef4:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ef6:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005efa:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005efc:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005efe:	4816      	ldr	r0, [pc, #88]	@ (8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 8005f00:	4282      	cmp	r2, r0
 8005f02:	d01a      	beq.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005f04:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005f08:	d017      	beq.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005f0a:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005f0e:	4282      	cmp	r2, r0
 8005f10:	d013      	beq.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005f12:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005f16:	4282      	cmp	r2, r0
 8005f18:	d00f      	beq.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005f1a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005f1e:	4282      	cmp	r2, r0
 8005f20:	d00b      	beq.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005f22:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8005f26:	4282      	cmp	r2, r0
 8005f28:	d007      	beq.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005f2a:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8005f2e:	4282      	cmp	r2, r0
 8005f30:	d003      	beq.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
 8005f32:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8005f36:	4282      	cmp	r2, r0
 8005f38:	d104      	bne.n	8005f44 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f3a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f3c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f40:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f42:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005f44:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005f4c:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005f50:	bc30      	pop	{r4, r5}
 8005f52:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005f54:	2002      	movs	r0, #2
}
 8005f56:	4770      	bx	lr
 8005f58:	40010000 	.word	0x40010000

08005f5c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f5c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d023      	beq.n	8005fac <HAL_TIMEx_ConfigBreakDeadTime+0x50>
{
 8005f64:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f66:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8005f6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f6e:	4602      	mov	r2, r0
 8005f70:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f72:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f74:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f76:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f7a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f80:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f82:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f88:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f8a:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f8c:	69cc      	ldr	r4, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f92:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f98:	6810      	ldr	r0, [r2, #0]

  __HAL_UNLOCK(htim);
 8005f9a:	2100      	movs	r1, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f9c:	4323      	orrs	r3, r4
  htim->Instance->BDTR = tmpbdtr;
 8005f9e:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8005fa0:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8005fa4:	4608      	mov	r0, r1
}
 8005fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005faa:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005fac:	2002      	movs	r0, #2
}
 8005fae:	4770      	bx	lr

08005fb0 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	f000 8087 	beq.w	80060c4 <HAL_UART_Init+0x114>
{
 8005fb6:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fb8:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005fbc:	4604      	mov	r4, r0
 8005fbe:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d079      	beq.n	80060ba <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fc6:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fc8:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8005fca:	2224      	movs	r2, #36	@ 0x24
 8005fcc:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8005fd0:	68da      	ldr	r2, [r3, #12]
 8005fd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fd6:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd8:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fda:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fdc:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8005fe0:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fe2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fe4:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fe6:	4302      	orrs	r2, r0
 8005fe8:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8005fea:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fec:	4302      	orrs	r2, r0
 8005fee:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8005ff0:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 8005ff4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ff8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ffe:	695a      	ldr	r2, [r3, #20]
 8006000:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006002:	4931      	ldr	r1, [pc, #196]	@ (80060c8 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006004:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006008:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800600a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800600c:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800600e:	d036      	beq.n	800607e <HAL_UART_Init+0xce>
 8006010:	4a2e      	ldr	r2, [pc, #184]	@ (80060cc <HAL_UART_Init+0x11c>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d033      	beq.n	800607e <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006016:	f7ff fbf9 	bl	800580c <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800601a:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800601c:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800601e:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006022:	e9d4 5300 	ldrd	r5, r3, [r4]
 8006026:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800602a:	d02b      	beq.n	8006084 <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800602c:	009a      	lsls	r2, r3, #2
 800602e:	0f9b      	lsrs	r3, r3, #30
 8006030:	f7fa fe2a 	bl	8000c88 <__aeabi_uldivmod>
 8006034:	4a26      	ldr	r2, [pc, #152]	@ (80060d0 <HAL_UART_Init+0x120>)
 8006036:	fba2 1300 	umull	r1, r3, r2, r0
 800603a:	095b      	lsrs	r3, r3, #5
 800603c:	2164      	movs	r1, #100	@ 0x64
 800603e:	fb01 0013 	mls	r0, r1, r3, r0
 8006042:	0100      	lsls	r0, r0, #4
 8006044:	3032      	adds	r0, #50	@ 0x32
 8006046:	fba2 2000 	umull	r2, r0, r2, r0
 800604a:	011b      	lsls	r3, r3, #4
 800604c:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8006050:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006052:	692a      	ldr	r2, [r5, #16]
 8006054:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006058:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800605a:	696a      	ldr	r2, [r5, #20]
 800605c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006060:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8006062:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006064:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006066:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8006068:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800606c:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800606e:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006070:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006074:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8006078:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800607a:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800607c:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 800607e:	f7ff fbd5 	bl	800582c <HAL_RCC_GetPCLK2Freq>
 8006082:	e7ca      	b.n	800601a <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006084:	18da      	adds	r2, r3, r3
 8006086:	f04f 0300 	mov.w	r3, #0
 800608a:	415b      	adcs	r3, r3
 800608c:	f7fa fdfc 	bl	8000c88 <__aeabi_uldivmod>
 8006090:	4a0f      	ldr	r2, [pc, #60]	@ (80060d0 <HAL_UART_Init+0x120>)
 8006092:	fba2 3100 	umull	r3, r1, r2, r0
 8006096:	0949      	lsrs	r1, r1, #5
 8006098:	2364      	movs	r3, #100	@ 0x64
 800609a:	fb03 0311 	mls	r3, r3, r1, r0
 800609e:	00db      	lsls	r3, r3, #3
 80060a0:	3332      	adds	r3, #50	@ 0x32
 80060a2:	fba2 2303 	umull	r2, r3, r2, r3
 80060a6:	f3c3 1242 	ubfx	r2, r3, #5, #3
 80060aa:	091b      	lsrs	r3, r3, #4
 80060ac:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80060b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80060b4:	4413      	add	r3, r2
 80060b6:	60ab      	str	r3, [r5, #8]
 80060b8:	e7cb      	b.n	8006052 <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 80060ba:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80060be:	f7fe f89f 	bl	8004200 <HAL_UART_MspInit>
 80060c2:	e780      	b.n	8005fc6 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 80060c4:	2001      	movs	r0, #1
}
 80060c6:	4770      	bx	lr
 80060c8:	40011000 	.word	0x40011000
 80060cc:	40011400 	.word	0x40011400
 80060d0:	51eb851f 	.word	0x51eb851f

080060d4 <HAL_UART_Transmit_DMA>:
  if (huart->gState == HAL_UART_STATE_READY)
 80060d4:	f890 c041 	ldrb.w	ip, [r0, #65]	@ 0x41
 80060d8:	f1bc 0f20 	cmp.w	ip, #32
 80060dc:	d134      	bne.n	8006148 <HAL_UART_Transmit_DMA+0x74>
{
 80060de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060e2:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 80060e4:	b101      	cbz	r1, 80060e8 <HAL_UART_Transmit_DMA+0x14>
 80060e6:	b912      	cbnz	r2, 80060ee <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 80060e8:	2001      	movs	r0, #1
}
 80060ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    huart->TxXferCount = Size;
 80060ee:	84e2      	strh	r2, [r4, #38]	@ 0x26
    huart->TxXferSize = Size;
 80060f0:	84a2      	strh	r2, [r4, #36]	@ 0x24
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80060f2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80060f4:	f8df e064 	ldr.w	lr, [pc, #100]	@ 800615c <HAL_UART_Transmit_DMA+0x88>
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80060f8:	4f17      	ldr	r7, [pc, #92]	@ (8006158 <HAL_UART_Transmit_DMA+0x84>)
    huart->pTxBuffPtr = pData;
 80060fa:	6221      	str	r1, [r4, #32]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060fc:	fa5f f58c 	uxtb.w	r5, ip
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006100:	4613      	mov	r3, r2
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006102:	f8df c05c 	ldr.w	ip, [pc, #92]	@ 8006160 <HAL_UART_Transmit_DMA+0x8c>
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006106:	6822      	ldr	r2, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006108:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800610a:	f04f 0821 	mov.w	r8, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800610e:	6466      	str	r6, [r4, #68]	@ 0x44
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006110:	3204      	adds	r2, #4
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006112:	f884 8041 	strb.w	r8, [r4, #65]	@ 0x41
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006116:	e9c0 ec0f 	strd	lr, ip, [r0, #60]	@ 0x3c
    huart->hdmatx->XferAbortCallback = NULL;
 800611a:	e9c0 7613 	strd	r7, r6, [r0, #76]	@ 0x4c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800611e:	f7fe fd65 	bl	8004bec <HAL_DMA_Start_IT>
 8006122:	b998      	cbnz	r0, 800614c <HAL_UART_Transmit_DMA+0x78>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006124:	6822      	ldr	r2, [r4, #0]
 8006126:	f06f 0340 	mvn.w	r3, #64	@ 0x40
 800612a:	6013      	str	r3, [r2, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612c:	f102 0314 	add.w	r3, r2, #20
 8006130:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006138:	f102 0414 	add.w	r4, r2, #20
 800613c:	e844 3100 	strex	r1, r3, [r4]
 8006140:	2900      	cmp	r1, #0
 8006142:	d1f3      	bne.n	800612c <HAL_UART_Transmit_DMA+0x58>
}
 8006144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8006148:	2002      	movs	r0, #2
}
 800614a:	4770      	bx	lr
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800614c:	2310      	movs	r3, #16
 800614e:	6463      	str	r3, [r4, #68]	@ 0x44
      huart->gState = HAL_UART_STATE_READY;
 8006150:	f884 5041 	strb.w	r5, [r4, #65]	@ 0x41
      return HAL_ERROR;
 8006154:	e7c8      	b.n	80060e8 <HAL_UART_Transmit_DMA+0x14>
 8006156:	bf00      	nop
 8006158:	080061cd 	.word	0x080061cd
 800615c:	08006169 	.word	0x08006169
 8006160:	080061b9 	.word	0x080061b9

08006164 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop

08006168 <UART_DMATransmitCplt>:
{
 8006168:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800616a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800616c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8006174:	d11a      	bne.n	80061ac <UART_DMATransmitCplt+0x44>
    huart->TxXferCount = 0x00U;
 8006176:	6802      	ldr	r2, [r0, #0]
 8006178:	84c3      	strh	r3, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	f102 0314 	add.w	r3, r2, #20
 800617e:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006182:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006186:	f102 0014 	add.w	r0, r2, #20
 800618a:	e840 3100 	strex	r1, r3, [r0]
 800618e:	2900      	cmp	r1, #0
 8006190:	d1f3      	bne.n	800617a <UART_DMATransmitCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	f102 030c 	add.w	r3, r2, #12
 8006196:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800619a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619e:	f102 000c 	add.w	r0, r2, #12
 80061a2:	e840 3100 	strex	r1, r3, [r0]
 80061a6:	2900      	cmp	r1, #0
 80061a8:	d1f3      	bne.n	8006192 <UART_DMATransmitCplt+0x2a>
}
 80061aa:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80061ac:	f7ff ffda 	bl	8006164 <HAL_UART_TxCpltCallback>
}
 80061b0:	bd08      	pop	{r3, pc}
 80061b2:	bf00      	nop

080061b4 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 80061b4:	4770      	bx	lr
 80061b6:	bf00      	nop

080061b8 <UART_DMATxHalfCplt>:
{
 80061b8:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80061ba:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80061bc:	f7ff fffa 	bl	80061b4 <HAL_UART_TxHalfCpltCallback>
}
 80061c0:	bd08      	pop	{r3, pc}
 80061c2:	bf00      	nop

080061c4 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop

080061c8 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop

080061cc <UART_DMAError>:
{
 80061cc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061ce:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80061d0:	6803      	ldr	r3, [r0, #0]
 80061d2:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80061d4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80061d8:	2a21      	cmp	r2, #33	@ 0x21
 80061da:	d00b      	beq.n	80061f4 <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061dc:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80061de:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 80061e2:	2a22      	cmp	r2, #34	@ 0x22
 80061e4:	d01e      	beq.n	8006224 <UART_DMAError+0x58>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80061e6:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80061e8:	f043 0310 	orr.w	r3, r3, #16
 80061ec:	6443      	str	r3, [r0, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 80061ee:	f7fb fa0f 	bl	8001610 <HAL_UART_ErrorCallback>
}
 80061f2:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80061f4:	0609      	lsls	r1, r1, #24
 80061f6:	d5f1      	bpl.n	80061dc <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 80061f8:	2200      	movs	r2, #0
 80061fa:	84c2      	strh	r2, [r0, #38]	@ 0x26
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fc:	f103 020c 	add.w	r2, r3, #12
 8006200:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006204:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006208:	f103 0c0c 	add.w	ip, r3, #12
 800620c:	e84c 2100 	strex	r1, r2, [ip]
 8006210:	2900      	cmp	r1, #0
 8006212:	d1f3      	bne.n	80061fc <UART_DMAError+0x30>
  huart->gState = HAL_UART_STATE_READY;
 8006214:	2220      	movs	r2, #32
 8006216:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800621a:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800621c:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
 8006220:	2a22      	cmp	r2, #34	@ 0x22
 8006222:	d1e0      	bne.n	80061e6 <UART_DMAError+0x1a>
 8006224:	064a      	lsls	r2, r1, #25
 8006226:	d5de      	bpl.n	80061e6 <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 8006228:	2200      	movs	r2, #0
 800622a:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800622c:	f103 020c 	add.w	r2, r3, #12
 8006230:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006234:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	f103 0c0c 	add.w	ip, r3, #12
 800623c:	e84c 2100 	strex	r1, r2, [ip]
 8006240:	2900      	cmp	r1, #0
 8006242:	d1f3      	bne.n	800622c <UART_DMAError+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006244:	f103 0214 	add.w	r2, r3, #20
 8006248:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800624c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006250:	f103 0c14 	add.w	ip, r3, #20
 8006254:	e84c 2100 	strex	r1, r2, [ip]
 8006258:	2900      	cmp	r1, #0
 800625a:	d1f3      	bne.n	8006244 <UART_DMAError+0x78>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800625c:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800625e:	2a01      	cmp	r2, #1
 8006260:	d005      	beq.n	800626e <UART_DMAError+0xa2>
  huart->RxState = HAL_UART_STATE_READY;
 8006262:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006264:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006266:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800626a:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800626c:	e7bb      	b.n	80061e6 <UART_DMAError+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626e:	f103 020c 	add.w	r2, r3, #12
 8006272:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006276:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627a:	f103 0c0c 	add.w	ip, r3, #12
 800627e:	e84c 2100 	strex	r1, r2, [ip]
 8006282:	2900      	cmp	r1, #0
 8006284:	d1f3      	bne.n	800626e <UART_DMAError+0xa2>
 8006286:	e7ec      	b.n	8006262 <UART_DMAError+0x96>

08006288 <UART_DMAAbortOnError>:
{
 8006288:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800628a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 800628c:	2300      	movs	r3, #0
 800628e:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  HAL_UART_ErrorCallback(huart);
 8006290:	f7fb f9be 	bl	8001610 <HAL_UART_ErrorCallback>
}
 8006294:	bd08      	pop	{r3, pc}
 8006296:	bf00      	nop

08006298 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006298:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800629a:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800629c:	2301      	movs	r3, #1
 800629e:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062a0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d002      	beq.n	80062ac <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 80062a6:	f7ff ff8f 	bl	80061c8 <HAL_UART_RxHalfCpltCallback>
}
 80062aa:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80062ac:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80062ae:	0849      	lsrs	r1, r1, #1
 80062b0:	f7fa ff84 	bl	80011bc <HAL_UARTEx_RxEventCallback>
}
 80062b4:	bd08      	pop	{r3, pc}
 80062b6:	bf00      	nop

080062b8 <UART_DMAReceiveCplt>:
{
 80062b8:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80062ba:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062bc:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 80062c4:	d12b      	bne.n	800631e <UART_DMAReceiveCplt+0x66>
    huart->RxXferCount = 0U;
 80062c6:	6803      	ldr	r3, [r0, #0]
 80062c8:	85c2      	strh	r2, [r0, #46]	@ 0x2e
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ca:	f103 020c 	add.w	r2, r3, #12
 80062ce:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d6:	f103 0c0c 	add.w	ip, r3, #12
 80062da:	e84c 2100 	strex	r1, r2, [ip]
 80062de:	2900      	cmp	r1, #0
 80062e0:	d1f3      	bne.n	80062ca <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e2:	f103 0214 	add.w	r2, r3, #20
 80062e6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ea:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	f103 0c14 	add.w	ip, r3, #20
 80062f2:	e84c 2100 	strex	r1, r2, [ip]
 80062f6:	2900      	cmp	r1, #0
 80062f8:	d1f3      	bne.n	80062e2 <UART_DMAReceiveCplt+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fa:	f103 0214 	add.w	r2, r3, #20
 80062fe:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006302:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	f103 0c14 	add.w	ip, r3, #20
 800630a:	e84c 2100 	strex	r1, r2, [ip]
 800630e:	2900      	cmp	r1, #0
 8006310:	d1f3      	bne.n	80062fa <UART_DMAReceiveCplt+0x42>
    huart->RxState = HAL_UART_STATE_READY;
 8006312:	2220      	movs	r2, #32
 8006314:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006318:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800631a:	2a01      	cmp	r2, #1
 800631c:	d007      	beq.n	800632e <UART_DMAReceiveCplt+0x76>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800631e:	2300      	movs	r3, #0
 8006320:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006322:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8006324:	2b01      	cmp	r3, #1
 8006326:	d00f      	beq.n	8006348 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8006328:	f7ff ff4c 	bl	80061c4 <HAL_UART_RxCpltCallback>
}
 800632c:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632e:	f103 020c 	add.w	r2, r3, #12
 8006332:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006336:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	f103 0c0c 	add.w	ip, r3, #12
 800633e:	e84c 2100 	strex	r1, r2, [ip]
 8006342:	2900      	cmp	r1, #0
 8006344:	d1f3      	bne.n	800632e <UART_DMAReceiveCplt+0x76>
 8006346:	e7ea      	b.n	800631e <UART_DMAReceiveCplt+0x66>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006348:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800634a:	f7fa ff37 	bl	80011bc <HAL_UARTEx_RxEventCallback>
}
 800634e:	bd08      	pop	{r3, pc}

08006350 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006350:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006352:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006354:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006356:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800635a:	d042      	beq.n	80063e2 <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800635c:	2b00      	cmp	r3, #0
 800635e:	d039      	beq.n	80063d4 <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006360:	684b      	ldr	r3, [r1, #4]
 8006362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006366:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8006368:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800636a:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 800636c:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 800636e:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8006370:	3b01      	subs	r3, #1
 8006372:	b29b      	uxth	r3, r3
 8006374:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8006376:	2b00      	cmp	r3, #0
 8006378:	d132      	bne.n	80063e0 <UART_Receive_IT.part.0.isra.0+0x90>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800637a:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800637c:	6802      	ldr	r2, [r0, #0]
 800637e:	68d1      	ldr	r1, [r2, #12]
 8006380:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8006384:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006386:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006388:	68d1      	ldr	r1, [r2, #12]
 800638a:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800638e:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006390:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8006392:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006396:	f021 0101 	bic.w	r1, r1, #1
 800639a:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800639c:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063a0:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063a2:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80063a4:	2901      	cmp	r1, #1
 80063a6:	d125      	bne.n	80063f4 <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a8:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063aa:	f102 030c 	add.w	r3, r2, #12
 80063ae:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063b2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b6:	f102 0c0c 	add.w	ip, r2, #12
 80063ba:	e84c 3100 	strex	r1, r3, [ip]
 80063be:	2900      	cmp	r1, #0
 80063c0:	d1f3      	bne.n	80063aa <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063c2:	6813      	ldr	r3, [r2, #0]
 80063c4:	06db      	lsls	r3, r3, #27
 80063c6:	d41a      	bmi.n	80063fe <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063c8:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80063ca:	f7fa fef7 	bl	80011bc <HAL_UARTEx_RxEventCallback>
}
 80063ce:	b003      	add	sp, #12
 80063d0:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80063d4:	6903      	ldr	r3, [r0, #16]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1c2      	bne.n	8006360 <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80063da:	684b      	ldr	r3, [r1, #4]
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	e7c2      	b.n	8006366 <UART_Receive_IT.part.0.isra.0+0x16>
 80063e0:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063e2:	6903      	ldr	r3, [r0, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1f8      	bne.n	80063da <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063e8:	684b      	ldr	r3, [r1, #4]
 80063ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ee:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 80063f2:	e7bb      	b.n	800636c <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 80063f4:	f7ff fee6 	bl	80061c4 <HAL_UART_RxCpltCallback>
}
 80063f8:	b003      	add	sp, #12
 80063fa:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063fe:	2300      	movs	r3, #0
 8006400:	9301      	str	r3, [sp, #4]
 8006402:	6813      	ldr	r3, [r2, #0]
 8006404:	9301      	str	r3, [sp, #4]
 8006406:	6853      	ldr	r3, [r2, #4]
 8006408:	9301      	str	r3, [sp, #4]
 800640a:	9b01      	ldr	r3, [sp, #4]
 800640c:	e7dc      	b.n	80063c8 <UART_Receive_IT.part.0.isra.0+0x78>
 800640e:	bf00      	nop

08006410 <HAL_UART_IRQHandler>:
{
 8006410:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006412:	6803      	ldr	r3, [r0, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006416:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006418:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 800641a:	f012 0f0f 	tst.w	r2, #15
{
 800641e:	b083      	sub	sp, #12
 8006420:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8006422:	d172      	bne.n	800650a <HAL_UART_IRQHandler+0xfa>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006424:	0691      	lsls	r1, r2, #26
 8006426:	d502      	bpl.n	800642e <HAL_UART_IRQHandler+0x1e>
 8006428:	06a9      	lsls	r1, r5, #26
 800642a:	f100 80a5 	bmi.w	8006578 <HAL_UART_IRQHandler+0x168>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800642e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006430:	2901      	cmp	r1, #1
 8006432:	d00b      	beq.n	800644c <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006434:	0610      	lsls	r0, r2, #24
 8006436:	d502      	bpl.n	800643e <HAL_UART_IRQHandler+0x2e>
 8006438:	0629      	lsls	r1, r5, #24
 800643a:	f100 80a7 	bmi.w	800658c <HAL_UART_IRQHandler+0x17c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800643e:	0652      	lsls	r2, r2, #25
 8006440:	d502      	bpl.n	8006448 <HAL_UART_IRQHandler+0x38>
 8006442:	0668      	lsls	r0, r5, #25
 8006444:	f100 80c1 	bmi.w	80065ca <HAL_UART_IRQHandler+0x1ba>
}
 8006448:	b003      	add	sp, #12
 800644a:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 800644c:	06d0      	lsls	r0, r2, #27
 800644e:	d5f1      	bpl.n	8006434 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006450:	06e9      	lsls	r1, r5, #27
 8006452:	d5ef      	bpl.n	8006434 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006454:	2200      	movs	r2, #0
 8006456:	9201      	str	r2, [sp, #4]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	9201      	str	r2, [sp, #4]
 800645c:	685a      	ldr	r2, [r3, #4]
 800645e:	9201      	str	r2, [sp, #4]
 8006460:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006462:	6959      	ldr	r1, [r3, #20]
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006464:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006466:	064d      	lsls	r5, r1, #25
 8006468:	f140 813d 	bpl.w	80066e6 <HAL_UART_IRQHandler+0x2d6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800646c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800646e:	6801      	ldr	r1, [r0, #0]
 8006470:	6849      	ldr	r1, [r1, #4]
 8006472:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8006474:	2900      	cmp	r1, #0
 8006476:	f000 8170 	beq.w	800675a <HAL_UART_IRQHandler+0x34a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800647a:	4291      	cmp	r1, r2
 800647c:	f080 816d 	bcs.w	800675a <HAL_UART_IRQHandler+0x34a>
        huart->RxXferCount = nb_remaining_rx_data;
 8006480:	85e1      	strh	r1, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006482:	69c1      	ldr	r1, [r0, #28]
 8006484:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006488:	d036      	beq.n	80064f8 <HAL_UART_IRQHandler+0xe8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648a:	f103 020c 	add.w	r2, r3, #12
 800648e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006492:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006496:	f103 050c 	add.w	r5, r3, #12
 800649a:	e845 2100 	strex	r1, r2, [r5]
 800649e:	2900      	cmp	r1, #0
 80064a0:	d1f3      	bne.n	800648a <HAL_UART_IRQHandler+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a2:	f103 0214 	add.w	r2, r3, #20
 80064a6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064aa:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ae:	f103 0514 	add.w	r5, r3, #20
 80064b2:	e845 2100 	strex	r1, r2, [r5]
 80064b6:	2900      	cmp	r1, #0
 80064b8:	d1f3      	bne.n	80064a2 <HAL_UART_IRQHandler+0x92>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ba:	f103 0214 	add.w	r2, r3, #20
 80064be:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c6:	f103 0514 	add.w	r5, r3, #20
 80064ca:	e845 2100 	strex	r1, r2, [r5]
 80064ce:	2900      	cmp	r1, #0
 80064d0:	d1f3      	bne.n	80064ba <HAL_UART_IRQHandler+0xaa>
          huart->RxState = HAL_UART_STATE_READY;
 80064d2:	2220      	movs	r2, #32
 80064d4:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d8:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064da:	f103 020c 	add.w	r2, r3, #12
 80064de:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e6:	f103 050c 	add.w	r5, r3, #12
 80064ea:	e845 2100 	strex	r1, r2, [r5]
 80064ee:	2900      	cmp	r1, #0
 80064f0:	d1f3      	bne.n	80064da <HAL_UART_IRQHandler+0xca>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064f2:	f7fe fbb7 	bl	8004c64 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064f6:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064f8:	2302      	movs	r3, #2
 80064fa:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064fc:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 80064fe:	1a51      	subs	r1, r2, r1
 8006500:	4620      	mov	r0, r4
 8006502:	b289      	uxth	r1, r1
 8006504:	f7fa fe5a 	bl	80011bc <HAL_UARTEx_RxEventCallback>
 8006508:	e79e      	b.n	8006448 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800650a:	f011 0101 	ands.w	r1, r1, #1
 800650e:	f040 80cf 	bne.w	80066b0 <HAL_UART_IRQHandler+0x2a0>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006512:	f415 7f90 	tst.w	r5, #288	@ 0x120
 8006516:	d08a      	beq.n	800642e <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006518:	07d0      	lsls	r0, r2, #31
 800651a:	d50b      	bpl.n	8006534 <HAL_UART_IRQHandler+0x124>
 800651c:	05e8      	lsls	r0, r5, #23
 800651e:	f140 80de 	bpl.w	80066de <HAL_UART_IRQHandler+0x2ce>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006522:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8006524:	f040 0001 	orr.w	r0, r0, #1
 8006528:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800652a:	0750      	lsls	r0, r2, #29
 800652c:	d55c      	bpl.n	80065e8 <HAL_UART_IRQHandler+0x1d8>
 800652e:	2900      	cmp	r1, #0
 8006530:	f040 80c2 	bne.w	80066b8 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006534:	0790      	lsls	r0, r2, #30
 8006536:	d566      	bpl.n	8006606 <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006538:	0710      	lsls	r0, r2, #28
 800653a:	f100 80cd 	bmi.w	80066d8 <HAL_UART_IRQHandler+0x2c8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800653e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006540:	2900      	cmp	r1, #0
 8006542:	d081      	beq.n	8006448 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006544:	0691      	lsls	r1, r2, #26
 8006546:	d509      	bpl.n	800655c <HAL_UART_IRQHandler+0x14c>
 8006548:	06aa      	lsls	r2, r5, #26
 800654a:	d507      	bpl.n	800655c <HAL_UART_IRQHandler+0x14c>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800654c:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8006550:	2a22      	cmp	r2, #34	@ 0x22
 8006552:	d103      	bne.n	800655c <HAL_UART_IRQHandler+0x14c>
 8006554:	4620      	mov	r0, r4
 8006556:	f7ff fefb 	bl	8006350 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800655e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006560:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006564:	f001 0108 	and.w	r1, r1, #8
 8006568:	ea52 0501 	orrs.w	r5, r2, r1
 800656c:	d155      	bne.n	800661a <HAL_UART_IRQHandler+0x20a>
        HAL_UART_ErrorCallback(huart);
 800656e:	4620      	mov	r0, r4
 8006570:	f7fb f84e 	bl	8001610 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006574:	6465      	str	r5, [r4, #68]	@ 0x44
 8006576:	e767      	b.n	8006448 <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006578:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800657c:	2b22      	cmp	r3, #34	@ 0x22
 800657e:	f47f af63 	bne.w	8006448 <HAL_UART_IRQHandler+0x38>
}
 8006582:	b003      	add	sp, #12
 8006584:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006588:	f7ff bee2 	b.w	8006350 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800658c:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8006590:	2a21      	cmp	r2, #33	@ 0x21
 8006592:	f47f af59 	bne.w	8006448 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006596:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006598:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800659a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800659e:	f000 80e5 	beq.w	800676c <HAL_UART_IRQHandler+0x35c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065a2:	1c51      	adds	r1, r2, #1
 80065a4:	6221      	str	r1, [r4, #32]
 80065a6:	7812      	ldrb	r2, [r2, #0]
 80065a8:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 80065aa:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80065ac:	3a01      	subs	r2, #1
 80065ae:	b292      	uxth	r2, r2
 80065b0:	84e2      	strh	r2, [r4, #38]	@ 0x26
 80065b2:	2a00      	cmp	r2, #0
 80065b4:	f47f af48 	bne.w	8006448 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80065b8:	68da      	ldr	r2, [r3, #12]
 80065ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065be:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065c0:	68da      	ldr	r2, [r3, #12]
 80065c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065c6:	60da      	str	r2, [r3, #12]
 80065c8:	e73e      	b.n	8006448 <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065ca:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80065cc:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065d2:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80065d4:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 80065d6:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 80065da:	f7ff fdc3 	bl	8006164 <HAL_UART_TxCpltCallback>
    return;
 80065de:	e733      	b.n	8006448 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80065e0:	05e8      	lsls	r0, r5, #23
 80065e2:	d49e      	bmi.n	8006522 <HAL_UART_IRQHandler+0x112>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065e4:	0750      	lsls	r0, r2, #29
 80065e6:	d467      	bmi.n	80066b8 <HAL_UART_IRQHandler+0x2a8>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065e8:	0790      	lsls	r0, r2, #30
 80065ea:	d50c      	bpl.n	8006606 <HAL_UART_IRQHandler+0x1f6>
 80065ec:	2900      	cmp	r1, #0
 80065ee:	d0a3      	beq.n	8006538 <HAL_UART_IRQHandler+0x128>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065f0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80065f2:	f041 0104 	orr.w	r1, r1, #4
 80065f6:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80065f8:	0711      	lsls	r1, r2, #28
 80065fa:	d5a0      	bpl.n	800653e <HAL_UART_IRQHandler+0x12e>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80065fe:	f041 0108 	orr.w	r1, r1, #8
 8006602:	6461      	str	r1, [r4, #68]	@ 0x44
 8006604:	e79b      	b.n	800653e <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006606:	0710      	lsls	r0, r2, #28
 8006608:	d599      	bpl.n	800653e <HAL_UART_IRQHandler+0x12e>
 800660a:	f005 0020 	and.w	r0, r5, #32
 800660e:	4308      	orrs	r0, r1
 8006610:	d1f4      	bne.n	80065fc <HAL_UART_IRQHandler+0x1ec>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006612:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006614:	2a00      	cmp	r2, #0
 8006616:	d1a1      	bne.n	800655c <HAL_UART_IRQHandler+0x14c>
 8006618:	e716      	b.n	8006448 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800661a:	f103 020c 	add.w	r2, r3, #12
 800661e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006622:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006626:	f103 000c 	add.w	r0, r3, #12
 800662a:	e840 2100 	strex	r1, r2, [r0]
 800662e:	2900      	cmp	r1, #0
 8006630:	d1f3      	bne.n	800661a <HAL_UART_IRQHandler+0x20a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	f103 0214 	add.w	r2, r3, #20
 8006636:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800663a:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663e:	f103 0014 	add.w	r0, r3, #20
 8006642:	e840 2100 	strex	r1, r2, [r0]
 8006646:	2900      	cmp	r1, #0
 8006648:	d1f3      	bne.n	8006632 <HAL_UART_IRQHandler+0x222>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800664a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800664c:	2a01      	cmp	r2, #1
 800664e:	d022      	beq.n	8006696 <HAL_UART_IRQHandler+0x286>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006650:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006652:	2120      	movs	r1, #32
 8006654:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006658:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800665a:	695a      	ldr	r2, [r3, #20]
 800665c:	0655      	lsls	r5, r2, #25
 800665e:	d534      	bpl.n	80066ca <HAL_UART_IRQHandler+0x2ba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006660:	f103 0214 	add.w	r2, r3, #20
 8006664:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006668:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666c:	f103 0014 	add.w	r0, r3, #20
 8006670:	e840 2100 	strex	r1, r2, [r0]
 8006674:	2900      	cmp	r1, #0
 8006676:	d1f3      	bne.n	8006660 <HAL_UART_IRQHandler+0x250>
          if (huart->hdmarx != NULL)
 8006678:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800667a:	b330      	cbz	r0, 80066ca <HAL_UART_IRQHandler+0x2ba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800667c:	4b41      	ldr	r3, [pc, #260]	@ (8006784 <HAL_UART_IRQHandler+0x374>)
 800667e:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006680:	f7fe fb3a 	bl	8004cf8 <HAL_DMA_Abort_IT>
 8006684:	2800      	cmp	r0, #0
 8006686:	f43f aedf 	beq.w	8006448 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800668a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800668c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 800668e:	b003      	add	sp, #12
 8006690:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006694:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006696:	f103 020c 	add.w	r2, r3, #12
 800669a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a2:	f103 000c 	add.w	r0, r3, #12
 80066a6:	e840 2100 	strex	r1, r2, [r0]
 80066aa:	2900      	cmp	r1, #0
 80066ac:	d1f3      	bne.n	8006696 <HAL_UART_IRQHandler+0x286>
 80066ae:	e7cf      	b.n	8006650 <HAL_UART_IRQHandler+0x240>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80066b0:	07d0      	lsls	r0, r2, #31
 80066b2:	d495      	bmi.n	80065e0 <HAL_UART_IRQHandler+0x1d0>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066b4:	0750      	lsls	r0, r2, #29
 80066b6:	d50c      	bpl.n	80066d2 <HAL_UART_IRQHandler+0x2c2>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066b8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80066ba:	f041 0102 	orr.w	r1, r1, #2
 80066be:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066c0:	0791      	lsls	r1, r2, #30
 80066c2:	d495      	bmi.n	80065f0 <HAL_UART_IRQHandler+0x1e0>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066c4:	0711      	lsls	r1, r2, #28
 80066c6:	d499      	bmi.n	80065fc <HAL_UART_IRQHandler+0x1ec>
 80066c8:	e739      	b.n	800653e <HAL_UART_IRQHandler+0x12e>
            HAL_UART_ErrorCallback(huart);
 80066ca:	4620      	mov	r0, r4
 80066cc:	f7fa ffa0 	bl	8001610 <HAL_UART_ErrorCallback>
 80066d0:	e6ba      	b.n	8006448 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066d2:	0791      	lsls	r1, r2, #30
 80066d4:	d48c      	bmi.n	80065f0 <HAL_UART_IRQHandler+0x1e0>
 80066d6:	e7f5      	b.n	80066c4 <HAL_UART_IRQHandler+0x2b4>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066d8:	06a9      	lsls	r1, r5, #26
 80066da:	d48f      	bmi.n	80065fc <HAL_UART_IRQHandler+0x1ec>
 80066dc:	e799      	b.n	8006612 <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066de:	0750      	lsls	r0, r2, #29
 80066e0:	f53f af28 	bmi.w	8006534 <HAL_UART_IRQHandler+0x124>
 80066e4:	e780      	b.n	80065e8 <HAL_UART_IRQHandler+0x1d8>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066e6:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 80066e8:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
 80066ea:	b289      	uxth	r1, r1
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066ec:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 80066ee:	2900      	cmp	r1, #0
 80066f0:	f43f aeaa 	beq.w	8006448 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066f4:	1a12      	subs	r2, r2, r0
 80066f6:	b291      	uxth	r1, r2
          && (nb_rx_data > 0U))
 80066f8:	2900      	cmp	r1, #0
 80066fa:	f43f aea5 	beq.w	8006448 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fe:	f103 020c 	add.w	r2, r3, #12
 8006702:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006706:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670a:	f103 050c 	add.w	r5, r3, #12
 800670e:	e845 2000 	strex	r0, r2, [r5]
 8006712:	2800      	cmp	r0, #0
 8006714:	d1f3      	bne.n	80066fe <HAL_UART_IRQHandler+0x2ee>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006716:	f103 0214 	add.w	r2, r3, #20
 800671a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800671e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006722:	f103 0514 	add.w	r5, r3, #20
 8006726:	e845 2000 	strex	r0, r2, [r5]
 800672a:	2800      	cmp	r0, #0
 800672c:	d1f3      	bne.n	8006716 <HAL_UART_IRQHandler+0x306>
        huart->RxState = HAL_UART_STATE_READY;
 800672e:	2220      	movs	r2, #32
 8006730:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006734:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006736:	f103 020c 	add.w	r2, r3, #12
 800673a:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800673e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006742:	f103 050c 	add.w	r5, r3, #12
 8006746:	e845 2000 	strex	r0, r2, [r5]
 800674a:	2800      	cmp	r0, #0
 800674c:	d1f3      	bne.n	8006736 <HAL_UART_IRQHandler+0x326>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800674e:	2302      	movs	r3, #2
 8006750:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006752:	4620      	mov	r0, r4
 8006754:	f7fa fd32 	bl	80011bc <HAL_UARTEx_RxEventCallback>
 8006758:	e676      	b.n	8006448 <HAL_UART_IRQHandler+0x38>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800675a:	4291      	cmp	r1, r2
 800675c:	f47f ae74 	bne.w	8006448 <HAL_UART_IRQHandler+0x38>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006760:	69c3      	ldr	r3, [r0, #28]
 8006762:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006766:	f47f ae6f 	bne.w	8006448 <HAL_UART_IRQHandler+0x38>
 800676a:	e7f0      	b.n	800674e <HAL_UART_IRQHandler+0x33e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800676c:	6921      	ldr	r1, [r4, #16]
 800676e:	2900      	cmp	r1, #0
 8006770:	f47f af17 	bne.w	80065a2 <HAL_UART_IRQHandler+0x192>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006774:	f832 1b02 	ldrh.w	r1, [r2], #2
 8006778:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800677c:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800677e:	6222      	str	r2, [r4, #32]
 8006780:	e713      	b.n	80065aa <HAL_UART_IRQHandler+0x19a>
 8006782:	bf00      	nop
 8006784:	08006289 	.word	0x08006289

08006788 <UART_Start_Receive_DMA>:
{
 8006788:	b530      	push	{r4, r5, lr}
 800678a:	4604      	mov	r4, r0
 800678c:	4613      	mov	r3, r2
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800678e:	2022      	movs	r0, #34	@ 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006790:	2200      	movs	r2, #0
{
 8006792:	b083      	sub	sp, #12
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006794:	6825      	ldr	r5, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006796:	6462      	str	r2, [r4, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006798:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800679c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
  huart->pRxBuffPtr = pData;
 800679e:	62a1      	str	r1, [r4, #40]	@ 0x28
  huart->RxXferSize = Size;
 80067a0:	85a3      	strh	r3, [r4, #44]	@ 0x2c
  huart->hdmarx->XferAbortCallback = NULL;
 80067a2:	6502      	str	r2, [r0, #80]	@ 0x50
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80067a4:	460a      	mov	r2, r1
 80067a6:	1d29      	adds	r1, r5, #4
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80067a8:	4d1f      	ldr	r5, [pc, #124]	@ (8006828 <UART_Start_Receive_DMA+0xa0>)
 80067aa:	63c5      	str	r5, [r0, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80067ac:	4d1f      	ldr	r5, [pc, #124]	@ (800682c <UART_Start_Receive_DMA+0xa4>)
 80067ae:	6405      	str	r5, [r0, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80067b0:	4d1f      	ldr	r5, [pc, #124]	@ (8006830 <UART_Start_Receive_DMA+0xa8>)
 80067b2:	64c5      	str	r5, [r0, #76]	@ 0x4c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80067b4:	f7fe fa1a 	bl	8004bec <HAL_DMA_Start_IT>
 80067b8:	bb70      	cbnz	r0, 8006818 <UART_Start_Receive_DMA+0x90>
  __HAL_UART_CLEAR_OREFLAG(huart);
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	9001      	str	r0, [sp, #4]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	9201      	str	r2, [sp, #4]
 80067c2:	6859      	ldr	r1, [r3, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80067c4:	6922      	ldr	r2, [r4, #16]
  __HAL_UART_CLEAR_OREFLAG(huart);
 80067c6:	9101      	str	r1, [sp, #4]
 80067c8:	9901      	ldr	r1, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80067ca:	b15a      	cbz	r2, 80067e4 <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067cc:	f103 020c 	add.w	r2, r3, #12
 80067d0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d8:	f103 040c 	add.w	r4, r3, #12
 80067dc:	e844 2100 	strex	r1, r2, [r4]
 80067e0:	2900      	cmp	r1, #0
 80067e2:	d1f3      	bne.n	80067cc <UART_Start_Receive_DMA+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e4:	f103 0214 	add.w	r2, r3, #20
 80067e8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ec:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f0:	f103 0414 	add.w	r4, r3, #20
 80067f4:	e844 2100 	strex	r1, r2, [r4]
 80067f8:	2900      	cmp	r1, #0
 80067fa:	d1f3      	bne.n	80067e4 <UART_Start_Receive_DMA+0x5c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	f103 0214 	add.w	r2, r3, #20
 8006800:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006804:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006808:	f103 0414 	add.w	r4, r3, #20
 800680c:	e844 2100 	strex	r1, r2, [r4]
 8006810:	2900      	cmp	r1, #0
 8006812:	d1f3      	bne.n	80067fc <UART_Start_Receive_DMA+0x74>
}
 8006814:	b003      	add	sp, #12
 8006816:	bd30      	pop	{r4, r5, pc}
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006818:	2210      	movs	r2, #16
    huart->RxState = HAL_UART_STATE_READY;
 800681a:	2320      	movs	r3, #32
    return HAL_ERROR;
 800681c:	2001      	movs	r0, #1
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800681e:	6462      	str	r2, [r4, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_READY;
 8006820:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 8006824:	b003      	add	sp, #12
 8006826:	bd30      	pop	{r4, r5, pc}
 8006828:	080062b9 	.word	0x080062b9
 800682c:	08006299 	.word	0x08006299
 8006830:	080061cd 	.word	0x080061cd

08006834 <HAL_UARTEx_ReceiveToIdle_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8006834:	f890 c042 	ldrb.w	ip, [r0, #66]	@ 0x42
 8006838:	f1bc 0f20 	cmp.w	ip, #32
 800683c:	d106      	bne.n	800684c <HAL_UARTEx_ReceiveToIdle_DMA+0x18>
    if ((pData == NULL) || (Size == 0U))
 800683e:	b329      	cbz	r1, 800688c <HAL_UARTEx_ReceiveToIdle_DMA+0x58>
{
 8006840:	b530      	push	{r4, r5, lr}
 8006842:	b083      	sub	sp, #12
    if ((pData == NULL) || (Size == 0U))
 8006844:	b922      	cbnz	r2, 8006850 <HAL_UARTEx_ReceiveToIdle_DMA+0x1c>
      return HAL_ERROR;
 8006846:	2001      	movs	r0, #1
}
 8006848:	b003      	add	sp, #12
 800684a:	bd30      	pop	{r4, r5, pc}
    return HAL_BUSY;
 800684c:	2002      	movs	r0, #2
 800684e:	4770      	bx	lr
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006850:	2301      	movs	r3, #1
 8006852:	4604      	mov	r4, r0
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006854:	2500      	movs	r5, #0
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006856:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006858:	6345      	str	r5, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800685a:	f7ff ff95 	bl	8006788 <UART_Start_Receive_DMA>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800685e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006860:	2b01      	cmp	r3, #1
 8006862:	d1f0      	bne.n	8006846 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006864:	6822      	ldr	r2, [r4, #0]
 8006866:	9501      	str	r5, [sp, #4]
 8006868:	6813      	ldr	r3, [r2, #0]
 800686a:	9301      	str	r3, [sp, #4]
 800686c:	6853      	ldr	r3, [r2, #4]
 800686e:	9301      	str	r3, [sp, #4]
 8006870:	9b01      	ldr	r3, [sp, #4]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006872:	f102 030c 	add.w	r3, r2, #12
 8006876:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800687a:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687e:	f102 040c 	add.w	r4, r2, #12
 8006882:	e844 3100 	strex	r1, r3, [r4]
 8006886:	2900      	cmp	r1, #0
 8006888:	d1f3      	bne.n	8006872 <HAL_UARTEx_ReceiveToIdle_DMA+0x3e>
 800688a:	e7dd      	b.n	8006848 <HAL_UARTEx_ReceiveToIdle_DMA+0x14>
      return HAL_ERROR;
 800688c:	2001      	movs	r0, #1
}
 800688e:	4770      	bx	lr

08006890 <__cvt>:
 8006890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006894:	ec57 6b10 	vmov	r6, r7, d0
 8006898:	2f00      	cmp	r7, #0
 800689a:	460c      	mov	r4, r1
 800689c:	4619      	mov	r1, r3
 800689e:	463b      	mov	r3, r7
 80068a0:	bfbb      	ittet	lt
 80068a2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80068a6:	461f      	movlt	r7, r3
 80068a8:	2300      	movge	r3, #0
 80068aa:	232d      	movlt	r3, #45	@ 0x2d
 80068ac:	700b      	strb	r3, [r1, #0]
 80068ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80068b0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80068b4:	4691      	mov	r9, r2
 80068b6:	f023 0820 	bic.w	r8, r3, #32
 80068ba:	bfbc      	itt	lt
 80068bc:	4632      	movlt	r2, r6
 80068be:	4616      	movlt	r6, r2
 80068c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068c4:	d005      	beq.n	80068d2 <__cvt+0x42>
 80068c6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80068ca:	d100      	bne.n	80068ce <__cvt+0x3e>
 80068cc:	3401      	adds	r4, #1
 80068ce:	2102      	movs	r1, #2
 80068d0:	e000      	b.n	80068d4 <__cvt+0x44>
 80068d2:	2103      	movs	r1, #3
 80068d4:	ab03      	add	r3, sp, #12
 80068d6:	9301      	str	r3, [sp, #4]
 80068d8:	ab02      	add	r3, sp, #8
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	ec47 6b10 	vmov	d0, r6, r7
 80068e0:	4653      	mov	r3, sl
 80068e2:	4622      	mov	r2, r4
 80068e4:	f001 f870 	bl	80079c8 <_dtoa_r>
 80068e8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80068ec:	4605      	mov	r5, r0
 80068ee:	d119      	bne.n	8006924 <__cvt+0x94>
 80068f0:	f019 0f01 	tst.w	r9, #1
 80068f4:	d00e      	beq.n	8006914 <__cvt+0x84>
 80068f6:	eb00 0904 	add.w	r9, r0, r4
 80068fa:	2200      	movs	r2, #0
 80068fc:	2300      	movs	r3, #0
 80068fe:	4630      	mov	r0, r6
 8006900:	4639      	mov	r1, r7
 8006902:	f7fa f8e1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006906:	b108      	cbz	r0, 800690c <__cvt+0x7c>
 8006908:	f8cd 900c 	str.w	r9, [sp, #12]
 800690c:	2230      	movs	r2, #48	@ 0x30
 800690e:	9b03      	ldr	r3, [sp, #12]
 8006910:	454b      	cmp	r3, r9
 8006912:	d31e      	bcc.n	8006952 <__cvt+0xc2>
 8006914:	9b03      	ldr	r3, [sp, #12]
 8006916:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006918:	1b5b      	subs	r3, r3, r5
 800691a:	4628      	mov	r0, r5
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	b004      	add	sp, #16
 8006920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006924:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006928:	eb00 0904 	add.w	r9, r0, r4
 800692c:	d1e5      	bne.n	80068fa <__cvt+0x6a>
 800692e:	7803      	ldrb	r3, [r0, #0]
 8006930:	2b30      	cmp	r3, #48	@ 0x30
 8006932:	d10a      	bne.n	800694a <__cvt+0xba>
 8006934:	2200      	movs	r2, #0
 8006936:	2300      	movs	r3, #0
 8006938:	4630      	mov	r0, r6
 800693a:	4639      	mov	r1, r7
 800693c:	f7fa f8c4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006940:	b918      	cbnz	r0, 800694a <__cvt+0xba>
 8006942:	f1c4 0401 	rsb	r4, r4, #1
 8006946:	f8ca 4000 	str.w	r4, [sl]
 800694a:	f8da 3000 	ldr.w	r3, [sl]
 800694e:	4499      	add	r9, r3
 8006950:	e7d3      	b.n	80068fa <__cvt+0x6a>
 8006952:	1c59      	adds	r1, r3, #1
 8006954:	9103      	str	r1, [sp, #12]
 8006956:	701a      	strb	r2, [r3, #0]
 8006958:	e7d9      	b.n	800690e <__cvt+0x7e>

0800695a <__exponent>:
 800695a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800695c:	2900      	cmp	r1, #0
 800695e:	bfba      	itte	lt
 8006960:	4249      	neglt	r1, r1
 8006962:	232d      	movlt	r3, #45	@ 0x2d
 8006964:	232b      	movge	r3, #43	@ 0x2b
 8006966:	2909      	cmp	r1, #9
 8006968:	7002      	strb	r2, [r0, #0]
 800696a:	7043      	strb	r3, [r0, #1]
 800696c:	dd29      	ble.n	80069c2 <__exponent+0x68>
 800696e:	f10d 0307 	add.w	r3, sp, #7
 8006972:	461d      	mov	r5, r3
 8006974:	270a      	movs	r7, #10
 8006976:	461a      	mov	r2, r3
 8006978:	fbb1 f6f7 	udiv	r6, r1, r7
 800697c:	fb07 1416 	mls	r4, r7, r6, r1
 8006980:	3430      	adds	r4, #48	@ 0x30
 8006982:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006986:	460c      	mov	r4, r1
 8006988:	2c63      	cmp	r4, #99	@ 0x63
 800698a:	f103 33ff 	add.w	r3, r3, #4294967295
 800698e:	4631      	mov	r1, r6
 8006990:	dcf1      	bgt.n	8006976 <__exponent+0x1c>
 8006992:	3130      	adds	r1, #48	@ 0x30
 8006994:	1e94      	subs	r4, r2, #2
 8006996:	f803 1c01 	strb.w	r1, [r3, #-1]
 800699a:	1c41      	adds	r1, r0, #1
 800699c:	4623      	mov	r3, r4
 800699e:	42ab      	cmp	r3, r5
 80069a0:	d30a      	bcc.n	80069b8 <__exponent+0x5e>
 80069a2:	f10d 0309 	add.w	r3, sp, #9
 80069a6:	1a9b      	subs	r3, r3, r2
 80069a8:	42ac      	cmp	r4, r5
 80069aa:	bf88      	it	hi
 80069ac:	2300      	movhi	r3, #0
 80069ae:	3302      	adds	r3, #2
 80069b0:	4403      	add	r3, r0
 80069b2:	1a18      	subs	r0, r3, r0
 80069b4:	b003      	add	sp, #12
 80069b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069b8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80069bc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80069c0:	e7ed      	b.n	800699e <__exponent+0x44>
 80069c2:	2330      	movs	r3, #48	@ 0x30
 80069c4:	3130      	adds	r1, #48	@ 0x30
 80069c6:	7083      	strb	r3, [r0, #2]
 80069c8:	70c1      	strb	r1, [r0, #3]
 80069ca:	1d03      	adds	r3, r0, #4
 80069cc:	e7f1      	b.n	80069b2 <__exponent+0x58>
	...

080069d0 <_printf_float>:
 80069d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d4:	b08d      	sub	sp, #52	@ 0x34
 80069d6:	460c      	mov	r4, r1
 80069d8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80069dc:	4616      	mov	r6, r2
 80069de:	461f      	mov	r7, r3
 80069e0:	4605      	mov	r5, r0
 80069e2:	f000 fee9 	bl	80077b8 <_localeconv_r>
 80069e6:	6803      	ldr	r3, [r0, #0]
 80069e8:	9304      	str	r3, [sp, #16]
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7f9 fc40 	bl	8000270 <strlen>
 80069f0:	2300      	movs	r3, #0
 80069f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80069f4:	f8d8 3000 	ldr.w	r3, [r8]
 80069f8:	9005      	str	r0, [sp, #20]
 80069fa:	3307      	adds	r3, #7
 80069fc:	f023 0307 	bic.w	r3, r3, #7
 8006a00:	f103 0208 	add.w	r2, r3, #8
 8006a04:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a08:	f8d4 b000 	ldr.w	fp, [r4]
 8006a0c:	f8c8 2000 	str.w	r2, [r8]
 8006a10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006a18:	9307      	str	r3, [sp, #28]
 8006a1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006a22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a26:	4b9c      	ldr	r3, [pc, #624]	@ (8006c98 <_printf_float+0x2c8>)
 8006a28:	f04f 32ff 	mov.w	r2, #4294967295
 8006a2c:	f7fa f87e 	bl	8000b2c <__aeabi_dcmpun>
 8006a30:	bb70      	cbnz	r0, 8006a90 <_printf_float+0xc0>
 8006a32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a36:	4b98      	ldr	r3, [pc, #608]	@ (8006c98 <_printf_float+0x2c8>)
 8006a38:	f04f 32ff 	mov.w	r2, #4294967295
 8006a3c:	f7fa f858 	bl	8000af0 <__aeabi_dcmple>
 8006a40:	bb30      	cbnz	r0, 8006a90 <_printf_float+0xc0>
 8006a42:	2200      	movs	r2, #0
 8006a44:	2300      	movs	r3, #0
 8006a46:	4640      	mov	r0, r8
 8006a48:	4649      	mov	r1, r9
 8006a4a:	f7fa f847 	bl	8000adc <__aeabi_dcmplt>
 8006a4e:	b110      	cbz	r0, 8006a56 <_printf_float+0x86>
 8006a50:	232d      	movs	r3, #45	@ 0x2d
 8006a52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a56:	4a91      	ldr	r2, [pc, #580]	@ (8006c9c <_printf_float+0x2cc>)
 8006a58:	4b91      	ldr	r3, [pc, #580]	@ (8006ca0 <_printf_float+0x2d0>)
 8006a5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006a5e:	bf8c      	ite	hi
 8006a60:	4690      	movhi	r8, r2
 8006a62:	4698      	movls	r8, r3
 8006a64:	2303      	movs	r3, #3
 8006a66:	6123      	str	r3, [r4, #16]
 8006a68:	f02b 0304 	bic.w	r3, fp, #4
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	f04f 0900 	mov.w	r9, #0
 8006a72:	9700      	str	r7, [sp, #0]
 8006a74:	4633      	mov	r3, r6
 8006a76:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006a78:	4621      	mov	r1, r4
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	f000 f9d2 	bl	8006e24 <_printf_common>
 8006a80:	3001      	adds	r0, #1
 8006a82:	f040 808d 	bne.w	8006ba0 <_printf_float+0x1d0>
 8006a86:	f04f 30ff 	mov.w	r0, #4294967295
 8006a8a:	b00d      	add	sp, #52	@ 0x34
 8006a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a90:	4642      	mov	r2, r8
 8006a92:	464b      	mov	r3, r9
 8006a94:	4640      	mov	r0, r8
 8006a96:	4649      	mov	r1, r9
 8006a98:	f7fa f848 	bl	8000b2c <__aeabi_dcmpun>
 8006a9c:	b140      	cbz	r0, 8006ab0 <_printf_float+0xe0>
 8006a9e:	464b      	mov	r3, r9
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	bfbc      	itt	lt
 8006aa4:	232d      	movlt	r3, #45	@ 0x2d
 8006aa6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006aaa:	4a7e      	ldr	r2, [pc, #504]	@ (8006ca4 <_printf_float+0x2d4>)
 8006aac:	4b7e      	ldr	r3, [pc, #504]	@ (8006ca8 <_printf_float+0x2d8>)
 8006aae:	e7d4      	b.n	8006a5a <_printf_float+0x8a>
 8006ab0:	6863      	ldr	r3, [r4, #4]
 8006ab2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006ab6:	9206      	str	r2, [sp, #24]
 8006ab8:	1c5a      	adds	r2, r3, #1
 8006aba:	d13b      	bne.n	8006b34 <_printf_float+0x164>
 8006abc:	2306      	movs	r3, #6
 8006abe:	6063      	str	r3, [r4, #4]
 8006ac0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	6022      	str	r2, [r4, #0]
 8006ac8:	9303      	str	r3, [sp, #12]
 8006aca:	ab0a      	add	r3, sp, #40	@ 0x28
 8006acc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ad0:	ab09      	add	r3, sp, #36	@ 0x24
 8006ad2:	9300      	str	r3, [sp, #0]
 8006ad4:	6861      	ldr	r1, [r4, #4]
 8006ad6:	ec49 8b10 	vmov	d0, r8, r9
 8006ada:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006ade:	4628      	mov	r0, r5
 8006ae0:	f7ff fed6 	bl	8006890 <__cvt>
 8006ae4:	9b06      	ldr	r3, [sp, #24]
 8006ae6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ae8:	2b47      	cmp	r3, #71	@ 0x47
 8006aea:	4680      	mov	r8, r0
 8006aec:	d129      	bne.n	8006b42 <_printf_float+0x172>
 8006aee:	1cc8      	adds	r0, r1, #3
 8006af0:	db02      	blt.n	8006af8 <_printf_float+0x128>
 8006af2:	6863      	ldr	r3, [r4, #4]
 8006af4:	4299      	cmp	r1, r3
 8006af6:	dd41      	ble.n	8006b7c <_printf_float+0x1ac>
 8006af8:	f1aa 0a02 	sub.w	sl, sl, #2
 8006afc:	fa5f fa8a 	uxtb.w	sl, sl
 8006b00:	3901      	subs	r1, #1
 8006b02:	4652      	mov	r2, sl
 8006b04:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006b08:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b0a:	f7ff ff26 	bl	800695a <__exponent>
 8006b0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b10:	1813      	adds	r3, r2, r0
 8006b12:	2a01      	cmp	r2, #1
 8006b14:	4681      	mov	r9, r0
 8006b16:	6123      	str	r3, [r4, #16]
 8006b18:	dc02      	bgt.n	8006b20 <_printf_float+0x150>
 8006b1a:	6822      	ldr	r2, [r4, #0]
 8006b1c:	07d2      	lsls	r2, r2, #31
 8006b1e:	d501      	bpl.n	8006b24 <_printf_float+0x154>
 8006b20:	3301      	adds	r3, #1
 8006b22:	6123      	str	r3, [r4, #16]
 8006b24:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d0a2      	beq.n	8006a72 <_printf_float+0xa2>
 8006b2c:	232d      	movs	r3, #45	@ 0x2d
 8006b2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b32:	e79e      	b.n	8006a72 <_printf_float+0xa2>
 8006b34:	9a06      	ldr	r2, [sp, #24]
 8006b36:	2a47      	cmp	r2, #71	@ 0x47
 8006b38:	d1c2      	bne.n	8006ac0 <_printf_float+0xf0>
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1c0      	bne.n	8006ac0 <_printf_float+0xf0>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e7bd      	b.n	8006abe <_printf_float+0xee>
 8006b42:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b46:	d9db      	bls.n	8006b00 <_printf_float+0x130>
 8006b48:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006b4c:	d118      	bne.n	8006b80 <_printf_float+0x1b0>
 8006b4e:	2900      	cmp	r1, #0
 8006b50:	6863      	ldr	r3, [r4, #4]
 8006b52:	dd0b      	ble.n	8006b6c <_printf_float+0x19c>
 8006b54:	6121      	str	r1, [r4, #16]
 8006b56:	b913      	cbnz	r3, 8006b5e <_printf_float+0x18e>
 8006b58:	6822      	ldr	r2, [r4, #0]
 8006b5a:	07d0      	lsls	r0, r2, #31
 8006b5c:	d502      	bpl.n	8006b64 <_printf_float+0x194>
 8006b5e:	3301      	adds	r3, #1
 8006b60:	440b      	add	r3, r1
 8006b62:	6123      	str	r3, [r4, #16]
 8006b64:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006b66:	f04f 0900 	mov.w	r9, #0
 8006b6a:	e7db      	b.n	8006b24 <_printf_float+0x154>
 8006b6c:	b913      	cbnz	r3, 8006b74 <_printf_float+0x1a4>
 8006b6e:	6822      	ldr	r2, [r4, #0]
 8006b70:	07d2      	lsls	r2, r2, #31
 8006b72:	d501      	bpl.n	8006b78 <_printf_float+0x1a8>
 8006b74:	3302      	adds	r3, #2
 8006b76:	e7f4      	b.n	8006b62 <_printf_float+0x192>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e7f2      	b.n	8006b62 <_printf_float+0x192>
 8006b7c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006b80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b82:	4299      	cmp	r1, r3
 8006b84:	db05      	blt.n	8006b92 <_printf_float+0x1c2>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	6121      	str	r1, [r4, #16]
 8006b8a:	07d8      	lsls	r0, r3, #31
 8006b8c:	d5ea      	bpl.n	8006b64 <_printf_float+0x194>
 8006b8e:	1c4b      	adds	r3, r1, #1
 8006b90:	e7e7      	b.n	8006b62 <_printf_float+0x192>
 8006b92:	2900      	cmp	r1, #0
 8006b94:	bfd4      	ite	le
 8006b96:	f1c1 0202 	rsble	r2, r1, #2
 8006b9a:	2201      	movgt	r2, #1
 8006b9c:	4413      	add	r3, r2
 8006b9e:	e7e0      	b.n	8006b62 <_printf_float+0x192>
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	055a      	lsls	r2, r3, #21
 8006ba4:	d407      	bmi.n	8006bb6 <_printf_float+0x1e6>
 8006ba6:	6923      	ldr	r3, [r4, #16]
 8006ba8:	4642      	mov	r2, r8
 8006baa:	4631      	mov	r1, r6
 8006bac:	4628      	mov	r0, r5
 8006bae:	47b8      	blx	r7
 8006bb0:	3001      	adds	r0, #1
 8006bb2:	d12b      	bne.n	8006c0c <_printf_float+0x23c>
 8006bb4:	e767      	b.n	8006a86 <_printf_float+0xb6>
 8006bb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006bba:	f240 80dd 	bls.w	8006d78 <_printf_float+0x3a8>
 8006bbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	f7f9 ff7f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006bca:	2800      	cmp	r0, #0
 8006bcc:	d033      	beq.n	8006c36 <_printf_float+0x266>
 8006bce:	4a37      	ldr	r2, [pc, #220]	@ (8006cac <_printf_float+0x2dc>)
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	47b8      	blx	r7
 8006bd8:	3001      	adds	r0, #1
 8006bda:	f43f af54 	beq.w	8006a86 <_printf_float+0xb6>
 8006bde:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006be2:	4543      	cmp	r3, r8
 8006be4:	db02      	blt.n	8006bec <_printf_float+0x21c>
 8006be6:	6823      	ldr	r3, [r4, #0]
 8006be8:	07d8      	lsls	r0, r3, #31
 8006bea:	d50f      	bpl.n	8006c0c <_printf_float+0x23c>
 8006bec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bf0:	4631      	mov	r1, r6
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	47b8      	blx	r7
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	f43f af45 	beq.w	8006a86 <_printf_float+0xb6>
 8006bfc:	f04f 0900 	mov.w	r9, #0
 8006c00:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c04:	f104 0a1a 	add.w	sl, r4, #26
 8006c08:	45c8      	cmp	r8, r9
 8006c0a:	dc09      	bgt.n	8006c20 <_printf_float+0x250>
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	079b      	lsls	r3, r3, #30
 8006c10:	f100 8103 	bmi.w	8006e1a <_printf_float+0x44a>
 8006c14:	68e0      	ldr	r0, [r4, #12]
 8006c16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c18:	4298      	cmp	r0, r3
 8006c1a:	bfb8      	it	lt
 8006c1c:	4618      	movlt	r0, r3
 8006c1e:	e734      	b.n	8006a8a <_printf_float+0xba>
 8006c20:	2301      	movs	r3, #1
 8006c22:	4652      	mov	r2, sl
 8006c24:	4631      	mov	r1, r6
 8006c26:	4628      	mov	r0, r5
 8006c28:	47b8      	blx	r7
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	f43f af2b 	beq.w	8006a86 <_printf_float+0xb6>
 8006c30:	f109 0901 	add.w	r9, r9, #1
 8006c34:	e7e8      	b.n	8006c08 <_printf_float+0x238>
 8006c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	dc39      	bgt.n	8006cb0 <_printf_float+0x2e0>
 8006c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006cac <_printf_float+0x2dc>)
 8006c3e:	2301      	movs	r3, #1
 8006c40:	4631      	mov	r1, r6
 8006c42:	4628      	mov	r0, r5
 8006c44:	47b8      	blx	r7
 8006c46:	3001      	adds	r0, #1
 8006c48:	f43f af1d 	beq.w	8006a86 <_printf_float+0xb6>
 8006c4c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006c50:	ea59 0303 	orrs.w	r3, r9, r3
 8006c54:	d102      	bne.n	8006c5c <_printf_float+0x28c>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	07d9      	lsls	r1, r3, #31
 8006c5a:	d5d7      	bpl.n	8006c0c <_printf_float+0x23c>
 8006c5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c60:	4631      	mov	r1, r6
 8006c62:	4628      	mov	r0, r5
 8006c64:	47b8      	blx	r7
 8006c66:	3001      	adds	r0, #1
 8006c68:	f43f af0d 	beq.w	8006a86 <_printf_float+0xb6>
 8006c6c:	f04f 0a00 	mov.w	sl, #0
 8006c70:	f104 0b1a 	add.w	fp, r4, #26
 8006c74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c76:	425b      	negs	r3, r3
 8006c78:	4553      	cmp	r3, sl
 8006c7a:	dc01      	bgt.n	8006c80 <_printf_float+0x2b0>
 8006c7c:	464b      	mov	r3, r9
 8006c7e:	e793      	b.n	8006ba8 <_printf_float+0x1d8>
 8006c80:	2301      	movs	r3, #1
 8006c82:	465a      	mov	r2, fp
 8006c84:	4631      	mov	r1, r6
 8006c86:	4628      	mov	r0, r5
 8006c88:	47b8      	blx	r7
 8006c8a:	3001      	adds	r0, #1
 8006c8c:	f43f aefb 	beq.w	8006a86 <_printf_float+0xb6>
 8006c90:	f10a 0a01 	add.w	sl, sl, #1
 8006c94:	e7ee      	b.n	8006c74 <_printf_float+0x2a4>
 8006c96:	bf00      	nop
 8006c98:	7fefffff 	.word	0x7fefffff
 8006c9c:	0800b034 	.word	0x0800b034
 8006ca0:	0800b030 	.word	0x0800b030
 8006ca4:	0800b03c 	.word	0x0800b03c
 8006ca8:	0800b038 	.word	0x0800b038
 8006cac:	0800b040 	.word	0x0800b040
 8006cb0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cb2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006cb6:	4553      	cmp	r3, sl
 8006cb8:	bfa8      	it	ge
 8006cba:	4653      	movge	r3, sl
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	4699      	mov	r9, r3
 8006cc0:	dc36      	bgt.n	8006d30 <_printf_float+0x360>
 8006cc2:	f04f 0b00 	mov.w	fp, #0
 8006cc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cca:	f104 021a 	add.w	r2, r4, #26
 8006cce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006cd0:	9306      	str	r3, [sp, #24]
 8006cd2:	eba3 0309 	sub.w	r3, r3, r9
 8006cd6:	455b      	cmp	r3, fp
 8006cd8:	dc31      	bgt.n	8006d3e <_printf_float+0x36e>
 8006cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cdc:	459a      	cmp	sl, r3
 8006cde:	dc3a      	bgt.n	8006d56 <_printf_float+0x386>
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	07da      	lsls	r2, r3, #31
 8006ce4:	d437      	bmi.n	8006d56 <_printf_float+0x386>
 8006ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ce8:	ebaa 0903 	sub.w	r9, sl, r3
 8006cec:	9b06      	ldr	r3, [sp, #24]
 8006cee:	ebaa 0303 	sub.w	r3, sl, r3
 8006cf2:	4599      	cmp	r9, r3
 8006cf4:	bfa8      	it	ge
 8006cf6:	4699      	movge	r9, r3
 8006cf8:	f1b9 0f00 	cmp.w	r9, #0
 8006cfc:	dc33      	bgt.n	8006d66 <_printf_float+0x396>
 8006cfe:	f04f 0800 	mov.w	r8, #0
 8006d02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d06:	f104 0b1a 	add.w	fp, r4, #26
 8006d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d0c:	ebaa 0303 	sub.w	r3, sl, r3
 8006d10:	eba3 0309 	sub.w	r3, r3, r9
 8006d14:	4543      	cmp	r3, r8
 8006d16:	f77f af79 	ble.w	8006c0c <_printf_float+0x23c>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	465a      	mov	r2, fp
 8006d1e:	4631      	mov	r1, r6
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b8      	blx	r7
 8006d24:	3001      	adds	r0, #1
 8006d26:	f43f aeae 	beq.w	8006a86 <_printf_float+0xb6>
 8006d2a:	f108 0801 	add.w	r8, r8, #1
 8006d2e:	e7ec      	b.n	8006d0a <_printf_float+0x33a>
 8006d30:	4642      	mov	r2, r8
 8006d32:	4631      	mov	r1, r6
 8006d34:	4628      	mov	r0, r5
 8006d36:	47b8      	blx	r7
 8006d38:	3001      	adds	r0, #1
 8006d3a:	d1c2      	bne.n	8006cc2 <_printf_float+0x2f2>
 8006d3c:	e6a3      	b.n	8006a86 <_printf_float+0xb6>
 8006d3e:	2301      	movs	r3, #1
 8006d40:	4631      	mov	r1, r6
 8006d42:	4628      	mov	r0, r5
 8006d44:	9206      	str	r2, [sp, #24]
 8006d46:	47b8      	blx	r7
 8006d48:	3001      	adds	r0, #1
 8006d4a:	f43f ae9c 	beq.w	8006a86 <_printf_float+0xb6>
 8006d4e:	9a06      	ldr	r2, [sp, #24]
 8006d50:	f10b 0b01 	add.w	fp, fp, #1
 8006d54:	e7bb      	b.n	8006cce <_printf_float+0x2fe>
 8006d56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d5a:	4631      	mov	r1, r6
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	47b8      	blx	r7
 8006d60:	3001      	adds	r0, #1
 8006d62:	d1c0      	bne.n	8006ce6 <_printf_float+0x316>
 8006d64:	e68f      	b.n	8006a86 <_printf_float+0xb6>
 8006d66:	9a06      	ldr	r2, [sp, #24]
 8006d68:	464b      	mov	r3, r9
 8006d6a:	4442      	add	r2, r8
 8006d6c:	4631      	mov	r1, r6
 8006d6e:	4628      	mov	r0, r5
 8006d70:	47b8      	blx	r7
 8006d72:	3001      	adds	r0, #1
 8006d74:	d1c3      	bne.n	8006cfe <_printf_float+0x32e>
 8006d76:	e686      	b.n	8006a86 <_printf_float+0xb6>
 8006d78:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d7c:	f1ba 0f01 	cmp.w	sl, #1
 8006d80:	dc01      	bgt.n	8006d86 <_printf_float+0x3b6>
 8006d82:	07db      	lsls	r3, r3, #31
 8006d84:	d536      	bpl.n	8006df4 <_printf_float+0x424>
 8006d86:	2301      	movs	r3, #1
 8006d88:	4642      	mov	r2, r8
 8006d8a:	4631      	mov	r1, r6
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	47b8      	blx	r7
 8006d90:	3001      	adds	r0, #1
 8006d92:	f43f ae78 	beq.w	8006a86 <_printf_float+0xb6>
 8006d96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	47b8      	blx	r7
 8006da0:	3001      	adds	r0, #1
 8006da2:	f43f ae70 	beq.w	8006a86 <_printf_float+0xb6>
 8006da6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006daa:	2200      	movs	r2, #0
 8006dac:	2300      	movs	r3, #0
 8006dae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006db2:	f7f9 fe89 	bl	8000ac8 <__aeabi_dcmpeq>
 8006db6:	b9c0      	cbnz	r0, 8006dea <_printf_float+0x41a>
 8006db8:	4653      	mov	r3, sl
 8006dba:	f108 0201 	add.w	r2, r8, #1
 8006dbe:	4631      	mov	r1, r6
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	47b8      	blx	r7
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	d10c      	bne.n	8006de2 <_printf_float+0x412>
 8006dc8:	e65d      	b.n	8006a86 <_printf_float+0xb6>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	465a      	mov	r2, fp
 8006dce:	4631      	mov	r1, r6
 8006dd0:	4628      	mov	r0, r5
 8006dd2:	47b8      	blx	r7
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	f43f ae56 	beq.w	8006a86 <_printf_float+0xb6>
 8006dda:	f108 0801 	add.w	r8, r8, #1
 8006dde:	45d0      	cmp	r8, sl
 8006de0:	dbf3      	blt.n	8006dca <_printf_float+0x3fa>
 8006de2:	464b      	mov	r3, r9
 8006de4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006de8:	e6df      	b.n	8006baa <_printf_float+0x1da>
 8006dea:	f04f 0800 	mov.w	r8, #0
 8006dee:	f104 0b1a 	add.w	fp, r4, #26
 8006df2:	e7f4      	b.n	8006dde <_printf_float+0x40e>
 8006df4:	2301      	movs	r3, #1
 8006df6:	4642      	mov	r2, r8
 8006df8:	e7e1      	b.n	8006dbe <_printf_float+0x3ee>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	464a      	mov	r2, r9
 8006dfe:	4631      	mov	r1, r6
 8006e00:	4628      	mov	r0, r5
 8006e02:	47b8      	blx	r7
 8006e04:	3001      	adds	r0, #1
 8006e06:	f43f ae3e 	beq.w	8006a86 <_printf_float+0xb6>
 8006e0a:	f108 0801 	add.w	r8, r8, #1
 8006e0e:	68e3      	ldr	r3, [r4, #12]
 8006e10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e12:	1a5b      	subs	r3, r3, r1
 8006e14:	4543      	cmp	r3, r8
 8006e16:	dcf0      	bgt.n	8006dfa <_printf_float+0x42a>
 8006e18:	e6fc      	b.n	8006c14 <_printf_float+0x244>
 8006e1a:	f04f 0800 	mov.w	r8, #0
 8006e1e:	f104 0919 	add.w	r9, r4, #25
 8006e22:	e7f4      	b.n	8006e0e <_printf_float+0x43e>

08006e24 <_printf_common>:
 8006e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e28:	4616      	mov	r6, r2
 8006e2a:	4698      	mov	r8, r3
 8006e2c:	688a      	ldr	r2, [r1, #8]
 8006e2e:	690b      	ldr	r3, [r1, #16]
 8006e30:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e34:	4293      	cmp	r3, r2
 8006e36:	bfb8      	it	lt
 8006e38:	4613      	movlt	r3, r2
 8006e3a:	6033      	str	r3, [r6, #0]
 8006e3c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e40:	4607      	mov	r7, r0
 8006e42:	460c      	mov	r4, r1
 8006e44:	b10a      	cbz	r2, 8006e4a <_printf_common+0x26>
 8006e46:	3301      	adds	r3, #1
 8006e48:	6033      	str	r3, [r6, #0]
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	0699      	lsls	r1, r3, #26
 8006e4e:	bf42      	ittt	mi
 8006e50:	6833      	ldrmi	r3, [r6, #0]
 8006e52:	3302      	addmi	r3, #2
 8006e54:	6033      	strmi	r3, [r6, #0]
 8006e56:	6825      	ldr	r5, [r4, #0]
 8006e58:	f015 0506 	ands.w	r5, r5, #6
 8006e5c:	d106      	bne.n	8006e6c <_printf_common+0x48>
 8006e5e:	f104 0a19 	add.w	sl, r4, #25
 8006e62:	68e3      	ldr	r3, [r4, #12]
 8006e64:	6832      	ldr	r2, [r6, #0]
 8006e66:	1a9b      	subs	r3, r3, r2
 8006e68:	42ab      	cmp	r3, r5
 8006e6a:	dc26      	bgt.n	8006eba <_printf_common+0x96>
 8006e6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e70:	6822      	ldr	r2, [r4, #0]
 8006e72:	3b00      	subs	r3, #0
 8006e74:	bf18      	it	ne
 8006e76:	2301      	movne	r3, #1
 8006e78:	0692      	lsls	r2, r2, #26
 8006e7a:	d42b      	bmi.n	8006ed4 <_printf_common+0xb0>
 8006e7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e80:	4641      	mov	r1, r8
 8006e82:	4638      	mov	r0, r7
 8006e84:	47c8      	blx	r9
 8006e86:	3001      	adds	r0, #1
 8006e88:	d01e      	beq.n	8006ec8 <_printf_common+0xa4>
 8006e8a:	6823      	ldr	r3, [r4, #0]
 8006e8c:	6922      	ldr	r2, [r4, #16]
 8006e8e:	f003 0306 	and.w	r3, r3, #6
 8006e92:	2b04      	cmp	r3, #4
 8006e94:	bf02      	ittt	eq
 8006e96:	68e5      	ldreq	r5, [r4, #12]
 8006e98:	6833      	ldreq	r3, [r6, #0]
 8006e9a:	1aed      	subeq	r5, r5, r3
 8006e9c:	68a3      	ldr	r3, [r4, #8]
 8006e9e:	bf0c      	ite	eq
 8006ea0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ea4:	2500      	movne	r5, #0
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	bfc4      	itt	gt
 8006eaa:	1a9b      	subgt	r3, r3, r2
 8006eac:	18ed      	addgt	r5, r5, r3
 8006eae:	2600      	movs	r6, #0
 8006eb0:	341a      	adds	r4, #26
 8006eb2:	42b5      	cmp	r5, r6
 8006eb4:	d11a      	bne.n	8006eec <_printf_common+0xc8>
 8006eb6:	2000      	movs	r0, #0
 8006eb8:	e008      	b.n	8006ecc <_printf_common+0xa8>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	4652      	mov	r2, sl
 8006ebe:	4641      	mov	r1, r8
 8006ec0:	4638      	mov	r0, r7
 8006ec2:	47c8      	blx	r9
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	d103      	bne.n	8006ed0 <_printf_common+0xac>
 8006ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ed0:	3501      	adds	r5, #1
 8006ed2:	e7c6      	b.n	8006e62 <_printf_common+0x3e>
 8006ed4:	18e1      	adds	r1, r4, r3
 8006ed6:	1c5a      	adds	r2, r3, #1
 8006ed8:	2030      	movs	r0, #48	@ 0x30
 8006eda:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006ede:	4422      	add	r2, r4
 8006ee0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ee4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ee8:	3302      	adds	r3, #2
 8006eea:	e7c7      	b.n	8006e7c <_printf_common+0x58>
 8006eec:	2301      	movs	r3, #1
 8006eee:	4622      	mov	r2, r4
 8006ef0:	4641      	mov	r1, r8
 8006ef2:	4638      	mov	r0, r7
 8006ef4:	47c8      	blx	r9
 8006ef6:	3001      	adds	r0, #1
 8006ef8:	d0e6      	beq.n	8006ec8 <_printf_common+0xa4>
 8006efa:	3601      	adds	r6, #1
 8006efc:	e7d9      	b.n	8006eb2 <_printf_common+0x8e>
	...

08006f00 <_printf_i>:
 8006f00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f04:	7e0f      	ldrb	r7, [r1, #24]
 8006f06:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f08:	2f78      	cmp	r7, #120	@ 0x78
 8006f0a:	4691      	mov	r9, r2
 8006f0c:	4680      	mov	r8, r0
 8006f0e:	460c      	mov	r4, r1
 8006f10:	469a      	mov	sl, r3
 8006f12:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f16:	d807      	bhi.n	8006f28 <_printf_i+0x28>
 8006f18:	2f62      	cmp	r7, #98	@ 0x62
 8006f1a:	d80a      	bhi.n	8006f32 <_printf_i+0x32>
 8006f1c:	2f00      	cmp	r7, #0
 8006f1e:	f000 80d1 	beq.w	80070c4 <_printf_i+0x1c4>
 8006f22:	2f58      	cmp	r7, #88	@ 0x58
 8006f24:	f000 80b8 	beq.w	8007098 <_printf_i+0x198>
 8006f28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f2c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f30:	e03a      	b.n	8006fa8 <_printf_i+0xa8>
 8006f32:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f36:	2b15      	cmp	r3, #21
 8006f38:	d8f6      	bhi.n	8006f28 <_printf_i+0x28>
 8006f3a:	a101      	add	r1, pc, #4	@ (adr r1, 8006f40 <_printf_i+0x40>)
 8006f3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f40:	08006f99 	.word	0x08006f99
 8006f44:	08006fad 	.word	0x08006fad
 8006f48:	08006f29 	.word	0x08006f29
 8006f4c:	08006f29 	.word	0x08006f29
 8006f50:	08006f29 	.word	0x08006f29
 8006f54:	08006f29 	.word	0x08006f29
 8006f58:	08006fad 	.word	0x08006fad
 8006f5c:	08006f29 	.word	0x08006f29
 8006f60:	08006f29 	.word	0x08006f29
 8006f64:	08006f29 	.word	0x08006f29
 8006f68:	08006f29 	.word	0x08006f29
 8006f6c:	080070ab 	.word	0x080070ab
 8006f70:	08006fd7 	.word	0x08006fd7
 8006f74:	08007065 	.word	0x08007065
 8006f78:	08006f29 	.word	0x08006f29
 8006f7c:	08006f29 	.word	0x08006f29
 8006f80:	080070cd 	.word	0x080070cd
 8006f84:	08006f29 	.word	0x08006f29
 8006f88:	08006fd7 	.word	0x08006fd7
 8006f8c:	08006f29 	.word	0x08006f29
 8006f90:	08006f29 	.word	0x08006f29
 8006f94:	0800706d 	.word	0x0800706d
 8006f98:	6833      	ldr	r3, [r6, #0]
 8006f9a:	1d1a      	adds	r2, r3, #4
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	6032      	str	r2, [r6, #0]
 8006fa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fa4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e09c      	b.n	80070e6 <_printf_i+0x1e6>
 8006fac:	6833      	ldr	r3, [r6, #0]
 8006fae:	6820      	ldr	r0, [r4, #0]
 8006fb0:	1d19      	adds	r1, r3, #4
 8006fb2:	6031      	str	r1, [r6, #0]
 8006fb4:	0606      	lsls	r6, r0, #24
 8006fb6:	d501      	bpl.n	8006fbc <_printf_i+0xbc>
 8006fb8:	681d      	ldr	r5, [r3, #0]
 8006fba:	e003      	b.n	8006fc4 <_printf_i+0xc4>
 8006fbc:	0645      	lsls	r5, r0, #25
 8006fbe:	d5fb      	bpl.n	8006fb8 <_printf_i+0xb8>
 8006fc0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006fc4:	2d00      	cmp	r5, #0
 8006fc6:	da03      	bge.n	8006fd0 <_printf_i+0xd0>
 8006fc8:	232d      	movs	r3, #45	@ 0x2d
 8006fca:	426d      	negs	r5, r5
 8006fcc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fd0:	4858      	ldr	r0, [pc, #352]	@ (8007134 <_printf_i+0x234>)
 8006fd2:	230a      	movs	r3, #10
 8006fd4:	e011      	b.n	8006ffa <_printf_i+0xfa>
 8006fd6:	6821      	ldr	r1, [r4, #0]
 8006fd8:	6833      	ldr	r3, [r6, #0]
 8006fda:	0608      	lsls	r0, r1, #24
 8006fdc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006fe0:	d402      	bmi.n	8006fe8 <_printf_i+0xe8>
 8006fe2:	0649      	lsls	r1, r1, #25
 8006fe4:	bf48      	it	mi
 8006fe6:	b2ad      	uxthmi	r5, r5
 8006fe8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006fea:	4852      	ldr	r0, [pc, #328]	@ (8007134 <_printf_i+0x234>)
 8006fec:	6033      	str	r3, [r6, #0]
 8006fee:	bf14      	ite	ne
 8006ff0:	230a      	movne	r3, #10
 8006ff2:	2308      	moveq	r3, #8
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ffa:	6866      	ldr	r6, [r4, #4]
 8006ffc:	60a6      	str	r6, [r4, #8]
 8006ffe:	2e00      	cmp	r6, #0
 8007000:	db05      	blt.n	800700e <_printf_i+0x10e>
 8007002:	6821      	ldr	r1, [r4, #0]
 8007004:	432e      	orrs	r6, r5
 8007006:	f021 0104 	bic.w	r1, r1, #4
 800700a:	6021      	str	r1, [r4, #0]
 800700c:	d04b      	beq.n	80070a6 <_printf_i+0x1a6>
 800700e:	4616      	mov	r6, r2
 8007010:	fbb5 f1f3 	udiv	r1, r5, r3
 8007014:	fb03 5711 	mls	r7, r3, r1, r5
 8007018:	5dc7      	ldrb	r7, [r0, r7]
 800701a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800701e:	462f      	mov	r7, r5
 8007020:	42bb      	cmp	r3, r7
 8007022:	460d      	mov	r5, r1
 8007024:	d9f4      	bls.n	8007010 <_printf_i+0x110>
 8007026:	2b08      	cmp	r3, #8
 8007028:	d10b      	bne.n	8007042 <_printf_i+0x142>
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	07df      	lsls	r7, r3, #31
 800702e:	d508      	bpl.n	8007042 <_printf_i+0x142>
 8007030:	6923      	ldr	r3, [r4, #16]
 8007032:	6861      	ldr	r1, [r4, #4]
 8007034:	4299      	cmp	r1, r3
 8007036:	bfde      	ittt	le
 8007038:	2330      	movle	r3, #48	@ 0x30
 800703a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800703e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007042:	1b92      	subs	r2, r2, r6
 8007044:	6122      	str	r2, [r4, #16]
 8007046:	f8cd a000 	str.w	sl, [sp]
 800704a:	464b      	mov	r3, r9
 800704c:	aa03      	add	r2, sp, #12
 800704e:	4621      	mov	r1, r4
 8007050:	4640      	mov	r0, r8
 8007052:	f7ff fee7 	bl	8006e24 <_printf_common>
 8007056:	3001      	adds	r0, #1
 8007058:	d14a      	bne.n	80070f0 <_printf_i+0x1f0>
 800705a:	f04f 30ff 	mov.w	r0, #4294967295
 800705e:	b004      	add	sp, #16
 8007060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	f043 0320 	orr.w	r3, r3, #32
 800706a:	6023      	str	r3, [r4, #0]
 800706c:	4832      	ldr	r0, [pc, #200]	@ (8007138 <_printf_i+0x238>)
 800706e:	2778      	movs	r7, #120	@ 0x78
 8007070:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007074:	6823      	ldr	r3, [r4, #0]
 8007076:	6831      	ldr	r1, [r6, #0]
 8007078:	061f      	lsls	r7, r3, #24
 800707a:	f851 5b04 	ldr.w	r5, [r1], #4
 800707e:	d402      	bmi.n	8007086 <_printf_i+0x186>
 8007080:	065f      	lsls	r7, r3, #25
 8007082:	bf48      	it	mi
 8007084:	b2ad      	uxthmi	r5, r5
 8007086:	6031      	str	r1, [r6, #0]
 8007088:	07d9      	lsls	r1, r3, #31
 800708a:	bf44      	itt	mi
 800708c:	f043 0320 	orrmi.w	r3, r3, #32
 8007090:	6023      	strmi	r3, [r4, #0]
 8007092:	b11d      	cbz	r5, 800709c <_printf_i+0x19c>
 8007094:	2310      	movs	r3, #16
 8007096:	e7ad      	b.n	8006ff4 <_printf_i+0xf4>
 8007098:	4826      	ldr	r0, [pc, #152]	@ (8007134 <_printf_i+0x234>)
 800709a:	e7e9      	b.n	8007070 <_printf_i+0x170>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	f023 0320 	bic.w	r3, r3, #32
 80070a2:	6023      	str	r3, [r4, #0]
 80070a4:	e7f6      	b.n	8007094 <_printf_i+0x194>
 80070a6:	4616      	mov	r6, r2
 80070a8:	e7bd      	b.n	8007026 <_printf_i+0x126>
 80070aa:	6833      	ldr	r3, [r6, #0]
 80070ac:	6825      	ldr	r5, [r4, #0]
 80070ae:	6961      	ldr	r1, [r4, #20]
 80070b0:	1d18      	adds	r0, r3, #4
 80070b2:	6030      	str	r0, [r6, #0]
 80070b4:	062e      	lsls	r6, r5, #24
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	d501      	bpl.n	80070be <_printf_i+0x1be>
 80070ba:	6019      	str	r1, [r3, #0]
 80070bc:	e002      	b.n	80070c4 <_printf_i+0x1c4>
 80070be:	0668      	lsls	r0, r5, #25
 80070c0:	d5fb      	bpl.n	80070ba <_printf_i+0x1ba>
 80070c2:	8019      	strh	r1, [r3, #0]
 80070c4:	2300      	movs	r3, #0
 80070c6:	6123      	str	r3, [r4, #16]
 80070c8:	4616      	mov	r6, r2
 80070ca:	e7bc      	b.n	8007046 <_printf_i+0x146>
 80070cc:	6833      	ldr	r3, [r6, #0]
 80070ce:	1d1a      	adds	r2, r3, #4
 80070d0:	6032      	str	r2, [r6, #0]
 80070d2:	681e      	ldr	r6, [r3, #0]
 80070d4:	6862      	ldr	r2, [r4, #4]
 80070d6:	2100      	movs	r1, #0
 80070d8:	4630      	mov	r0, r6
 80070da:	f7f9 f879 	bl	80001d0 <memchr>
 80070de:	b108      	cbz	r0, 80070e4 <_printf_i+0x1e4>
 80070e0:	1b80      	subs	r0, r0, r6
 80070e2:	6060      	str	r0, [r4, #4]
 80070e4:	6863      	ldr	r3, [r4, #4]
 80070e6:	6123      	str	r3, [r4, #16]
 80070e8:	2300      	movs	r3, #0
 80070ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070ee:	e7aa      	b.n	8007046 <_printf_i+0x146>
 80070f0:	6923      	ldr	r3, [r4, #16]
 80070f2:	4632      	mov	r2, r6
 80070f4:	4649      	mov	r1, r9
 80070f6:	4640      	mov	r0, r8
 80070f8:	47d0      	blx	sl
 80070fa:	3001      	adds	r0, #1
 80070fc:	d0ad      	beq.n	800705a <_printf_i+0x15a>
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	079b      	lsls	r3, r3, #30
 8007102:	d413      	bmi.n	800712c <_printf_i+0x22c>
 8007104:	68e0      	ldr	r0, [r4, #12]
 8007106:	9b03      	ldr	r3, [sp, #12]
 8007108:	4298      	cmp	r0, r3
 800710a:	bfb8      	it	lt
 800710c:	4618      	movlt	r0, r3
 800710e:	e7a6      	b.n	800705e <_printf_i+0x15e>
 8007110:	2301      	movs	r3, #1
 8007112:	4632      	mov	r2, r6
 8007114:	4649      	mov	r1, r9
 8007116:	4640      	mov	r0, r8
 8007118:	47d0      	blx	sl
 800711a:	3001      	adds	r0, #1
 800711c:	d09d      	beq.n	800705a <_printf_i+0x15a>
 800711e:	3501      	adds	r5, #1
 8007120:	68e3      	ldr	r3, [r4, #12]
 8007122:	9903      	ldr	r1, [sp, #12]
 8007124:	1a5b      	subs	r3, r3, r1
 8007126:	42ab      	cmp	r3, r5
 8007128:	dcf2      	bgt.n	8007110 <_printf_i+0x210>
 800712a:	e7eb      	b.n	8007104 <_printf_i+0x204>
 800712c:	2500      	movs	r5, #0
 800712e:	f104 0619 	add.w	r6, r4, #25
 8007132:	e7f5      	b.n	8007120 <_printf_i+0x220>
 8007134:	0800b042 	.word	0x0800b042
 8007138:	0800b053 	.word	0x0800b053

0800713c <_scanf_float>:
 800713c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007140:	b087      	sub	sp, #28
 8007142:	4691      	mov	r9, r2
 8007144:	9303      	str	r3, [sp, #12]
 8007146:	688b      	ldr	r3, [r1, #8]
 8007148:	1e5a      	subs	r2, r3, #1
 800714a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800714e:	bf81      	itttt	hi
 8007150:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007154:	eb03 0b05 	addhi.w	fp, r3, r5
 8007158:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800715c:	608b      	strhi	r3, [r1, #8]
 800715e:	680b      	ldr	r3, [r1, #0]
 8007160:	460a      	mov	r2, r1
 8007162:	f04f 0500 	mov.w	r5, #0
 8007166:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800716a:	f842 3b1c 	str.w	r3, [r2], #28
 800716e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007172:	4680      	mov	r8, r0
 8007174:	460c      	mov	r4, r1
 8007176:	bf98      	it	ls
 8007178:	f04f 0b00 	movls.w	fp, #0
 800717c:	9201      	str	r2, [sp, #4]
 800717e:	4616      	mov	r6, r2
 8007180:	46aa      	mov	sl, r5
 8007182:	462f      	mov	r7, r5
 8007184:	9502      	str	r5, [sp, #8]
 8007186:	68a2      	ldr	r2, [r4, #8]
 8007188:	b15a      	cbz	r2, 80071a2 <_scanf_float+0x66>
 800718a:	f8d9 3000 	ldr.w	r3, [r9]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	2b4e      	cmp	r3, #78	@ 0x4e
 8007192:	d863      	bhi.n	800725c <_scanf_float+0x120>
 8007194:	2b40      	cmp	r3, #64	@ 0x40
 8007196:	d83b      	bhi.n	8007210 <_scanf_float+0xd4>
 8007198:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800719c:	b2c8      	uxtb	r0, r1
 800719e:	280e      	cmp	r0, #14
 80071a0:	d939      	bls.n	8007216 <_scanf_float+0xda>
 80071a2:	b11f      	cbz	r7, 80071ac <_scanf_float+0x70>
 80071a4:	6823      	ldr	r3, [r4, #0]
 80071a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071aa:	6023      	str	r3, [r4, #0]
 80071ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071b0:	f1ba 0f01 	cmp.w	sl, #1
 80071b4:	f200 8114 	bhi.w	80073e0 <_scanf_float+0x2a4>
 80071b8:	9b01      	ldr	r3, [sp, #4]
 80071ba:	429e      	cmp	r6, r3
 80071bc:	f200 8105 	bhi.w	80073ca <_scanf_float+0x28e>
 80071c0:	2001      	movs	r0, #1
 80071c2:	b007      	add	sp, #28
 80071c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071c8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80071cc:	2a0d      	cmp	r2, #13
 80071ce:	d8e8      	bhi.n	80071a2 <_scanf_float+0x66>
 80071d0:	a101      	add	r1, pc, #4	@ (adr r1, 80071d8 <_scanf_float+0x9c>)
 80071d2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80071d6:	bf00      	nop
 80071d8:	08007321 	.word	0x08007321
 80071dc:	080071a3 	.word	0x080071a3
 80071e0:	080071a3 	.word	0x080071a3
 80071e4:	080071a3 	.word	0x080071a3
 80071e8:	0800737d 	.word	0x0800737d
 80071ec:	08007357 	.word	0x08007357
 80071f0:	080071a3 	.word	0x080071a3
 80071f4:	080071a3 	.word	0x080071a3
 80071f8:	0800732f 	.word	0x0800732f
 80071fc:	080071a3 	.word	0x080071a3
 8007200:	080071a3 	.word	0x080071a3
 8007204:	080071a3 	.word	0x080071a3
 8007208:	080071a3 	.word	0x080071a3
 800720c:	080072eb 	.word	0x080072eb
 8007210:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007214:	e7da      	b.n	80071cc <_scanf_float+0x90>
 8007216:	290e      	cmp	r1, #14
 8007218:	d8c3      	bhi.n	80071a2 <_scanf_float+0x66>
 800721a:	a001      	add	r0, pc, #4	@ (adr r0, 8007220 <_scanf_float+0xe4>)
 800721c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007220:	080072db 	.word	0x080072db
 8007224:	080071a3 	.word	0x080071a3
 8007228:	080072db 	.word	0x080072db
 800722c:	0800736b 	.word	0x0800736b
 8007230:	080071a3 	.word	0x080071a3
 8007234:	0800727d 	.word	0x0800727d
 8007238:	080072c1 	.word	0x080072c1
 800723c:	080072c1 	.word	0x080072c1
 8007240:	080072c1 	.word	0x080072c1
 8007244:	080072c1 	.word	0x080072c1
 8007248:	080072c1 	.word	0x080072c1
 800724c:	080072c1 	.word	0x080072c1
 8007250:	080072c1 	.word	0x080072c1
 8007254:	080072c1 	.word	0x080072c1
 8007258:	080072c1 	.word	0x080072c1
 800725c:	2b6e      	cmp	r3, #110	@ 0x6e
 800725e:	d809      	bhi.n	8007274 <_scanf_float+0x138>
 8007260:	2b60      	cmp	r3, #96	@ 0x60
 8007262:	d8b1      	bhi.n	80071c8 <_scanf_float+0x8c>
 8007264:	2b54      	cmp	r3, #84	@ 0x54
 8007266:	d07b      	beq.n	8007360 <_scanf_float+0x224>
 8007268:	2b59      	cmp	r3, #89	@ 0x59
 800726a:	d19a      	bne.n	80071a2 <_scanf_float+0x66>
 800726c:	2d07      	cmp	r5, #7
 800726e:	d198      	bne.n	80071a2 <_scanf_float+0x66>
 8007270:	2508      	movs	r5, #8
 8007272:	e02f      	b.n	80072d4 <_scanf_float+0x198>
 8007274:	2b74      	cmp	r3, #116	@ 0x74
 8007276:	d073      	beq.n	8007360 <_scanf_float+0x224>
 8007278:	2b79      	cmp	r3, #121	@ 0x79
 800727a:	e7f6      	b.n	800726a <_scanf_float+0x12e>
 800727c:	6821      	ldr	r1, [r4, #0]
 800727e:	05c8      	lsls	r0, r1, #23
 8007280:	d51e      	bpl.n	80072c0 <_scanf_float+0x184>
 8007282:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007286:	6021      	str	r1, [r4, #0]
 8007288:	3701      	adds	r7, #1
 800728a:	f1bb 0f00 	cmp.w	fp, #0
 800728e:	d003      	beq.n	8007298 <_scanf_float+0x15c>
 8007290:	3201      	adds	r2, #1
 8007292:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007296:	60a2      	str	r2, [r4, #8]
 8007298:	68a3      	ldr	r3, [r4, #8]
 800729a:	3b01      	subs	r3, #1
 800729c:	60a3      	str	r3, [r4, #8]
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	3301      	adds	r3, #1
 80072a2:	6123      	str	r3, [r4, #16]
 80072a4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80072a8:	3b01      	subs	r3, #1
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f8c9 3004 	str.w	r3, [r9, #4]
 80072b0:	f340 8082 	ble.w	80073b8 <_scanf_float+0x27c>
 80072b4:	f8d9 3000 	ldr.w	r3, [r9]
 80072b8:	3301      	adds	r3, #1
 80072ba:	f8c9 3000 	str.w	r3, [r9]
 80072be:	e762      	b.n	8007186 <_scanf_float+0x4a>
 80072c0:	eb1a 0105 	adds.w	r1, sl, r5
 80072c4:	f47f af6d 	bne.w	80071a2 <_scanf_float+0x66>
 80072c8:	6822      	ldr	r2, [r4, #0]
 80072ca:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80072ce:	6022      	str	r2, [r4, #0]
 80072d0:	460d      	mov	r5, r1
 80072d2:	468a      	mov	sl, r1
 80072d4:	f806 3b01 	strb.w	r3, [r6], #1
 80072d8:	e7de      	b.n	8007298 <_scanf_float+0x15c>
 80072da:	6822      	ldr	r2, [r4, #0]
 80072dc:	0610      	lsls	r0, r2, #24
 80072de:	f57f af60 	bpl.w	80071a2 <_scanf_float+0x66>
 80072e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072e6:	6022      	str	r2, [r4, #0]
 80072e8:	e7f4      	b.n	80072d4 <_scanf_float+0x198>
 80072ea:	f1ba 0f00 	cmp.w	sl, #0
 80072ee:	d10c      	bne.n	800730a <_scanf_float+0x1ce>
 80072f0:	b977      	cbnz	r7, 8007310 <_scanf_float+0x1d4>
 80072f2:	6822      	ldr	r2, [r4, #0]
 80072f4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80072f8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80072fc:	d108      	bne.n	8007310 <_scanf_float+0x1d4>
 80072fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007302:	6022      	str	r2, [r4, #0]
 8007304:	f04f 0a01 	mov.w	sl, #1
 8007308:	e7e4      	b.n	80072d4 <_scanf_float+0x198>
 800730a:	f1ba 0f02 	cmp.w	sl, #2
 800730e:	d050      	beq.n	80073b2 <_scanf_float+0x276>
 8007310:	2d01      	cmp	r5, #1
 8007312:	d002      	beq.n	800731a <_scanf_float+0x1de>
 8007314:	2d04      	cmp	r5, #4
 8007316:	f47f af44 	bne.w	80071a2 <_scanf_float+0x66>
 800731a:	3501      	adds	r5, #1
 800731c:	b2ed      	uxtb	r5, r5
 800731e:	e7d9      	b.n	80072d4 <_scanf_float+0x198>
 8007320:	f1ba 0f01 	cmp.w	sl, #1
 8007324:	f47f af3d 	bne.w	80071a2 <_scanf_float+0x66>
 8007328:	f04f 0a02 	mov.w	sl, #2
 800732c:	e7d2      	b.n	80072d4 <_scanf_float+0x198>
 800732e:	b975      	cbnz	r5, 800734e <_scanf_float+0x212>
 8007330:	2f00      	cmp	r7, #0
 8007332:	f47f af37 	bne.w	80071a4 <_scanf_float+0x68>
 8007336:	6822      	ldr	r2, [r4, #0]
 8007338:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800733c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007340:	f040 8103 	bne.w	800754a <_scanf_float+0x40e>
 8007344:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007348:	6022      	str	r2, [r4, #0]
 800734a:	2501      	movs	r5, #1
 800734c:	e7c2      	b.n	80072d4 <_scanf_float+0x198>
 800734e:	2d03      	cmp	r5, #3
 8007350:	d0e3      	beq.n	800731a <_scanf_float+0x1de>
 8007352:	2d05      	cmp	r5, #5
 8007354:	e7df      	b.n	8007316 <_scanf_float+0x1da>
 8007356:	2d02      	cmp	r5, #2
 8007358:	f47f af23 	bne.w	80071a2 <_scanf_float+0x66>
 800735c:	2503      	movs	r5, #3
 800735e:	e7b9      	b.n	80072d4 <_scanf_float+0x198>
 8007360:	2d06      	cmp	r5, #6
 8007362:	f47f af1e 	bne.w	80071a2 <_scanf_float+0x66>
 8007366:	2507      	movs	r5, #7
 8007368:	e7b4      	b.n	80072d4 <_scanf_float+0x198>
 800736a:	6822      	ldr	r2, [r4, #0]
 800736c:	0591      	lsls	r1, r2, #22
 800736e:	f57f af18 	bpl.w	80071a2 <_scanf_float+0x66>
 8007372:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007376:	6022      	str	r2, [r4, #0]
 8007378:	9702      	str	r7, [sp, #8]
 800737a:	e7ab      	b.n	80072d4 <_scanf_float+0x198>
 800737c:	6822      	ldr	r2, [r4, #0]
 800737e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007382:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007386:	d005      	beq.n	8007394 <_scanf_float+0x258>
 8007388:	0550      	lsls	r0, r2, #21
 800738a:	f57f af0a 	bpl.w	80071a2 <_scanf_float+0x66>
 800738e:	2f00      	cmp	r7, #0
 8007390:	f000 80db 	beq.w	800754a <_scanf_float+0x40e>
 8007394:	0591      	lsls	r1, r2, #22
 8007396:	bf58      	it	pl
 8007398:	9902      	ldrpl	r1, [sp, #8]
 800739a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800739e:	bf58      	it	pl
 80073a0:	1a79      	subpl	r1, r7, r1
 80073a2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80073a6:	bf58      	it	pl
 80073a8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80073ac:	6022      	str	r2, [r4, #0]
 80073ae:	2700      	movs	r7, #0
 80073b0:	e790      	b.n	80072d4 <_scanf_float+0x198>
 80073b2:	f04f 0a03 	mov.w	sl, #3
 80073b6:	e78d      	b.n	80072d4 <_scanf_float+0x198>
 80073b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80073bc:	4649      	mov	r1, r9
 80073be:	4640      	mov	r0, r8
 80073c0:	4798      	blx	r3
 80073c2:	2800      	cmp	r0, #0
 80073c4:	f43f aedf 	beq.w	8007186 <_scanf_float+0x4a>
 80073c8:	e6eb      	b.n	80071a2 <_scanf_float+0x66>
 80073ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80073d2:	464a      	mov	r2, r9
 80073d4:	4640      	mov	r0, r8
 80073d6:	4798      	blx	r3
 80073d8:	6923      	ldr	r3, [r4, #16]
 80073da:	3b01      	subs	r3, #1
 80073dc:	6123      	str	r3, [r4, #16]
 80073de:	e6eb      	b.n	80071b8 <_scanf_float+0x7c>
 80073e0:	1e6b      	subs	r3, r5, #1
 80073e2:	2b06      	cmp	r3, #6
 80073e4:	d824      	bhi.n	8007430 <_scanf_float+0x2f4>
 80073e6:	2d02      	cmp	r5, #2
 80073e8:	d836      	bhi.n	8007458 <_scanf_float+0x31c>
 80073ea:	9b01      	ldr	r3, [sp, #4]
 80073ec:	429e      	cmp	r6, r3
 80073ee:	f67f aee7 	bls.w	80071c0 <_scanf_float+0x84>
 80073f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80073fa:	464a      	mov	r2, r9
 80073fc:	4640      	mov	r0, r8
 80073fe:	4798      	blx	r3
 8007400:	6923      	ldr	r3, [r4, #16]
 8007402:	3b01      	subs	r3, #1
 8007404:	6123      	str	r3, [r4, #16]
 8007406:	e7f0      	b.n	80073ea <_scanf_float+0x2ae>
 8007408:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800740c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007410:	464a      	mov	r2, r9
 8007412:	4640      	mov	r0, r8
 8007414:	4798      	blx	r3
 8007416:	6923      	ldr	r3, [r4, #16]
 8007418:	3b01      	subs	r3, #1
 800741a:	6123      	str	r3, [r4, #16]
 800741c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007420:	fa5f fa8a 	uxtb.w	sl, sl
 8007424:	f1ba 0f02 	cmp.w	sl, #2
 8007428:	d1ee      	bne.n	8007408 <_scanf_float+0x2cc>
 800742a:	3d03      	subs	r5, #3
 800742c:	b2ed      	uxtb	r5, r5
 800742e:	1b76      	subs	r6, r6, r5
 8007430:	6823      	ldr	r3, [r4, #0]
 8007432:	05da      	lsls	r2, r3, #23
 8007434:	d530      	bpl.n	8007498 <_scanf_float+0x35c>
 8007436:	055b      	lsls	r3, r3, #21
 8007438:	d511      	bpl.n	800745e <_scanf_float+0x322>
 800743a:	9b01      	ldr	r3, [sp, #4]
 800743c:	429e      	cmp	r6, r3
 800743e:	f67f aebf 	bls.w	80071c0 <_scanf_float+0x84>
 8007442:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007446:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800744a:	464a      	mov	r2, r9
 800744c:	4640      	mov	r0, r8
 800744e:	4798      	blx	r3
 8007450:	6923      	ldr	r3, [r4, #16]
 8007452:	3b01      	subs	r3, #1
 8007454:	6123      	str	r3, [r4, #16]
 8007456:	e7f0      	b.n	800743a <_scanf_float+0x2fe>
 8007458:	46aa      	mov	sl, r5
 800745a:	46b3      	mov	fp, r6
 800745c:	e7de      	b.n	800741c <_scanf_float+0x2e0>
 800745e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	2965      	cmp	r1, #101	@ 0x65
 8007466:	f103 33ff 	add.w	r3, r3, #4294967295
 800746a:	f106 35ff 	add.w	r5, r6, #4294967295
 800746e:	6123      	str	r3, [r4, #16]
 8007470:	d00c      	beq.n	800748c <_scanf_float+0x350>
 8007472:	2945      	cmp	r1, #69	@ 0x45
 8007474:	d00a      	beq.n	800748c <_scanf_float+0x350>
 8007476:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800747a:	464a      	mov	r2, r9
 800747c:	4640      	mov	r0, r8
 800747e:	4798      	blx	r3
 8007480:	6923      	ldr	r3, [r4, #16]
 8007482:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007486:	3b01      	subs	r3, #1
 8007488:	1eb5      	subs	r5, r6, #2
 800748a:	6123      	str	r3, [r4, #16]
 800748c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007490:	464a      	mov	r2, r9
 8007492:	4640      	mov	r0, r8
 8007494:	4798      	blx	r3
 8007496:	462e      	mov	r6, r5
 8007498:	6822      	ldr	r2, [r4, #0]
 800749a:	f012 0210 	ands.w	r2, r2, #16
 800749e:	d001      	beq.n	80074a4 <_scanf_float+0x368>
 80074a0:	2000      	movs	r0, #0
 80074a2:	e68e      	b.n	80071c2 <_scanf_float+0x86>
 80074a4:	7032      	strb	r2, [r6, #0]
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80074ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074b0:	d125      	bne.n	80074fe <_scanf_float+0x3c2>
 80074b2:	9b02      	ldr	r3, [sp, #8]
 80074b4:	429f      	cmp	r7, r3
 80074b6:	d00a      	beq.n	80074ce <_scanf_float+0x392>
 80074b8:	1bda      	subs	r2, r3, r7
 80074ba:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80074be:	429e      	cmp	r6, r3
 80074c0:	bf28      	it	cs
 80074c2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80074c6:	4922      	ldr	r1, [pc, #136]	@ (8007550 <_scanf_float+0x414>)
 80074c8:	4630      	mov	r0, r6
 80074ca:	f000 f907 	bl	80076dc <siprintf>
 80074ce:	9901      	ldr	r1, [sp, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	4640      	mov	r0, r8
 80074d4:	f002 fbf4 	bl	8009cc0 <_strtod_r>
 80074d8:	9b03      	ldr	r3, [sp, #12]
 80074da:	6821      	ldr	r1, [r4, #0]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f011 0f02 	tst.w	r1, #2
 80074e2:	ec57 6b10 	vmov	r6, r7, d0
 80074e6:	f103 0204 	add.w	r2, r3, #4
 80074ea:	d015      	beq.n	8007518 <_scanf_float+0x3dc>
 80074ec:	9903      	ldr	r1, [sp, #12]
 80074ee:	600a      	str	r2, [r1, #0]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	e9c3 6700 	strd	r6, r7, [r3]
 80074f6:	68e3      	ldr	r3, [r4, #12]
 80074f8:	3301      	adds	r3, #1
 80074fa:	60e3      	str	r3, [r4, #12]
 80074fc:	e7d0      	b.n	80074a0 <_scanf_float+0x364>
 80074fe:	9b04      	ldr	r3, [sp, #16]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d0e4      	beq.n	80074ce <_scanf_float+0x392>
 8007504:	9905      	ldr	r1, [sp, #20]
 8007506:	230a      	movs	r3, #10
 8007508:	3101      	adds	r1, #1
 800750a:	4640      	mov	r0, r8
 800750c:	f002 fc58 	bl	8009dc0 <_strtol_r>
 8007510:	9b04      	ldr	r3, [sp, #16]
 8007512:	9e05      	ldr	r6, [sp, #20]
 8007514:	1ac2      	subs	r2, r0, r3
 8007516:	e7d0      	b.n	80074ba <_scanf_float+0x37e>
 8007518:	f011 0f04 	tst.w	r1, #4
 800751c:	9903      	ldr	r1, [sp, #12]
 800751e:	600a      	str	r2, [r1, #0]
 8007520:	d1e6      	bne.n	80074f0 <_scanf_float+0x3b4>
 8007522:	681d      	ldr	r5, [r3, #0]
 8007524:	4632      	mov	r2, r6
 8007526:	463b      	mov	r3, r7
 8007528:	4630      	mov	r0, r6
 800752a:	4639      	mov	r1, r7
 800752c:	f7f9 fafe 	bl	8000b2c <__aeabi_dcmpun>
 8007530:	b128      	cbz	r0, 800753e <_scanf_float+0x402>
 8007532:	4808      	ldr	r0, [pc, #32]	@ (8007554 <_scanf_float+0x418>)
 8007534:	f000 f9b8 	bl	80078a8 <nanf>
 8007538:	ed85 0a00 	vstr	s0, [r5]
 800753c:	e7db      	b.n	80074f6 <_scanf_float+0x3ba>
 800753e:	4630      	mov	r0, r6
 8007540:	4639      	mov	r1, r7
 8007542:	f7f9 fb51 	bl	8000be8 <__aeabi_d2f>
 8007546:	6028      	str	r0, [r5, #0]
 8007548:	e7d5      	b.n	80074f6 <_scanf_float+0x3ba>
 800754a:	2700      	movs	r7, #0
 800754c:	e62e      	b.n	80071ac <_scanf_float+0x70>
 800754e:	bf00      	nop
 8007550:	0800b064 	.word	0x0800b064
 8007554:	0800b1a5 	.word	0x0800b1a5

08007558 <std>:
 8007558:	2300      	movs	r3, #0
 800755a:	b510      	push	{r4, lr}
 800755c:	4604      	mov	r4, r0
 800755e:	e9c0 3300 	strd	r3, r3, [r0]
 8007562:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007566:	6083      	str	r3, [r0, #8]
 8007568:	8181      	strh	r1, [r0, #12]
 800756a:	6643      	str	r3, [r0, #100]	@ 0x64
 800756c:	81c2      	strh	r2, [r0, #14]
 800756e:	6183      	str	r3, [r0, #24]
 8007570:	4619      	mov	r1, r3
 8007572:	2208      	movs	r2, #8
 8007574:	305c      	adds	r0, #92	@ 0x5c
 8007576:	f000 f916 	bl	80077a6 <memset>
 800757a:	4b0d      	ldr	r3, [pc, #52]	@ (80075b0 <std+0x58>)
 800757c:	6263      	str	r3, [r4, #36]	@ 0x24
 800757e:	4b0d      	ldr	r3, [pc, #52]	@ (80075b4 <std+0x5c>)
 8007580:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007582:	4b0d      	ldr	r3, [pc, #52]	@ (80075b8 <std+0x60>)
 8007584:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007586:	4b0d      	ldr	r3, [pc, #52]	@ (80075bc <std+0x64>)
 8007588:	6323      	str	r3, [r4, #48]	@ 0x30
 800758a:	4b0d      	ldr	r3, [pc, #52]	@ (80075c0 <std+0x68>)
 800758c:	6224      	str	r4, [r4, #32]
 800758e:	429c      	cmp	r4, r3
 8007590:	d006      	beq.n	80075a0 <std+0x48>
 8007592:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007596:	4294      	cmp	r4, r2
 8007598:	d002      	beq.n	80075a0 <std+0x48>
 800759a:	33d0      	adds	r3, #208	@ 0xd0
 800759c:	429c      	cmp	r4, r3
 800759e:	d105      	bne.n	80075ac <std+0x54>
 80075a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80075a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075a8:	f000 b97a 	b.w	80078a0 <__retarget_lock_init_recursive>
 80075ac:	bd10      	pop	{r4, pc}
 80075ae:	bf00      	nop
 80075b0:	08007721 	.word	0x08007721
 80075b4:	08007743 	.word	0x08007743
 80075b8:	0800777b 	.word	0x0800777b
 80075bc:	0800779f 	.word	0x0800779f
 80075c0:	20001eb4 	.word	0x20001eb4

080075c4 <stdio_exit_handler>:
 80075c4:	4a02      	ldr	r2, [pc, #8]	@ (80075d0 <stdio_exit_handler+0xc>)
 80075c6:	4903      	ldr	r1, [pc, #12]	@ (80075d4 <stdio_exit_handler+0x10>)
 80075c8:	4803      	ldr	r0, [pc, #12]	@ (80075d8 <stdio_exit_handler+0x14>)
 80075ca:	f000 b869 	b.w	80076a0 <_fwalk_sglue>
 80075ce:	bf00      	nop
 80075d0:	20000028 	.word	0x20000028
 80075d4:	0800a17d 	.word	0x0800a17d
 80075d8:	20000038 	.word	0x20000038

080075dc <cleanup_stdio>:
 80075dc:	6841      	ldr	r1, [r0, #4]
 80075de:	4b0c      	ldr	r3, [pc, #48]	@ (8007610 <cleanup_stdio+0x34>)
 80075e0:	4299      	cmp	r1, r3
 80075e2:	b510      	push	{r4, lr}
 80075e4:	4604      	mov	r4, r0
 80075e6:	d001      	beq.n	80075ec <cleanup_stdio+0x10>
 80075e8:	f002 fdc8 	bl	800a17c <_fflush_r>
 80075ec:	68a1      	ldr	r1, [r4, #8]
 80075ee:	4b09      	ldr	r3, [pc, #36]	@ (8007614 <cleanup_stdio+0x38>)
 80075f0:	4299      	cmp	r1, r3
 80075f2:	d002      	beq.n	80075fa <cleanup_stdio+0x1e>
 80075f4:	4620      	mov	r0, r4
 80075f6:	f002 fdc1 	bl	800a17c <_fflush_r>
 80075fa:	68e1      	ldr	r1, [r4, #12]
 80075fc:	4b06      	ldr	r3, [pc, #24]	@ (8007618 <cleanup_stdio+0x3c>)
 80075fe:	4299      	cmp	r1, r3
 8007600:	d004      	beq.n	800760c <cleanup_stdio+0x30>
 8007602:	4620      	mov	r0, r4
 8007604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007608:	f002 bdb8 	b.w	800a17c <_fflush_r>
 800760c:	bd10      	pop	{r4, pc}
 800760e:	bf00      	nop
 8007610:	20001eb4 	.word	0x20001eb4
 8007614:	20001f1c 	.word	0x20001f1c
 8007618:	20001f84 	.word	0x20001f84

0800761c <global_stdio_init.part.0>:
 800761c:	b510      	push	{r4, lr}
 800761e:	4b0b      	ldr	r3, [pc, #44]	@ (800764c <global_stdio_init.part.0+0x30>)
 8007620:	4c0b      	ldr	r4, [pc, #44]	@ (8007650 <global_stdio_init.part.0+0x34>)
 8007622:	4a0c      	ldr	r2, [pc, #48]	@ (8007654 <global_stdio_init.part.0+0x38>)
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	4620      	mov	r0, r4
 8007628:	2200      	movs	r2, #0
 800762a:	2104      	movs	r1, #4
 800762c:	f7ff ff94 	bl	8007558 <std>
 8007630:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007634:	2201      	movs	r2, #1
 8007636:	2109      	movs	r1, #9
 8007638:	f7ff ff8e 	bl	8007558 <std>
 800763c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007640:	2202      	movs	r2, #2
 8007642:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007646:	2112      	movs	r1, #18
 8007648:	f7ff bf86 	b.w	8007558 <std>
 800764c:	20001fec 	.word	0x20001fec
 8007650:	20001eb4 	.word	0x20001eb4
 8007654:	080075c5 	.word	0x080075c5

08007658 <__sfp_lock_acquire>:
 8007658:	4801      	ldr	r0, [pc, #4]	@ (8007660 <__sfp_lock_acquire+0x8>)
 800765a:	f000 b922 	b.w	80078a2 <__retarget_lock_acquire_recursive>
 800765e:	bf00      	nop
 8007660:	20001ff5 	.word	0x20001ff5

08007664 <__sfp_lock_release>:
 8007664:	4801      	ldr	r0, [pc, #4]	@ (800766c <__sfp_lock_release+0x8>)
 8007666:	f000 b91d 	b.w	80078a4 <__retarget_lock_release_recursive>
 800766a:	bf00      	nop
 800766c:	20001ff5 	.word	0x20001ff5

08007670 <__sinit>:
 8007670:	b510      	push	{r4, lr}
 8007672:	4604      	mov	r4, r0
 8007674:	f7ff fff0 	bl	8007658 <__sfp_lock_acquire>
 8007678:	6a23      	ldr	r3, [r4, #32]
 800767a:	b11b      	cbz	r3, 8007684 <__sinit+0x14>
 800767c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007680:	f7ff bff0 	b.w	8007664 <__sfp_lock_release>
 8007684:	4b04      	ldr	r3, [pc, #16]	@ (8007698 <__sinit+0x28>)
 8007686:	6223      	str	r3, [r4, #32]
 8007688:	4b04      	ldr	r3, [pc, #16]	@ (800769c <__sinit+0x2c>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1f5      	bne.n	800767c <__sinit+0xc>
 8007690:	f7ff ffc4 	bl	800761c <global_stdio_init.part.0>
 8007694:	e7f2      	b.n	800767c <__sinit+0xc>
 8007696:	bf00      	nop
 8007698:	080075dd 	.word	0x080075dd
 800769c:	20001fec 	.word	0x20001fec

080076a0 <_fwalk_sglue>:
 80076a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076a4:	4607      	mov	r7, r0
 80076a6:	4688      	mov	r8, r1
 80076a8:	4614      	mov	r4, r2
 80076aa:	2600      	movs	r6, #0
 80076ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076b0:	f1b9 0901 	subs.w	r9, r9, #1
 80076b4:	d505      	bpl.n	80076c2 <_fwalk_sglue+0x22>
 80076b6:	6824      	ldr	r4, [r4, #0]
 80076b8:	2c00      	cmp	r4, #0
 80076ba:	d1f7      	bne.n	80076ac <_fwalk_sglue+0xc>
 80076bc:	4630      	mov	r0, r6
 80076be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076c2:	89ab      	ldrh	r3, [r5, #12]
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d907      	bls.n	80076d8 <_fwalk_sglue+0x38>
 80076c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076cc:	3301      	adds	r3, #1
 80076ce:	d003      	beq.n	80076d8 <_fwalk_sglue+0x38>
 80076d0:	4629      	mov	r1, r5
 80076d2:	4638      	mov	r0, r7
 80076d4:	47c0      	blx	r8
 80076d6:	4306      	orrs	r6, r0
 80076d8:	3568      	adds	r5, #104	@ 0x68
 80076da:	e7e9      	b.n	80076b0 <_fwalk_sglue+0x10>

080076dc <siprintf>:
 80076dc:	b40e      	push	{r1, r2, r3}
 80076de:	b510      	push	{r4, lr}
 80076e0:	b09d      	sub	sp, #116	@ 0x74
 80076e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80076e4:	9002      	str	r0, [sp, #8]
 80076e6:	9006      	str	r0, [sp, #24]
 80076e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80076ec:	480a      	ldr	r0, [pc, #40]	@ (8007718 <siprintf+0x3c>)
 80076ee:	9107      	str	r1, [sp, #28]
 80076f0:	9104      	str	r1, [sp, #16]
 80076f2:	490a      	ldr	r1, [pc, #40]	@ (800771c <siprintf+0x40>)
 80076f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80076f8:	9105      	str	r1, [sp, #20]
 80076fa:	2400      	movs	r4, #0
 80076fc:	a902      	add	r1, sp, #8
 80076fe:	6800      	ldr	r0, [r0, #0]
 8007700:	9301      	str	r3, [sp, #4]
 8007702:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007704:	f002 fbba 	bl	8009e7c <_svfiprintf_r>
 8007708:	9b02      	ldr	r3, [sp, #8]
 800770a:	701c      	strb	r4, [r3, #0]
 800770c:	b01d      	add	sp, #116	@ 0x74
 800770e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007712:	b003      	add	sp, #12
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	20000034 	.word	0x20000034
 800771c:	ffff0208 	.word	0xffff0208

08007720 <__sread>:
 8007720:	b510      	push	{r4, lr}
 8007722:	460c      	mov	r4, r1
 8007724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007728:	f000 f86c 	bl	8007804 <_read_r>
 800772c:	2800      	cmp	r0, #0
 800772e:	bfab      	itete	ge
 8007730:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007732:	89a3      	ldrhlt	r3, [r4, #12]
 8007734:	181b      	addge	r3, r3, r0
 8007736:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800773a:	bfac      	ite	ge
 800773c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800773e:	81a3      	strhlt	r3, [r4, #12]
 8007740:	bd10      	pop	{r4, pc}

08007742 <__swrite>:
 8007742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007746:	461f      	mov	r7, r3
 8007748:	898b      	ldrh	r3, [r1, #12]
 800774a:	05db      	lsls	r3, r3, #23
 800774c:	4605      	mov	r5, r0
 800774e:	460c      	mov	r4, r1
 8007750:	4616      	mov	r6, r2
 8007752:	d505      	bpl.n	8007760 <__swrite+0x1e>
 8007754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007758:	2302      	movs	r3, #2
 800775a:	2200      	movs	r2, #0
 800775c:	f000 f840 	bl	80077e0 <_lseek_r>
 8007760:	89a3      	ldrh	r3, [r4, #12]
 8007762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007766:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800776a:	81a3      	strh	r3, [r4, #12]
 800776c:	4632      	mov	r2, r6
 800776e:	463b      	mov	r3, r7
 8007770:	4628      	mov	r0, r5
 8007772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007776:	f000 b857 	b.w	8007828 <_write_r>

0800777a <__sseek>:
 800777a:	b510      	push	{r4, lr}
 800777c:	460c      	mov	r4, r1
 800777e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007782:	f000 f82d 	bl	80077e0 <_lseek_r>
 8007786:	1c43      	adds	r3, r0, #1
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	bf15      	itete	ne
 800778c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800778e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007792:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007796:	81a3      	strheq	r3, [r4, #12]
 8007798:	bf18      	it	ne
 800779a:	81a3      	strhne	r3, [r4, #12]
 800779c:	bd10      	pop	{r4, pc}

0800779e <__sclose>:
 800779e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077a2:	f000 b80d 	b.w	80077c0 <_close_r>

080077a6 <memset>:
 80077a6:	4402      	add	r2, r0
 80077a8:	4603      	mov	r3, r0
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d100      	bne.n	80077b0 <memset+0xa>
 80077ae:	4770      	bx	lr
 80077b0:	f803 1b01 	strb.w	r1, [r3], #1
 80077b4:	e7f9      	b.n	80077aa <memset+0x4>
	...

080077b8 <_localeconv_r>:
 80077b8:	4800      	ldr	r0, [pc, #0]	@ (80077bc <_localeconv_r+0x4>)
 80077ba:	4770      	bx	lr
 80077bc:	20000174 	.word	0x20000174

080077c0 <_close_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d06      	ldr	r5, [pc, #24]	@ (80077dc <_close_r+0x1c>)
 80077c4:	2300      	movs	r3, #0
 80077c6:	4604      	mov	r4, r0
 80077c8:	4608      	mov	r0, r1
 80077ca:	602b      	str	r3, [r5, #0]
 80077cc:	f7fc f9b2 	bl	8003b34 <_close>
 80077d0:	1c43      	adds	r3, r0, #1
 80077d2:	d102      	bne.n	80077da <_close_r+0x1a>
 80077d4:	682b      	ldr	r3, [r5, #0]
 80077d6:	b103      	cbz	r3, 80077da <_close_r+0x1a>
 80077d8:	6023      	str	r3, [r4, #0]
 80077da:	bd38      	pop	{r3, r4, r5, pc}
 80077dc:	20001ff0 	.word	0x20001ff0

080077e0 <_lseek_r>:
 80077e0:	b538      	push	{r3, r4, r5, lr}
 80077e2:	4d07      	ldr	r5, [pc, #28]	@ (8007800 <_lseek_r+0x20>)
 80077e4:	4604      	mov	r4, r0
 80077e6:	4608      	mov	r0, r1
 80077e8:	4611      	mov	r1, r2
 80077ea:	2200      	movs	r2, #0
 80077ec:	602a      	str	r2, [r5, #0]
 80077ee:	461a      	mov	r2, r3
 80077f0:	f7fc f9ac 	bl	8003b4c <_lseek>
 80077f4:	1c43      	adds	r3, r0, #1
 80077f6:	d102      	bne.n	80077fe <_lseek_r+0x1e>
 80077f8:	682b      	ldr	r3, [r5, #0]
 80077fa:	b103      	cbz	r3, 80077fe <_lseek_r+0x1e>
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	bd38      	pop	{r3, r4, r5, pc}
 8007800:	20001ff0 	.word	0x20001ff0

08007804 <_read_r>:
 8007804:	b538      	push	{r3, r4, r5, lr}
 8007806:	4d07      	ldr	r5, [pc, #28]	@ (8007824 <_read_r+0x20>)
 8007808:	4604      	mov	r4, r0
 800780a:	4608      	mov	r0, r1
 800780c:	4611      	mov	r1, r2
 800780e:	2200      	movs	r2, #0
 8007810:	602a      	str	r2, [r5, #0]
 8007812:	461a      	mov	r2, r3
 8007814:	f7fc f972 	bl	8003afc <_read>
 8007818:	1c43      	adds	r3, r0, #1
 800781a:	d102      	bne.n	8007822 <_read_r+0x1e>
 800781c:	682b      	ldr	r3, [r5, #0]
 800781e:	b103      	cbz	r3, 8007822 <_read_r+0x1e>
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	bd38      	pop	{r3, r4, r5, pc}
 8007824:	20001ff0 	.word	0x20001ff0

08007828 <_write_r>:
 8007828:	b538      	push	{r3, r4, r5, lr}
 800782a:	4d07      	ldr	r5, [pc, #28]	@ (8007848 <_write_r+0x20>)
 800782c:	4604      	mov	r4, r0
 800782e:	4608      	mov	r0, r1
 8007830:	4611      	mov	r1, r2
 8007832:	2200      	movs	r2, #0
 8007834:	602a      	str	r2, [r5, #0]
 8007836:	461a      	mov	r2, r3
 8007838:	f7fc f96e 	bl	8003b18 <_write>
 800783c:	1c43      	adds	r3, r0, #1
 800783e:	d102      	bne.n	8007846 <_write_r+0x1e>
 8007840:	682b      	ldr	r3, [r5, #0]
 8007842:	b103      	cbz	r3, 8007846 <_write_r+0x1e>
 8007844:	6023      	str	r3, [r4, #0]
 8007846:	bd38      	pop	{r3, r4, r5, pc}
 8007848:	20001ff0 	.word	0x20001ff0

0800784c <__errno>:
 800784c:	4b01      	ldr	r3, [pc, #4]	@ (8007854 <__errno+0x8>)
 800784e:	6818      	ldr	r0, [r3, #0]
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	20000034 	.word	0x20000034

08007858 <__libc_init_array>:
 8007858:	b570      	push	{r4, r5, r6, lr}
 800785a:	4d0d      	ldr	r5, [pc, #52]	@ (8007890 <__libc_init_array+0x38>)
 800785c:	4c0d      	ldr	r4, [pc, #52]	@ (8007894 <__libc_init_array+0x3c>)
 800785e:	1b64      	subs	r4, r4, r5
 8007860:	10a4      	asrs	r4, r4, #2
 8007862:	2600      	movs	r6, #0
 8007864:	42a6      	cmp	r6, r4
 8007866:	d109      	bne.n	800787c <__libc_init_array+0x24>
 8007868:	4d0b      	ldr	r5, [pc, #44]	@ (8007898 <__libc_init_array+0x40>)
 800786a:	4c0c      	ldr	r4, [pc, #48]	@ (800789c <__libc_init_array+0x44>)
 800786c:	f003 fb76 	bl	800af5c <_init>
 8007870:	1b64      	subs	r4, r4, r5
 8007872:	10a4      	asrs	r4, r4, #2
 8007874:	2600      	movs	r6, #0
 8007876:	42a6      	cmp	r6, r4
 8007878:	d105      	bne.n	8007886 <__libc_init_array+0x2e>
 800787a:	bd70      	pop	{r4, r5, r6, pc}
 800787c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007880:	4798      	blx	r3
 8007882:	3601      	adds	r6, #1
 8007884:	e7ee      	b.n	8007864 <__libc_init_array+0xc>
 8007886:	f855 3b04 	ldr.w	r3, [r5], #4
 800788a:	4798      	blx	r3
 800788c:	3601      	adds	r6, #1
 800788e:	e7f2      	b.n	8007876 <__libc_init_array+0x1e>
 8007890:	0800b464 	.word	0x0800b464
 8007894:	0800b464 	.word	0x0800b464
 8007898:	0800b464 	.word	0x0800b464
 800789c:	0800b468 	.word	0x0800b468

080078a0 <__retarget_lock_init_recursive>:
 80078a0:	4770      	bx	lr

080078a2 <__retarget_lock_acquire_recursive>:
 80078a2:	4770      	bx	lr

080078a4 <__retarget_lock_release_recursive>:
 80078a4:	4770      	bx	lr
	...

080078a8 <nanf>:
 80078a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80078b0 <nanf+0x8>
 80078ac:	4770      	bx	lr
 80078ae:	bf00      	nop
 80078b0:	7fc00000 	.word	0x7fc00000

080078b4 <quorem>:
 80078b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b8:	6903      	ldr	r3, [r0, #16]
 80078ba:	690c      	ldr	r4, [r1, #16]
 80078bc:	42a3      	cmp	r3, r4
 80078be:	4607      	mov	r7, r0
 80078c0:	db7e      	blt.n	80079c0 <quorem+0x10c>
 80078c2:	3c01      	subs	r4, #1
 80078c4:	f101 0814 	add.w	r8, r1, #20
 80078c8:	00a3      	lsls	r3, r4, #2
 80078ca:	f100 0514 	add.w	r5, r0, #20
 80078ce:	9300      	str	r3, [sp, #0]
 80078d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078d4:	9301      	str	r3, [sp, #4]
 80078d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80078da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078de:	3301      	adds	r3, #1
 80078e0:	429a      	cmp	r2, r3
 80078e2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078e6:	fbb2 f6f3 	udiv	r6, r2, r3
 80078ea:	d32e      	bcc.n	800794a <quorem+0x96>
 80078ec:	f04f 0a00 	mov.w	sl, #0
 80078f0:	46c4      	mov	ip, r8
 80078f2:	46ae      	mov	lr, r5
 80078f4:	46d3      	mov	fp, sl
 80078f6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80078fa:	b298      	uxth	r0, r3
 80078fc:	fb06 a000 	mla	r0, r6, r0, sl
 8007900:	0c02      	lsrs	r2, r0, #16
 8007902:	0c1b      	lsrs	r3, r3, #16
 8007904:	fb06 2303 	mla	r3, r6, r3, r2
 8007908:	f8de 2000 	ldr.w	r2, [lr]
 800790c:	b280      	uxth	r0, r0
 800790e:	b292      	uxth	r2, r2
 8007910:	1a12      	subs	r2, r2, r0
 8007912:	445a      	add	r2, fp
 8007914:	f8de 0000 	ldr.w	r0, [lr]
 8007918:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800791c:	b29b      	uxth	r3, r3
 800791e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007922:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007926:	b292      	uxth	r2, r2
 8007928:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800792c:	45e1      	cmp	r9, ip
 800792e:	f84e 2b04 	str.w	r2, [lr], #4
 8007932:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007936:	d2de      	bcs.n	80078f6 <quorem+0x42>
 8007938:	9b00      	ldr	r3, [sp, #0]
 800793a:	58eb      	ldr	r3, [r5, r3]
 800793c:	b92b      	cbnz	r3, 800794a <quorem+0x96>
 800793e:	9b01      	ldr	r3, [sp, #4]
 8007940:	3b04      	subs	r3, #4
 8007942:	429d      	cmp	r5, r3
 8007944:	461a      	mov	r2, r3
 8007946:	d32f      	bcc.n	80079a8 <quorem+0xf4>
 8007948:	613c      	str	r4, [r7, #16]
 800794a:	4638      	mov	r0, r7
 800794c:	f001 f9c8 	bl	8008ce0 <__mcmp>
 8007950:	2800      	cmp	r0, #0
 8007952:	db25      	blt.n	80079a0 <quorem+0xec>
 8007954:	4629      	mov	r1, r5
 8007956:	2000      	movs	r0, #0
 8007958:	f858 2b04 	ldr.w	r2, [r8], #4
 800795c:	f8d1 c000 	ldr.w	ip, [r1]
 8007960:	fa1f fe82 	uxth.w	lr, r2
 8007964:	fa1f f38c 	uxth.w	r3, ip
 8007968:	eba3 030e 	sub.w	r3, r3, lr
 800796c:	4403      	add	r3, r0
 800796e:	0c12      	lsrs	r2, r2, #16
 8007970:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007974:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007978:	b29b      	uxth	r3, r3
 800797a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800797e:	45c1      	cmp	r9, r8
 8007980:	f841 3b04 	str.w	r3, [r1], #4
 8007984:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007988:	d2e6      	bcs.n	8007958 <quorem+0xa4>
 800798a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800798e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007992:	b922      	cbnz	r2, 800799e <quorem+0xea>
 8007994:	3b04      	subs	r3, #4
 8007996:	429d      	cmp	r5, r3
 8007998:	461a      	mov	r2, r3
 800799a:	d30b      	bcc.n	80079b4 <quorem+0x100>
 800799c:	613c      	str	r4, [r7, #16]
 800799e:	3601      	adds	r6, #1
 80079a0:	4630      	mov	r0, r6
 80079a2:	b003      	add	sp, #12
 80079a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a8:	6812      	ldr	r2, [r2, #0]
 80079aa:	3b04      	subs	r3, #4
 80079ac:	2a00      	cmp	r2, #0
 80079ae:	d1cb      	bne.n	8007948 <quorem+0x94>
 80079b0:	3c01      	subs	r4, #1
 80079b2:	e7c6      	b.n	8007942 <quorem+0x8e>
 80079b4:	6812      	ldr	r2, [r2, #0]
 80079b6:	3b04      	subs	r3, #4
 80079b8:	2a00      	cmp	r2, #0
 80079ba:	d1ef      	bne.n	800799c <quorem+0xe8>
 80079bc:	3c01      	subs	r4, #1
 80079be:	e7ea      	b.n	8007996 <quorem+0xe2>
 80079c0:	2000      	movs	r0, #0
 80079c2:	e7ee      	b.n	80079a2 <quorem+0xee>
 80079c4:	0000      	movs	r0, r0
	...

080079c8 <_dtoa_r>:
 80079c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079cc:	69c7      	ldr	r7, [r0, #28]
 80079ce:	b097      	sub	sp, #92	@ 0x5c
 80079d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80079d4:	ec55 4b10 	vmov	r4, r5, d0
 80079d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80079da:	9107      	str	r1, [sp, #28]
 80079dc:	4681      	mov	r9, r0
 80079de:	920c      	str	r2, [sp, #48]	@ 0x30
 80079e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80079e2:	b97f      	cbnz	r7, 8007a04 <_dtoa_r+0x3c>
 80079e4:	2010      	movs	r0, #16
 80079e6:	f000 fe09 	bl	80085fc <malloc>
 80079ea:	4602      	mov	r2, r0
 80079ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80079f0:	b920      	cbnz	r0, 80079fc <_dtoa_r+0x34>
 80079f2:	4ba9      	ldr	r3, [pc, #676]	@ (8007c98 <_dtoa_r+0x2d0>)
 80079f4:	21ef      	movs	r1, #239	@ 0xef
 80079f6:	48a9      	ldr	r0, [pc, #676]	@ (8007c9c <_dtoa_r+0x2d4>)
 80079f8:	f002 fc3a 	bl	800a270 <__assert_func>
 80079fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007a00:	6007      	str	r7, [r0, #0]
 8007a02:	60c7      	str	r7, [r0, #12]
 8007a04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a08:	6819      	ldr	r1, [r3, #0]
 8007a0a:	b159      	cbz	r1, 8007a24 <_dtoa_r+0x5c>
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	604a      	str	r2, [r1, #4]
 8007a10:	2301      	movs	r3, #1
 8007a12:	4093      	lsls	r3, r2
 8007a14:	608b      	str	r3, [r1, #8]
 8007a16:	4648      	mov	r0, r9
 8007a18:	f000 fee6 	bl	80087e8 <_Bfree>
 8007a1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a20:	2200      	movs	r2, #0
 8007a22:	601a      	str	r2, [r3, #0]
 8007a24:	1e2b      	subs	r3, r5, #0
 8007a26:	bfb9      	ittee	lt
 8007a28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007a2c:	9305      	strlt	r3, [sp, #20]
 8007a2e:	2300      	movge	r3, #0
 8007a30:	6033      	strge	r3, [r6, #0]
 8007a32:	9f05      	ldr	r7, [sp, #20]
 8007a34:	4b9a      	ldr	r3, [pc, #616]	@ (8007ca0 <_dtoa_r+0x2d8>)
 8007a36:	bfbc      	itt	lt
 8007a38:	2201      	movlt	r2, #1
 8007a3a:	6032      	strlt	r2, [r6, #0]
 8007a3c:	43bb      	bics	r3, r7
 8007a3e:	d112      	bne.n	8007a66 <_dtoa_r+0x9e>
 8007a40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007a46:	6013      	str	r3, [r2, #0]
 8007a48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a4c:	4323      	orrs	r3, r4
 8007a4e:	f000 855a 	beq.w	8008506 <_dtoa_r+0xb3e>
 8007a52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a54:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007cb4 <_dtoa_r+0x2ec>
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 855c 	beq.w	8008516 <_dtoa_r+0xb4e>
 8007a5e:	f10a 0303 	add.w	r3, sl, #3
 8007a62:	f000 bd56 	b.w	8008512 <_dtoa_r+0xb4a>
 8007a66:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	ec51 0b17 	vmov	r0, r1, d7
 8007a70:	2300      	movs	r3, #0
 8007a72:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007a76:	f7f9 f827 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a7a:	4680      	mov	r8, r0
 8007a7c:	b158      	cbz	r0, 8007a96 <_dtoa_r+0xce>
 8007a7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a80:	2301      	movs	r3, #1
 8007a82:	6013      	str	r3, [r2, #0]
 8007a84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a86:	b113      	cbz	r3, 8007a8e <_dtoa_r+0xc6>
 8007a88:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007a8a:	4b86      	ldr	r3, [pc, #536]	@ (8007ca4 <_dtoa_r+0x2dc>)
 8007a8c:	6013      	str	r3, [r2, #0]
 8007a8e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007cb8 <_dtoa_r+0x2f0>
 8007a92:	f000 bd40 	b.w	8008516 <_dtoa_r+0xb4e>
 8007a96:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007a9a:	aa14      	add	r2, sp, #80	@ 0x50
 8007a9c:	a915      	add	r1, sp, #84	@ 0x54
 8007a9e:	4648      	mov	r0, r9
 8007aa0:	f001 fa3e 	bl	8008f20 <__d2b>
 8007aa4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007aa8:	9002      	str	r0, [sp, #8]
 8007aaa:	2e00      	cmp	r6, #0
 8007aac:	d078      	beq.n	8007ba0 <_dtoa_r+0x1d8>
 8007aae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ab0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ab8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007abc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007ac0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007ac4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007ac8:	4619      	mov	r1, r3
 8007aca:	2200      	movs	r2, #0
 8007acc:	4b76      	ldr	r3, [pc, #472]	@ (8007ca8 <_dtoa_r+0x2e0>)
 8007ace:	f7f8 fbdb 	bl	8000288 <__aeabi_dsub>
 8007ad2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007c80 <_dtoa_r+0x2b8>)
 8007ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad8:	f7f8 fd8e 	bl	80005f8 <__aeabi_dmul>
 8007adc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007c88 <_dtoa_r+0x2c0>)
 8007ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae2:	f7f8 fbd3 	bl	800028c <__adddf3>
 8007ae6:	4604      	mov	r4, r0
 8007ae8:	4630      	mov	r0, r6
 8007aea:	460d      	mov	r5, r1
 8007aec:	f7f8 fd1a 	bl	8000524 <__aeabi_i2d>
 8007af0:	a367      	add	r3, pc, #412	@ (adr r3, 8007c90 <_dtoa_r+0x2c8>)
 8007af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af6:	f7f8 fd7f 	bl	80005f8 <__aeabi_dmul>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	4620      	mov	r0, r4
 8007b00:	4629      	mov	r1, r5
 8007b02:	f7f8 fbc3 	bl	800028c <__adddf3>
 8007b06:	4604      	mov	r4, r0
 8007b08:	460d      	mov	r5, r1
 8007b0a:	f7f9 f825 	bl	8000b58 <__aeabi_d2iz>
 8007b0e:	2200      	movs	r2, #0
 8007b10:	4607      	mov	r7, r0
 8007b12:	2300      	movs	r3, #0
 8007b14:	4620      	mov	r0, r4
 8007b16:	4629      	mov	r1, r5
 8007b18:	f7f8 ffe0 	bl	8000adc <__aeabi_dcmplt>
 8007b1c:	b140      	cbz	r0, 8007b30 <_dtoa_r+0x168>
 8007b1e:	4638      	mov	r0, r7
 8007b20:	f7f8 fd00 	bl	8000524 <__aeabi_i2d>
 8007b24:	4622      	mov	r2, r4
 8007b26:	462b      	mov	r3, r5
 8007b28:	f7f8 ffce 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b2c:	b900      	cbnz	r0, 8007b30 <_dtoa_r+0x168>
 8007b2e:	3f01      	subs	r7, #1
 8007b30:	2f16      	cmp	r7, #22
 8007b32:	d852      	bhi.n	8007bda <_dtoa_r+0x212>
 8007b34:	4b5d      	ldr	r3, [pc, #372]	@ (8007cac <_dtoa_r+0x2e4>)
 8007b36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b42:	f7f8 ffcb 	bl	8000adc <__aeabi_dcmplt>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	d049      	beq.n	8007bde <_dtoa_r+0x216>
 8007b4a:	3f01      	subs	r7, #1
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007b50:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b52:	1b9b      	subs	r3, r3, r6
 8007b54:	1e5a      	subs	r2, r3, #1
 8007b56:	bf45      	ittet	mi
 8007b58:	f1c3 0301 	rsbmi	r3, r3, #1
 8007b5c:	9300      	strmi	r3, [sp, #0]
 8007b5e:	2300      	movpl	r3, #0
 8007b60:	2300      	movmi	r3, #0
 8007b62:	9206      	str	r2, [sp, #24]
 8007b64:	bf54      	ite	pl
 8007b66:	9300      	strpl	r3, [sp, #0]
 8007b68:	9306      	strmi	r3, [sp, #24]
 8007b6a:	2f00      	cmp	r7, #0
 8007b6c:	db39      	blt.n	8007be2 <_dtoa_r+0x21a>
 8007b6e:	9b06      	ldr	r3, [sp, #24]
 8007b70:	970d      	str	r7, [sp, #52]	@ 0x34
 8007b72:	443b      	add	r3, r7
 8007b74:	9306      	str	r3, [sp, #24]
 8007b76:	2300      	movs	r3, #0
 8007b78:	9308      	str	r3, [sp, #32]
 8007b7a:	9b07      	ldr	r3, [sp, #28]
 8007b7c:	2b09      	cmp	r3, #9
 8007b7e:	d863      	bhi.n	8007c48 <_dtoa_r+0x280>
 8007b80:	2b05      	cmp	r3, #5
 8007b82:	bfc4      	itt	gt
 8007b84:	3b04      	subgt	r3, #4
 8007b86:	9307      	strgt	r3, [sp, #28]
 8007b88:	9b07      	ldr	r3, [sp, #28]
 8007b8a:	f1a3 0302 	sub.w	r3, r3, #2
 8007b8e:	bfcc      	ite	gt
 8007b90:	2400      	movgt	r4, #0
 8007b92:	2401      	movle	r4, #1
 8007b94:	2b03      	cmp	r3, #3
 8007b96:	d863      	bhi.n	8007c60 <_dtoa_r+0x298>
 8007b98:	e8df f003 	tbb	[pc, r3]
 8007b9c:	2b375452 	.word	0x2b375452
 8007ba0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007ba4:	441e      	add	r6, r3
 8007ba6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007baa:	2b20      	cmp	r3, #32
 8007bac:	bfc1      	itttt	gt
 8007bae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007bb2:	409f      	lslgt	r7, r3
 8007bb4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007bb8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007bbc:	bfd6      	itet	le
 8007bbe:	f1c3 0320 	rsble	r3, r3, #32
 8007bc2:	ea47 0003 	orrgt.w	r0, r7, r3
 8007bc6:	fa04 f003 	lslle.w	r0, r4, r3
 8007bca:	f7f8 fc9b 	bl	8000504 <__aeabi_ui2d>
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007bd4:	3e01      	subs	r6, #1
 8007bd6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007bd8:	e776      	b.n	8007ac8 <_dtoa_r+0x100>
 8007bda:	2301      	movs	r3, #1
 8007bdc:	e7b7      	b.n	8007b4e <_dtoa_r+0x186>
 8007bde:	9010      	str	r0, [sp, #64]	@ 0x40
 8007be0:	e7b6      	b.n	8007b50 <_dtoa_r+0x188>
 8007be2:	9b00      	ldr	r3, [sp, #0]
 8007be4:	1bdb      	subs	r3, r3, r7
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	427b      	negs	r3, r7
 8007bea:	9308      	str	r3, [sp, #32]
 8007bec:	2300      	movs	r3, #0
 8007bee:	930d      	str	r3, [sp, #52]	@ 0x34
 8007bf0:	e7c3      	b.n	8007b7a <_dtoa_r+0x1b2>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007bf8:	eb07 0b03 	add.w	fp, r7, r3
 8007bfc:	f10b 0301 	add.w	r3, fp, #1
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	9303      	str	r3, [sp, #12]
 8007c04:	bfb8      	it	lt
 8007c06:	2301      	movlt	r3, #1
 8007c08:	e006      	b.n	8007c18 <_dtoa_r+0x250>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	dd28      	ble.n	8007c66 <_dtoa_r+0x29e>
 8007c14:	469b      	mov	fp, r3
 8007c16:	9303      	str	r3, [sp, #12]
 8007c18:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	2204      	movs	r2, #4
 8007c20:	f102 0514 	add.w	r5, r2, #20
 8007c24:	429d      	cmp	r5, r3
 8007c26:	d926      	bls.n	8007c76 <_dtoa_r+0x2ae>
 8007c28:	6041      	str	r1, [r0, #4]
 8007c2a:	4648      	mov	r0, r9
 8007c2c:	f000 fd9c 	bl	8008768 <_Balloc>
 8007c30:	4682      	mov	sl, r0
 8007c32:	2800      	cmp	r0, #0
 8007c34:	d142      	bne.n	8007cbc <_dtoa_r+0x2f4>
 8007c36:	4b1e      	ldr	r3, [pc, #120]	@ (8007cb0 <_dtoa_r+0x2e8>)
 8007c38:	4602      	mov	r2, r0
 8007c3a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007c3e:	e6da      	b.n	80079f6 <_dtoa_r+0x2e>
 8007c40:	2300      	movs	r3, #0
 8007c42:	e7e3      	b.n	8007c0c <_dtoa_r+0x244>
 8007c44:	2300      	movs	r3, #0
 8007c46:	e7d5      	b.n	8007bf4 <_dtoa_r+0x22c>
 8007c48:	2401      	movs	r4, #1
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	9307      	str	r3, [sp, #28]
 8007c4e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007c50:	f04f 3bff 	mov.w	fp, #4294967295
 8007c54:	2200      	movs	r2, #0
 8007c56:	f8cd b00c 	str.w	fp, [sp, #12]
 8007c5a:	2312      	movs	r3, #18
 8007c5c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c5e:	e7db      	b.n	8007c18 <_dtoa_r+0x250>
 8007c60:	2301      	movs	r3, #1
 8007c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c64:	e7f4      	b.n	8007c50 <_dtoa_r+0x288>
 8007c66:	f04f 0b01 	mov.w	fp, #1
 8007c6a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007c6e:	465b      	mov	r3, fp
 8007c70:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007c74:	e7d0      	b.n	8007c18 <_dtoa_r+0x250>
 8007c76:	3101      	adds	r1, #1
 8007c78:	0052      	lsls	r2, r2, #1
 8007c7a:	e7d1      	b.n	8007c20 <_dtoa_r+0x258>
 8007c7c:	f3af 8000 	nop.w
 8007c80:	636f4361 	.word	0x636f4361
 8007c84:	3fd287a7 	.word	0x3fd287a7
 8007c88:	8b60c8b3 	.word	0x8b60c8b3
 8007c8c:	3fc68a28 	.word	0x3fc68a28
 8007c90:	509f79fb 	.word	0x509f79fb
 8007c94:	3fd34413 	.word	0x3fd34413
 8007c98:	0800b076 	.word	0x0800b076
 8007c9c:	0800b08d 	.word	0x0800b08d
 8007ca0:	7ff00000 	.word	0x7ff00000
 8007ca4:	0800b041 	.word	0x0800b041
 8007ca8:	3ff80000 	.word	0x3ff80000
 8007cac:	0800b240 	.word	0x0800b240
 8007cb0:	0800b0e5 	.word	0x0800b0e5
 8007cb4:	0800b072 	.word	0x0800b072
 8007cb8:	0800b040 	.word	0x0800b040
 8007cbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007cc0:	6018      	str	r0, [r3, #0]
 8007cc2:	9b03      	ldr	r3, [sp, #12]
 8007cc4:	2b0e      	cmp	r3, #14
 8007cc6:	f200 80a1 	bhi.w	8007e0c <_dtoa_r+0x444>
 8007cca:	2c00      	cmp	r4, #0
 8007ccc:	f000 809e 	beq.w	8007e0c <_dtoa_r+0x444>
 8007cd0:	2f00      	cmp	r7, #0
 8007cd2:	dd33      	ble.n	8007d3c <_dtoa_r+0x374>
 8007cd4:	4b9c      	ldr	r3, [pc, #624]	@ (8007f48 <_dtoa_r+0x580>)
 8007cd6:	f007 020f 	and.w	r2, r7, #15
 8007cda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cde:	ed93 7b00 	vldr	d7, [r3]
 8007ce2:	05f8      	lsls	r0, r7, #23
 8007ce4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007ce8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007cec:	d516      	bpl.n	8007d1c <_dtoa_r+0x354>
 8007cee:	4b97      	ldr	r3, [pc, #604]	@ (8007f4c <_dtoa_r+0x584>)
 8007cf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007cf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007cf8:	f7f8 fda8 	bl	800084c <__aeabi_ddiv>
 8007cfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d00:	f004 040f 	and.w	r4, r4, #15
 8007d04:	2603      	movs	r6, #3
 8007d06:	4d91      	ldr	r5, [pc, #580]	@ (8007f4c <_dtoa_r+0x584>)
 8007d08:	b954      	cbnz	r4, 8007d20 <_dtoa_r+0x358>
 8007d0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d12:	f7f8 fd9b 	bl	800084c <__aeabi_ddiv>
 8007d16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d1a:	e028      	b.n	8007d6e <_dtoa_r+0x3a6>
 8007d1c:	2602      	movs	r6, #2
 8007d1e:	e7f2      	b.n	8007d06 <_dtoa_r+0x33e>
 8007d20:	07e1      	lsls	r1, r4, #31
 8007d22:	d508      	bpl.n	8007d36 <_dtoa_r+0x36e>
 8007d24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007d28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d2c:	f7f8 fc64 	bl	80005f8 <__aeabi_dmul>
 8007d30:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007d34:	3601      	adds	r6, #1
 8007d36:	1064      	asrs	r4, r4, #1
 8007d38:	3508      	adds	r5, #8
 8007d3a:	e7e5      	b.n	8007d08 <_dtoa_r+0x340>
 8007d3c:	f000 80af 	beq.w	8007e9e <_dtoa_r+0x4d6>
 8007d40:	427c      	negs	r4, r7
 8007d42:	4b81      	ldr	r3, [pc, #516]	@ (8007f48 <_dtoa_r+0x580>)
 8007d44:	4d81      	ldr	r5, [pc, #516]	@ (8007f4c <_dtoa_r+0x584>)
 8007d46:	f004 020f 	and.w	r2, r4, #15
 8007d4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d56:	f7f8 fc4f 	bl	80005f8 <__aeabi_dmul>
 8007d5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d5e:	1124      	asrs	r4, r4, #4
 8007d60:	2300      	movs	r3, #0
 8007d62:	2602      	movs	r6, #2
 8007d64:	2c00      	cmp	r4, #0
 8007d66:	f040 808f 	bne.w	8007e88 <_dtoa_r+0x4c0>
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1d3      	bne.n	8007d16 <_dtoa_r+0x34e>
 8007d6e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d70:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f000 8094 	beq.w	8007ea2 <_dtoa_r+0x4da>
 8007d7a:	4b75      	ldr	r3, [pc, #468]	@ (8007f50 <_dtoa_r+0x588>)
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	4620      	mov	r0, r4
 8007d80:	4629      	mov	r1, r5
 8007d82:	f7f8 feab 	bl	8000adc <__aeabi_dcmplt>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	f000 808b 	beq.w	8007ea2 <_dtoa_r+0x4da>
 8007d8c:	9b03      	ldr	r3, [sp, #12]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f000 8087 	beq.w	8007ea2 <_dtoa_r+0x4da>
 8007d94:	f1bb 0f00 	cmp.w	fp, #0
 8007d98:	dd34      	ble.n	8007e04 <_dtoa_r+0x43c>
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	4b6d      	ldr	r3, [pc, #436]	@ (8007f54 <_dtoa_r+0x58c>)
 8007d9e:	2200      	movs	r2, #0
 8007da0:	4629      	mov	r1, r5
 8007da2:	f7f8 fc29 	bl	80005f8 <__aeabi_dmul>
 8007da6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007daa:	f107 38ff 	add.w	r8, r7, #4294967295
 8007dae:	3601      	adds	r6, #1
 8007db0:	465c      	mov	r4, fp
 8007db2:	4630      	mov	r0, r6
 8007db4:	f7f8 fbb6 	bl	8000524 <__aeabi_i2d>
 8007db8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dbc:	f7f8 fc1c 	bl	80005f8 <__aeabi_dmul>
 8007dc0:	4b65      	ldr	r3, [pc, #404]	@ (8007f58 <_dtoa_r+0x590>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f7f8 fa62 	bl	800028c <__adddf3>
 8007dc8:	4605      	mov	r5, r0
 8007dca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007dce:	2c00      	cmp	r4, #0
 8007dd0:	d16a      	bne.n	8007ea8 <_dtoa_r+0x4e0>
 8007dd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dd6:	4b61      	ldr	r3, [pc, #388]	@ (8007f5c <_dtoa_r+0x594>)
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f7f8 fa55 	bl	8000288 <__aeabi_dsub>
 8007dde:	4602      	mov	r2, r0
 8007de0:	460b      	mov	r3, r1
 8007de2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007de6:	462a      	mov	r2, r5
 8007de8:	4633      	mov	r3, r6
 8007dea:	f7f8 fe95 	bl	8000b18 <__aeabi_dcmpgt>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	f040 8298 	bne.w	8008324 <_dtoa_r+0x95c>
 8007df4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007df8:	462a      	mov	r2, r5
 8007dfa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007dfe:	f7f8 fe6d 	bl	8000adc <__aeabi_dcmplt>
 8007e02:	bb38      	cbnz	r0, 8007e54 <_dtoa_r+0x48c>
 8007e04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007e08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007e0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f2c0 8157 	blt.w	80080c2 <_dtoa_r+0x6fa>
 8007e14:	2f0e      	cmp	r7, #14
 8007e16:	f300 8154 	bgt.w	80080c2 <_dtoa_r+0x6fa>
 8007e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8007f48 <_dtoa_r+0x580>)
 8007e1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e20:	ed93 7b00 	vldr	d7, [r3]
 8007e24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	ed8d 7b00 	vstr	d7, [sp]
 8007e2c:	f280 80e5 	bge.w	8007ffa <_dtoa_r+0x632>
 8007e30:	9b03      	ldr	r3, [sp, #12]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f300 80e1 	bgt.w	8007ffa <_dtoa_r+0x632>
 8007e38:	d10c      	bne.n	8007e54 <_dtoa_r+0x48c>
 8007e3a:	4b48      	ldr	r3, [pc, #288]	@ (8007f5c <_dtoa_r+0x594>)
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	ec51 0b17 	vmov	r0, r1, d7
 8007e42:	f7f8 fbd9 	bl	80005f8 <__aeabi_dmul>
 8007e46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e4a:	f7f8 fe5b 	bl	8000b04 <__aeabi_dcmpge>
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	f000 8266 	beq.w	8008320 <_dtoa_r+0x958>
 8007e54:	2400      	movs	r4, #0
 8007e56:	4625      	mov	r5, r4
 8007e58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e5a:	4656      	mov	r6, sl
 8007e5c:	ea6f 0803 	mvn.w	r8, r3
 8007e60:	2700      	movs	r7, #0
 8007e62:	4621      	mov	r1, r4
 8007e64:	4648      	mov	r0, r9
 8007e66:	f000 fcbf 	bl	80087e8 <_Bfree>
 8007e6a:	2d00      	cmp	r5, #0
 8007e6c:	f000 80bd 	beq.w	8007fea <_dtoa_r+0x622>
 8007e70:	b12f      	cbz	r7, 8007e7e <_dtoa_r+0x4b6>
 8007e72:	42af      	cmp	r7, r5
 8007e74:	d003      	beq.n	8007e7e <_dtoa_r+0x4b6>
 8007e76:	4639      	mov	r1, r7
 8007e78:	4648      	mov	r0, r9
 8007e7a:	f000 fcb5 	bl	80087e8 <_Bfree>
 8007e7e:	4629      	mov	r1, r5
 8007e80:	4648      	mov	r0, r9
 8007e82:	f000 fcb1 	bl	80087e8 <_Bfree>
 8007e86:	e0b0      	b.n	8007fea <_dtoa_r+0x622>
 8007e88:	07e2      	lsls	r2, r4, #31
 8007e8a:	d505      	bpl.n	8007e98 <_dtoa_r+0x4d0>
 8007e8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e90:	f7f8 fbb2 	bl	80005f8 <__aeabi_dmul>
 8007e94:	3601      	adds	r6, #1
 8007e96:	2301      	movs	r3, #1
 8007e98:	1064      	asrs	r4, r4, #1
 8007e9a:	3508      	adds	r5, #8
 8007e9c:	e762      	b.n	8007d64 <_dtoa_r+0x39c>
 8007e9e:	2602      	movs	r6, #2
 8007ea0:	e765      	b.n	8007d6e <_dtoa_r+0x3a6>
 8007ea2:	9c03      	ldr	r4, [sp, #12]
 8007ea4:	46b8      	mov	r8, r7
 8007ea6:	e784      	b.n	8007db2 <_dtoa_r+0x3ea>
 8007ea8:	4b27      	ldr	r3, [pc, #156]	@ (8007f48 <_dtoa_r+0x580>)
 8007eaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007eac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007eb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007eb4:	4454      	add	r4, sl
 8007eb6:	2900      	cmp	r1, #0
 8007eb8:	d054      	beq.n	8007f64 <_dtoa_r+0x59c>
 8007eba:	4929      	ldr	r1, [pc, #164]	@ (8007f60 <_dtoa_r+0x598>)
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	f7f8 fcc5 	bl	800084c <__aeabi_ddiv>
 8007ec2:	4633      	mov	r3, r6
 8007ec4:	462a      	mov	r2, r5
 8007ec6:	f7f8 f9df 	bl	8000288 <__aeabi_dsub>
 8007eca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ece:	4656      	mov	r6, sl
 8007ed0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ed4:	f7f8 fe40 	bl	8000b58 <__aeabi_d2iz>
 8007ed8:	4605      	mov	r5, r0
 8007eda:	f7f8 fb23 	bl	8000524 <__aeabi_i2d>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ee6:	f7f8 f9cf 	bl	8000288 <__aeabi_dsub>
 8007eea:	3530      	adds	r5, #48	@ 0x30
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ef4:	f806 5b01 	strb.w	r5, [r6], #1
 8007ef8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007efc:	f7f8 fdee 	bl	8000adc <__aeabi_dcmplt>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	d172      	bne.n	8007fea <_dtoa_r+0x622>
 8007f04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f08:	4911      	ldr	r1, [pc, #68]	@ (8007f50 <_dtoa_r+0x588>)
 8007f0a:	2000      	movs	r0, #0
 8007f0c:	f7f8 f9bc 	bl	8000288 <__aeabi_dsub>
 8007f10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007f14:	f7f8 fde2 	bl	8000adc <__aeabi_dcmplt>
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	f040 80b4 	bne.w	8008086 <_dtoa_r+0x6be>
 8007f1e:	42a6      	cmp	r6, r4
 8007f20:	f43f af70 	beq.w	8007e04 <_dtoa_r+0x43c>
 8007f24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007f28:	4b0a      	ldr	r3, [pc, #40]	@ (8007f54 <_dtoa_r+0x58c>)
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f7f8 fb64 	bl	80005f8 <__aeabi_dmul>
 8007f30:	4b08      	ldr	r3, [pc, #32]	@ (8007f54 <_dtoa_r+0x58c>)
 8007f32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f36:	2200      	movs	r2, #0
 8007f38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f3c:	f7f8 fb5c 	bl	80005f8 <__aeabi_dmul>
 8007f40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f44:	e7c4      	b.n	8007ed0 <_dtoa_r+0x508>
 8007f46:	bf00      	nop
 8007f48:	0800b240 	.word	0x0800b240
 8007f4c:	0800b218 	.word	0x0800b218
 8007f50:	3ff00000 	.word	0x3ff00000
 8007f54:	40240000 	.word	0x40240000
 8007f58:	401c0000 	.word	0x401c0000
 8007f5c:	40140000 	.word	0x40140000
 8007f60:	3fe00000 	.word	0x3fe00000
 8007f64:	4631      	mov	r1, r6
 8007f66:	4628      	mov	r0, r5
 8007f68:	f7f8 fb46 	bl	80005f8 <__aeabi_dmul>
 8007f6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f70:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007f72:	4656      	mov	r6, sl
 8007f74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f78:	f7f8 fdee 	bl	8000b58 <__aeabi_d2iz>
 8007f7c:	4605      	mov	r5, r0
 8007f7e:	f7f8 fad1 	bl	8000524 <__aeabi_i2d>
 8007f82:	4602      	mov	r2, r0
 8007f84:	460b      	mov	r3, r1
 8007f86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f8a:	f7f8 f97d 	bl	8000288 <__aeabi_dsub>
 8007f8e:	3530      	adds	r5, #48	@ 0x30
 8007f90:	f806 5b01 	strb.w	r5, [r6], #1
 8007f94:	4602      	mov	r2, r0
 8007f96:	460b      	mov	r3, r1
 8007f98:	42a6      	cmp	r6, r4
 8007f9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f9e:	f04f 0200 	mov.w	r2, #0
 8007fa2:	d124      	bne.n	8007fee <_dtoa_r+0x626>
 8007fa4:	4baf      	ldr	r3, [pc, #700]	@ (8008264 <_dtoa_r+0x89c>)
 8007fa6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007faa:	f7f8 f96f 	bl	800028c <__adddf3>
 8007fae:	4602      	mov	r2, r0
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fb6:	f7f8 fdaf 	bl	8000b18 <__aeabi_dcmpgt>
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	d163      	bne.n	8008086 <_dtoa_r+0x6be>
 8007fbe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fc2:	49a8      	ldr	r1, [pc, #672]	@ (8008264 <_dtoa_r+0x89c>)
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	f7f8 f95f 	bl	8000288 <__aeabi_dsub>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	460b      	mov	r3, r1
 8007fce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fd2:	f7f8 fd83 	bl	8000adc <__aeabi_dcmplt>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	f43f af14 	beq.w	8007e04 <_dtoa_r+0x43c>
 8007fdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007fde:	1e73      	subs	r3, r6, #1
 8007fe0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007fe2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007fe6:	2b30      	cmp	r3, #48	@ 0x30
 8007fe8:	d0f8      	beq.n	8007fdc <_dtoa_r+0x614>
 8007fea:	4647      	mov	r7, r8
 8007fec:	e03b      	b.n	8008066 <_dtoa_r+0x69e>
 8007fee:	4b9e      	ldr	r3, [pc, #632]	@ (8008268 <_dtoa_r+0x8a0>)
 8007ff0:	f7f8 fb02 	bl	80005f8 <__aeabi_dmul>
 8007ff4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ff8:	e7bc      	b.n	8007f74 <_dtoa_r+0x5ac>
 8007ffa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007ffe:	4656      	mov	r6, sl
 8008000:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008004:	4620      	mov	r0, r4
 8008006:	4629      	mov	r1, r5
 8008008:	f7f8 fc20 	bl	800084c <__aeabi_ddiv>
 800800c:	f7f8 fda4 	bl	8000b58 <__aeabi_d2iz>
 8008010:	4680      	mov	r8, r0
 8008012:	f7f8 fa87 	bl	8000524 <__aeabi_i2d>
 8008016:	e9dd 2300 	ldrd	r2, r3, [sp]
 800801a:	f7f8 faed 	bl	80005f8 <__aeabi_dmul>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4620      	mov	r0, r4
 8008024:	4629      	mov	r1, r5
 8008026:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800802a:	f7f8 f92d 	bl	8000288 <__aeabi_dsub>
 800802e:	f806 4b01 	strb.w	r4, [r6], #1
 8008032:	9d03      	ldr	r5, [sp, #12]
 8008034:	eba6 040a 	sub.w	r4, r6, sl
 8008038:	42a5      	cmp	r5, r4
 800803a:	4602      	mov	r2, r0
 800803c:	460b      	mov	r3, r1
 800803e:	d133      	bne.n	80080a8 <_dtoa_r+0x6e0>
 8008040:	f7f8 f924 	bl	800028c <__adddf3>
 8008044:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008048:	4604      	mov	r4, r0
 800804a:	460d      	mov	r5, r1
 800804c:	f7f8 fd64 	bl	8000b18 <__aeabi_dcmpgt>
 8008050:	b9c0      	cbnz	r0, 8008084 <_dtoa_r+0x6bc>
 8008052:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008056:	4620      	mov	r0, r4
 8008058:	4629      	mov	r1, r5
 800805a:	f7f8 fd35 	bl	8000ac8 <__aeabi_dcmpeq>
 800805e:	b110      	cbz	r0, 8008066 <_dtoa_r+0x69e>
 8008060:	f018 0f01 	tst.w	r8, #1
 8008064:	d10e      	bne.n	8008084 <_dtoa_r+0x6bc>
 8008066:	9902      	ldr	r1, [sp, #8]
 8008068:	4648      	mov	r0, r9
 800806a:	f000 fbbd 	bl	80087e8 <_Bfree>
 800806e:	2300      	movs	r3, #0
 8008070:	7033      	strb	r3, [r6, #0]
 8008072:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008074:	3701      	adds	r7, #1
 8008076:	601f      	str	r7, [r3, #0]
 8008078:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 824b 	beq.w	8008516 <_dtoa_r+0xb4e>
 8008080:	601e      	str	r6, [r3, #0]
 8008082:	e248      	b.n	8008516 <_dtoa_r+0xb4e>
 8008084:	46b8      	mov	r8, r7
 8008086:	4633      	mov	r3, r6
 8008088:	461e      	mov	r6, r3
 800808a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800808e:	2a39      	cmp	r2, #57	@ 0x39
 8008090:	d106      	bne.n	80080a0 <_dtoa_r+0x6d8>
 8008092:	459a      	cmp	sl, r3
 8008094:	d1f8      	bne.n	8008088 <_dtoa_r+0x6c0>
 8008096:	2230      	movs	r2, #48	@ 0x30
 8008098:	f108 0801 	add.w	r8, r8, #1
 800809c:	f88a 2000 	strb.w	r2, [sl]
 80080a0:	781a      	ldrb	r2, [r3, #0]
 80080a2:	3201      	adds	r2, #1
 80080a4:	701a      	strb	r2, [r3, #0]
 80080a6:	e7a0      	b.n	8007fea <_dtoa_r+0x622>
 80080a8:	4b6f      	ldr	r3, [pc, #444]	@ (8008268 <_dtoa_r+0x8a0>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	f7f8 faa4 	bl	80005f8 <__aeabi_dmul>
 80080b0:	2200      	movs	r2, #0
 80080b2:	2300      	movs	r3, #0
 80080b4:	4604      	mov	r4, r0
 80080b6:	460d      	mov	r5, r1
 80080b8:	f7f8 fd06 	bl	8000ac8 <__aeabi_dcmpeq>
 80080bc:	2800      	cmp	r0, #0
 80080be:	d09f      	beq.n	8008000 <_dtoa_r+0x638>
 80080c0:	e7d1      	b.n	8008066 <_dtoa_r+0x69e>
 80080c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080c4:	2a00      	cmp	r2, #0
 80080c6:	f000 80ea 	beq.w	800829e <_dtoa_r+0x8d6>
 80080ca:	9a07      	ldr	r2, [sp, #28]
 80080cc:	2a01      	cmp	r2, #1
 80080ce:	f300 80cd 	bgt.w	800826c <_dtoa_r+0x8a4>
 80080d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80080d4:	2a00      	cmp	r2, #0
 80080d6:	f000 80c1 	beq.w	800825c <_dtoa_r+0x894>
 80080da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80080de:	9c08      	ldr	r4, [sp, #32]
 80080e0:	9e00      	ldr	r6, [sp, #0]
 80080e2:	9a00      	ldr	r2, [sp, #0]
 80080e4:	441a      	add	r2, r3
 80080e6:	9200      	str	r2, [sp, #0]
 80080e8:	9a06      	ldr	r2, [sp, #24]
 80080ea:	2101      	movs	r1, #1
 80080ec:	441a      	add	r2, r3
 80080ee:	4648      	mov	r0, r9
 80080f0:	9206      	str	r2, [sp, #24]
 80080f2:	f000 fc77 	bl	80089e4 <__i2b>
 80080f6:	4605      	mov	r5, r0
 80080f8:	b166      	cbz	r6, 8008114 <_dtoa_r+0x74c>
 80080fa:	9b06      	ldr	r3, [sp, #24]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	dd09      	ble.n	8008114 <_dtoa_r+0x74c>
 8008100:	42b3      	cmp	r3, r6
 8008102:	9a00      	ldr	r2, [sp, #0]
 8008104:	bfa8      	it	ge
 8008106:	4633      	movge	r3, r6
 8008108:	1ad2      	subs	r2, r2, r3
 800810a:	9200      	str	r2, [sp, #0]
 800810c:	9a06      	ldr	r2, [sp, #24]
 800810e:	1af6      	subs	r6, r6, r3
 8008110:	1ad3      	subs	r3, r2, r3
 8008112:	9306      	str	r3, [sp, #24]
 8008114:	9b08      	ldr	r3, [sp, #32]
 8008116:	b30b      	cbz	r3, 800815c <_dtoa_r+0x794>
 8008118:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800811a:	2b00      	cmp	r3, #0
 800811c:	f000 80c6 	beq.w	80082ac <_dtoa_r+0x8e4>
 8008120:	2c00      	cmp	r4, #0
 8008122:	f000 80c0 	beq.w	80082a6 <_dtoa_r+0x8de>
 8008126:	4629      	mov	r1, r5
 8008128:	4622      	mov	r2, r4
 800812a:	4648      	mov	r0, r9
 800812c:	f000 fd12 	bl	8008b54 <__pow5mult>
 8008130:	9a02      	ldr	r2, [sp, #8]
 8008132:	4601      	mov	r1, r0
 8008134:	4605      	mov	r5, r0
 8008136:	4648      	mov	r0, r9
 8008138:	f000 fc6a 	bl	8008a10 <__multiply>
 800813c:	9902      	ldr	r1, [sp, #8]
 800813e:	4680      	mov	r8, r0
 8008140:	4648      	mov	r0, r9
 8008142:	f000 fb51 	bl	80087e8 <_Bfree>
 8008146:	9b08      	ldr	r3, [sp, #32]
 8008148:	1b1b      	subs	r3, r3, r4
 800814a:	9308      	str	r3, [sp, #32]
 800814c:	f000 80b1 	beq.w	80082b2 <_dtoa_r+0x8ea>
 8008150:	9a08      	ldr	r2, [sp, #32]
 8008152:	4641      	mov	r1, r8
 8008154:	4648      	mov	r0, r9
 8008156:	f000 fcfd 	bl	8008b54 <__pow5mult>
 800815a:	9002      	str	r0, [sp, #8]
 800815c:	2101      	movs	r1, #1
 800815e:	4648      	mov	r0, r9
 8008160:	f000 fc40 	bl	80089e4 <__i2b>
 8008164:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008166:	4604      	mov	r4, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	f000 81d8 	beq.w	800851e <_dtoa_r+0xb56>
 800816e:	461a      	mov	r2, r3
 8008170:	4601      	mov	r1, r0
 8008172:	4648      	mov	r0, r9
 8008174:	f000 fcee 	bl	8008b54 <__pow5mult>
 8008178:	9b07      	ldr	r3, [sp, #28]
 800817a:	2b01      	cmp	r3, #1
 800817c:	4604      	mov	r4, r0
 800817e:	f300 809f 	bgt.w	80082c0 <_dtoa_r+0x8f8>
 8008182:	9b04      	ldr	r3, [sp, #16]
 8008184:	2b00      	cmp	r3, #0
 8008186:	f040 8097 	bne.w	80082b8 <_dtoa_r+0x8f0>
 800818a:	9b05      	ldr	r3, [sp, #20]
 800818c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008190:	2b00      	cmp	r3, #0
 8008192:	f040 8093 	bne.w	80082bc <_dtoa_r+0x8f4>
 8008196:	9b05      	ldr	r3, [sp, #20]
 8008198:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800819c:	0d1b      	lsrs	r3, r3, #20
 800819e:	051b      	lsls	r3, r3, #20
 80081a0:	b133      	cbz	r3, 80081b0 <_dtoa_r+0x7e8>
 80081a2:	9b00      	ldr	r3, [sp, #0]
 80081a4:	3301      	adds	r3, #1
 80081a6:	9300      	str	r3, [sp, #0]
 80081a8:	9b06      	ldr	r3, [sp, #24]
 80081aa:	3301      	adds	r3, #1
 80081ac:	9306      	str	r3, [sp, #24]
 80081ae:	2301      	movs	r3, #1
 80081b0:	9308      	str	r3, [sp, #32]
 80081b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f000 81b8 	beq.w	800852a <_dtoa_r+0xb62>
 80081ba:	6923      	ldr	r3, [r4, #16]
 80081bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80081c0:	6918      	ldr	r0, [r3, #16]
 80081c2:	f000 fbc3 	bl	800894c <__hi0bits>
 80081c6:	f1c0 0020 	rsb	r0, r0, #32
 80081ca:	9b06      	ldr	r3, [sp, #24]
 80081cc:	4418      	add	r0, r3
 80081ce:	f010 001f 	ands.w	r0, r0, #31
 80081d2:	f000 8082 	beq.w	80082da <_dtoa_r+0x912>
 80081d6:	f1c0 0320 	rsb	r3, r0, #32
 80081da:	2b04      	cmp	r3, #4
 80081dc:	dd73      	ble.n	80082c6 <_dtoa_r+0x8fe>
 80081de:	9b00      	ldr	r3, [sp, #0]
 80081e0:	f1c0 001c 	rsb	r0, r0, #28
 80081e4:	4403      	add	r3, r0
 80081e6:	9300      	str	r3, [sp, #0]
 80081e8:	9b06      	ldr	r3, [sp, #24]
 80081ea:	4403      	add	r3, r0
 80081ec:	4406      	add	r6, r0
 80081ee:	9306      	str	r3, [sp, #24]
 80081f0:	9b00      	ldr	r3, [sp, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	dd05      	ble.n	8008202 <_dtoa_r+0x83a>
 80081f6:	9902      	ldr	r1, [sp, #8]
 80081f8:	461a      	mov	r2, r3
 80081fa:	4648      	mov	r0, r9
 80081fc:	f000 fd04 	bl	8008c08 <__lshift>
 8008200:	9002      	str	r0, [sp, #8]
 8008202:	9b06      	ldr	r3, [sp, #24]
 8008204:	2b00      	cmp	r3, #0
 8008206:	dd05      	ble.n	8008214 <_dtoa_r+0x84c>
 8008208:	4621      	mov	r1, r4
 800820a:	461a      	mov	r2, r3
 800820c:	4648      	mov	r0, r9
 800820e:	f000 fcfb 	bl	8008c08 <__lshift>
 8008212:	4604      	mov	r4, r0
 8008214:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008216:	2b00      	cmp	r3, #0
 8008218:	d061      	beq.n	80082de <_dtoa_r+0x916>
 800821a:	9802      	ldr	r0, [sp, #8]
 800821c:	4621      	mov	r1, r4
 800821e:	f000 fd5f 	bl	8008ce0 <__mcmp>
 8008222:	2800      	cmp	r0, #0
 8008224:	da5b      	bge.n	80082de <_dtoa_r+0x916>
 8008226:	2300      	movs	r3, #0
 8008228:	9902      	ldr	r1, [sp, #8]
 800822a:	220a      	movs	r2, #10
 800822c:	4648      	mov	r0, r9
 800822e:	f000 fafd 	bl	800882c <__multadd>
 8008232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008234:	9002      	str	r0, [sp, #8]
 8008236:	f107 38ff 	add.w	r8, r7, #4294967295
 800823a:	2b00      	cmp	r3, #0
 800823c:	f000 8177 	beq.w	800852e <_dtoa_r+0xb66>
 8008240:	4629      	mov	r1, r5
 8008242:	2300      	movs	r3, #0
 8008244:	220a      	movs	r2, #10
 8008246:	4648      	mov	r0, r9
 8008248:	f000 faf0 	bl	800882c <__multadd>
 800824c:	f1bb 0f00 	cmp.w	fp, #0
 8008250:	4605      	mov	r5, r0
 8008252:	dc6f      	bgt.n	8008334 <_dtoa_r+0x96c>
 8008254:	9b07      	ldr	r3, [sp, #28]
 8008256:	2b02      	cmp	r3, #2
 8008258:	dc49      	bgt.n	80082ee <_dtoa_r+0x926>
 800825a:	e06b      	b.n	8008334 <_dtoa_r+0x96c>
 800825c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800825e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008262:	e73c      	b.n	80080de <_dtoa_r+0x716>
 8008264:	3fe00000 	.word	0x3fe00000
 8008268:	40240000 	.word	0x40240000
 800826c:	9b03      	ldr	r3, [sp, #12]
 800826e:	1e5c      	subs	r4, r3, #1
 8008270:	9b08      	ldr	r3, [sp, #32]
 8008272:	42a3      	cmp	r3, r4
 8008274:	db09      	blt.n	800828a <_dtoa_r+0x8c2>
 8008276:	1b1c      	subs	r4, r3, r4
 8008278:	9b03      	ldr	r3, [sp, #12]
 800827a:	2b00      	cmp	r3, #0
 800827c:	f6bf af30 	bge.w	80080e0 <_dtoa_r+0x718>
 8008280:	9b00      	ldr	r3, [sp, #0]
 8008282:	9a03      	ldr	r2, [sp, #12]
 8008284:	1a9e      	subs	r6, r3, r2
 8008286:	2300      	movs	r3, #0
 8008288:	e72b      	b.n	80080e2 <_dtoa_r+0x71a>
 800828a:	9b08      	ldr	r3, [sp, #32]
 800828c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800828e:	9408      	str	r4, [sp, #32]
 8008290:	1ae3      	subs	r3, r4, r3
 8008292:	441a      	add	r2, r3
 8008294:	9e00      	ldr	r6, [sp, #0]
 8008296:	9b03      	ldr	r3, [sp, #12]
 8008298:	920d      	str	r2, [sp, #52]	@ 0x34
 800829a:	2400      	movs	r4, #0
 800829c:	e721      	b.n	80080e2 <_dtoa_r+0x71a>
 800829e:	9c08      	ldr	r4, [sp, #32]
 80082a0:	9e00      	ldr	r6, [sp, #0]
 80082a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80082a4:	e728      	b.n	80080f8 <_dtoa_r+0x730>
 80082a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80082aa:	e751      	b.n	8008150 <_dtoa_r+0x788>
 80082ac:	9a08      	ldr	r2, [sp, #32]
 80082ae:	9902      	ldr	r1, [sp, #8]
 80082b0:	e750      	b.n	8008154 <_dtoa_r+0x78c>
 80082b2:	f8cd 8008 	str.w	r8, [sp, #8]
 80082b6:	e751      	b.n	800815c <_dtoa_r+0x794>
 80082b8:	2300      	movs	r3, #0
 80082ba:	e779      	b.n	80081b0 <_dtoa_r+0x7e8>
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	e777      	b.n	80081b0 <_dtoa_r+0x7e8>
 80082c0:	2300      	movs	r3, #0
 80082c2:	9308      	str	r3, [sp, #32]
 80082c4:	e779      	b.n	80081ba <_dtoa_r+0x7f2>
 80082c6:	d093      	beq.n	80081f0 <_dtoa_r+0x828>
 80082c8:	9a00      	ldr	r2, [sp, #0]
 80082ca:	331c      	adds	r3, #28
 80082cc:	441a      	add	r2, r3
 80082ce:	9200      	str	r2, [sp, #0]
 80082d0:	9a06      	ldr	r2, [sp, #24]
 80082d2:	441a      	add	r2, r3
 80082d4:	441e      	add	r6, r3
 80082d6:	9206      	str	r2, [sp, #24]
 80082d8:	e78a      	b.n	80081f0 <_dtoa_r+0x828>
 80082da:	4603      	mov	r3, r0
 80082dc:	e7f4      	b.n	80082c8 <_dtoa_r+0x900>
 80082de:	9b03      	ldr	r3, [sp, #12]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	46b8      	mov	r8, r7
 80082e4:	dc20      	bgt.n	8008328 <_dtoa_r+0x960>
 80082e6:	469b      	mov	fp, r3
 80082e8:	9b07      	ldr	r3, [sp, #28]
 80082ea:	2b02      	cmp	r3, #2
 80082ec:	dd1e      	ble.n	800832c <_dtoa_r+0x964>
 80082ee:	f1bb 0f00 	cmp.w	fp, #0
 80082f2:	f47f adb1 	bne.w	8007e58 <_dtoa_r+0x490>
 80082f6:	4621      	mov	r1, r4
 80082f8:	465b      	mov	r3, fp
 80082fa:	2205      	movs	r2, #5
 80082fc:	4648      	mov	r0, r9
 80082fe:	f000 fa95 	bl	800882c <__multadd>
 8008302:	4601      	mov	r1, r0
 8008304:	4604      	mov	r4, r0
 8008306:	9802      	ldr	r0, [sp, #8]
 8008308:	f000 fcea 	bl	8008ce0 <__mcmp>
 800830c:	2800      	cmp	r0, #0
 800830e:	f77f ada3 	ble.w	8007e58 <_dtoa_r+0x490>
 8008312:	4656      	mov	r6, sl
 8008314:	2331      	movs	r3, #49	@ 0x31
 8008316:	f806 3b01 	strb.w	r3, [r6], #1
 800831a:	f108 0801 	add.w	r8, r8, #1
 800831e:	e59f      	b.n	8007e60 <_dtoa_r+0x498>
 8008320:	9c03      	ldr	r4, [sp, #12]
 8008322:	46b8      	mov	r8, r7
 8008324:	4625      	mov	r5, r4
 8008326:	e7f4      	b.n	8008312 <_dtoa_r+0x94a>
 8008328:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800832c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800832e:	2b00      	cmp	r3, #0
 8008330:	f000 8101 	beq.w	8008536 <_dtoa_r+0xb6e>
 8008334:	2e00      	cmp	r6, #0
 8008336:	dd05      	ble.n	8008344 <_dtoa_r+0x97c>
 8008338:	4629      	mov	r1, r5
 800833a:	4632      	mov	r2, r6
 800833c:	4648      	mov	r0, r9
 800833e:	f000 fc63 	bl	8008c08 <__lshift>
 8008342:	4605      	mov	r5, r0
 8008344:	9b08      	ldr	r3, [sp, #32]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d05c      	beq.n	8008404 <_dtoa_r+0xa3c>
 800834a:	6869      	ldr	r1, [r5, #4]
 800834c:	4648      	mov	r0, r9
 800834e:	f000 fa0b 	bl	8008768 <_Balloc>
 8008352:	4606      	mov	r6, r0
 8008354:	b928      	cbnz	r0, 8008362 <_dtoa_r+0x99a>
 8008356:	4b82      	ldr	r3, [pc, #520]	@ (8008560 <_dtoa_r+0xb98>)
 8008358:	4602      	mov	r2, r0
 800835a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800835e:	f7ff bb4a 	b.w	80079f6 <_dtoa_r+0x2e>
 8008362:	692a      	ldr	r2, [r5, #16]
 8008364:	3202      	adds	r2, #2
 8008366:	0092      	lsls	r2, r2, #2
 8008368:	f105 010c 	add.w	r1, r5, #12
 800836c:	300c      	adds	r0, #12
 800836e:	f001 ff69 	bl	800a244 <memcpy>
 8008372:	2201      	movs	r2, #1
 8008374:	4631      	mov	r1, r6
 8008376:	4648      	mov	r0, r9
 8008378:	f000 fc46 	bl	8008c08 <__lshift>
 800837c:	f10a 0301 	add.w	r3, sl, #1
 8008380:	9300      	str	r3, [sp, #0]
 8008382:	eb0a 030b 	add.w	r3, sl, fp
 8008386:	9308      	str	r3, [sp, #32]
 8008388:	9b04      	ldr	r3, [sp, #16]
 800838a:	f003 0301 	and.w	r3, r3, #1
 800838e:	462f      	mov	r7, r5
 8008390:	9306      	str	r3, [sp, #24]
 8008392:	4605      	mov	r5, r0
 8008394:	9b00      	ldr	r3, [sp, #0]
 8008396:	9802      	ldr	r0, [sp, #8]
 8008398:	4621      	mov	r1, r4
 800839a:	f103 3bff 	add.w	fp, r3, #4294967295
 800839e:	f7ff fa89 	bl	80078b4 <quorem>
 80083a2:	4603      	mov	r3, r0
 80083a4:	3330      	adds	r3, #48	@ 0x30
 80083a6:	9003      	str	r0, [sp, #12]
 80083a8:	4639      	mov	r1, r7
 80083aa:	9802      	ldr	r0, [sp, #8]
 80083ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80083ae:	f000 fc97 	bl	8008ce0 <__mcmp>
 80083b2:	462a      	mov	r2, r5
 80083b4:	9004      	str	r0, [sp, #16]
 80083b6:	4621      	mov	r1, r4
 80083b8:	4648      	mov	r0, r9
 80083ba:	f000 fcad 	bl	8008d18 <__mdiff>
 80083be:	68c2      	ldr	r2, [r0, #12]
 80083c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c2:	4606      	mov	r6, r0
 80083c4:	bb02      	cbnz	r2, 8008408 <_dtoa_r+0xa40>
 80083c6:	4601      	mov	r1, r0
 80083c8:	9802      	ldr	r0, [sp, #8]
 80083ca:	f000 fc89 	bl	8008ce0 <__mcmp>
 80083ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d0:	4602      	mov	r2, r0
 80083d2:	4631      	mov	r1, r6
 80083d4:	4648      	mov	r0, r9
 80083d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80083d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80083da:	f000 fa05 	bl	80087e8 <_Bfree>
 80083de:	9b07      	ldr	r3, [sp, #28]
 80083e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80083e2:	9e00      	ldr	r6, [sp, #0]
 80083e4:	ea42 0103 	orr.w	r1, r2, r3
 80083e8:	9b06      	ldr	r3, [sp, #24]
 80083ea:	4319      	orrs	r1, r3
 80083ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ee:	d10d      	bne.n	800840c <_dtoa_r+0xa44>
 80083f0:	2b39      	cmp	r3, #57	@ 0x39
 80083f2:	d027      	beq.n	8008444 <_dtoa_r+0xa7c>
 80083f4:	9a04      	ldr	r2, [sp, #16]
 80083f6:	2a00      	cmp	r2, #0
 80083f8:	dd01      	ble.n	80083fe <_dtoa_r+0xa36>
 80083fa:	9b03      	ldr	r3, [sp, #12]
 80083fc:	3331      	adds	r3, #49	@ 0x31
 80083fe:	f88b 3000 	strb.w	r3, [fp]
 8008402:	e52e      	b.n	8007e62 <_dtoa_r+0x49a>
 8008404:	4628      	mov	r0, r5
 8008406:	e7b9      	b.n	800837c <_dtoa_r+0x9b4>
 8008408:	2201      	movs	r2, #1
 800840a:	e7e2      	b.n	80083d2 <_dtoa_r+0xa0a>
 800840c:	9904      	ldr	r1, [sp, #16]
 800840e:	2900      	cmp	r1, #0
 8008410:	db04      	blt.n	800841c <_dtoa_r+0xa54>
 8008412:	9807      	ldr	r0, [sp, #28]
 8008414:	4301      	orrs	r1, r0
 8008416:	9806      	ldr	r0, [sp, #24]
 8008418:	4301      	orrs	r1, r0
 800841a:	d120      	bne.n	800845e <_dtoa_r+0xa96>
 800841c:	2a00      	cmp	r2, #0
 800841e:	ddee      	ble.n	80083fe <_dtoa_r+0xa36>
 8008420:	9902      	ldr	r1, [sp, #8]
 8008422:	9300      	str	r3, [sp, #0]
 8008424:	2201      	movs	r2, #1
 8008426:	4648      	mov	r0, r9
 8008428:	f000 fbee 	bl	8008c08 <__lshift>
 800842c:	4621      	mov	r1, r4
 800842e:	9002      	str	r0, [sp, #8]
 8008430:	f000 fc56 	bl	8008ce0 <__mcmp>
 8008434:	2800      	cmp	r0, #0
 8008436:	9b00      	ldr	r3, [sp, #0]
 8008438:	dc02      	bgt.n	8008440 <_dtoa_r+0xa78>
 800843a:	d1e0      	bne.n	80083fe <_dtoa_r+0xa36>
 800843c:	07da      	lsls	r2, r3, #31
 800843e:	d5de      	bpl.n	80083fe <_dtoa_r+0xa36>
 8008440:	2b39      	cmp	r3, #57	@ 0x39
 8008442:	d1da      	bne.n	80083fa <_dtoa_r+0xa32>
 8008444:	2339      	movs	r3, #57	@ 0x39
 8008446:	f88b 3000 	strb.w	r3, [fp]
 800844a:	4633      	mov	r3, r6
 800844c:	461e      	mov	r6, r3
 800844e:	3b01      	subs	r3, #1
 8008450:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008454:	2a39      	cmp	r2, #57	@ 0x39
 8008456:	d04e      	beq.n	80084f6 <_dtoa_r+0xb2e>
 8008458:	3201      	adds	r2, #1
 800845a:	701a      	strb	r2, [r3, #0]
 800845c:	e501      	b.n	8007e62 <_dtoa_r+0x49a>
 800845e:	2a00      	cmp	r2, #0
 8008460:	dd03      	ble.n	800846a <_dtoa_r+0xaa2>
 8008462:	2b39      	cmp	r3, #57	@ 0x39
 8008464:	d0ee      	beq.n	8008444 <_dtoa_r+0xa7c>
 8008466:	3301      	adds	r3, #1
 8008468:	e7c9      	b.n	80083fe <_dtoa_r+0xa36>
 800846a:	9a00      	ldr	r2, [sp, #0]
 800846c:	9908      	ldr	r1, [sp, #32]
 800846e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008472:	428a      	cmp	r2, r1
 8008474:	d028      	beq.n	80084c8 <_dtoa_r+0xb00>
 8008476:	9902      	ldr	r1, [sp, #8]
 8008478:	2300      	movs	r3, #0
 800847a:	220a      	movs	r2, #10
 800847c:	4648      	mov	r0, r9
 800847e:	f000 f9d5 	bl	800882c <__multadd>
 8008482:	42af      	cmp	r7, r5
 8008484:	9002      	str	r0, [sp, #8]
 8008486:	f04f 0300 	mov.w	r3, #0
 800848a:	f04f 020a 	mov.w	r2, #10
 800848e:	4639      	mov	r1, r7
 8008490:	4648      	mov	r0, r9
 8008492:	d107      	bne.n	80084a4 <_dtoa_r+0xadc>
 8008494:	f000 f9ca 	bl	800882c <__multadd>
 8008498:	4607      	mov	r7, r0
 800849a:	4605      	mov	r5, r0
 800849c:	9b00      	ldr	r3, [sp, #0]
 800849e:	3301      	adds	r3, #1
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	e777      	b.n	8008394 <_dtoa_r+0x9cc>
 80084a4:	f000 f9c2 	bl	800882c <__multadd>
 80084a8:	4629      	mov	r1, r5
 80084aa:	4607      	mov	r7, r0
 80084ac:	2300      	movs	r3, #0
 80084ae:	220a      	movs	r2, #10
 80084b0:	4648      	mov	r0, r9
 80084b2:	f000 f9bb 	bl	800882c <__multadd>
 80084b6:	4605      	mov	r5, r0
 80084b8:	e7f0      	b.n	800849c <_dtoa_r+0xad4>
 80084ba:	f1bb 0f00 	cmp.w	fp, #0
 80084be:	bfcc      	ite	gt
 80084c0:	465e      	movgt	r6, fp
 80084c2:	2601      	movle	r6, #1
 80084c4:	4456      	add	r6, sl
 80084c6:	2700      	movs	r7, #0
 80084c8:	9902      	ldr	r1, [sp, #8]
 80084ca:	9300      	str	r3, [sp, #0]
 80084cc:	2201      	movs	r2, #1
 80084ce:	4648      	mov	r0, r9
 80084d0:	f000 fb9a 	bl	8008c08 <__lshift>
 80084d4:	4621      	mov	r1, r4
 80084d6:	9002      	str	r0, [sp, #8]
 80084d8:	f000 fc02 	bl	8008ce0 <__mcmp>
 80084dc:	2800      	cmp	r0, #0
 80084de:	dcb4      	bgt.n	800844a <_dtoa_r+0xa82>
 80084e0:	d102      	bne.n	80084e8 <_dtoa_r+0xb20>
 80084e2:	9b00      	ldr	r3, [sp, #0]
 80084e4:	07db      	lsls	r3, r3, #31
 80084e6:	d4b0      	bmi.n	800844a <_dtoa_r+0xa82>
 80084e8:	4633      	mov	r3, r6
 80084ea:	461e      	mov	r6, r3
 80084ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084f0:	2a30      	cmp	r2, #48	@ 0x30
 80084f2:	d0fa      	beq.n	80084ea <_dtoa_r+0xb22>
 80084f4:	e4b5      	b.n	8007e62 <_dtoa_r+0x49a>
 80084f6:	459a      	cmp	sl, r3
 80084f8:	d1a8      	bne.n	800844c <_dtoa_r+0xa84>
 80084fa:	2331      	movs	r3, #49	@ 0x31
 80084fc:	f108 0801 	add.w	r8, r8, #1
 8008500:	f88a 3000 	strb.w	r3, [sl]
 8008504:	e4ad      	b.n	8007e62 <_dtoa_r+0x49a>
 8008506:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008508:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008564 <_dtoa_r+0xb9c>
 800850c:	b11b      	cbz	r3, 8008516 <_dtoa_r+0xb4e>
 800850e:	f10a 0308 	add.w	r3, sl, #8
 8008512:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008514:	6013      	str	r3, [r2, #0]
 8008516:	4650      	mov	r0, sl
 8008518:	b017      	add	sp, #92	@ 0x5c
 800851a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800851e:	9b07      	ldr	r3, [sp, #28]
 8008520:	2b01      	cmp	r3, #1
 8008522:	f77f ae2e 	ble.w	8008182 <_dtoa_r+0x7ba>
 8008526:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008528:	9308      	str	r3, [sp, #32]
 800852a:	2001      	movs	r0, #1
 800852c:	e64d      	b.n	80081ca <_dtoa_r+0x802>
 800852e:	f1bb 0f00 	cmp.w	fp, #0
 8008532:	f77f aed9 	ble.w	80082e8 <_dtoa_r+0x920>
 8008536:	4656      	mov	r6, sl
 8008538:	9802      	ldr	r0, [sp, #8]
 800853a:	4621      	mov	r1, r4
 800853c:	f7ff f9ba 	bl	80078b4 <quorem>
 8008540:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008544:	f806 3b01 	strb.w	r3, [r6], #1
 8008548:	eba6 020a 	sub.w	r2, r6, sl
 800854c:	4593      	cmp	fp, r2
 800854e:	ddb4      	ble.n	80084ba <_dtoa_r+0xaf2>
 8008550:	9902      	ldr	r1, [sp, #8]
 8008552:	2300      	movs	r3, #0
 8008554:	220a      	movs	r2, #10
 8008556:	4648      	mov	r0, r9
 8008558:	f000 f968 	bl	800882c <__multadd>
 800855c:	9002      	str	r0, [sp, #8]
 800855e:	e7eb      	b.n	8008538 <_dtoa_r+0xb70>
 8008560:	0800b0e5 	.word	0x0800b0e5
 8008564:	0800b069 	.word	0x0800b069

08008568 <_free_r>:
 8008568:	b538      	push	{r3, r4, r5, lr}
 800856a:	4605      	mov	r5, r0
 800856c:	2900      	cmp	r1, #0
 800856e:	d041      	beq.n	80085f4 <_free_r+0x8c>
 8008570:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008574:	1f0c      	subs	r4, r1, #4
 8008576:	2b00      	cmp	r3, #0
 8008578:	bfb8      	it	lt
 800857a:	18e4      	addlt	r4, r4, r3
 800857c:	f000 f8e8 	bl	8008750 <__malloc_lock>
 8008580:	4a1d      	ldr	r2, [pc, #116]	@ (80085f8 <_free_r+0x90>)
 8008582:	6813      	ldr	r3, [r2, #0]
 8008584:	b933      	cbnz	r3, 8008594 <_free_r+0x2c>
 8008586:	6063      	str	r3, [r4, #4]
 8008588:	6014      	str	r4, [r2, #0]
 800858a:	4628      	mov	r0, r5
 800858c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008590:	f000 b8e4 	b.w	800875c <__malloc_unlock>
 8008594:	42a3      	cmp	r3, r4
 8008596:	d908      	bls.n	80085aa <_free_r+0x42>
 8008598:	6820      	ldr	r0, [r4, #0]
 800859a:	1821      	adds	r1, r4, r0
 800859c:	428b      	cmp	r3, r1
 800859e:	bf01      	itttt	eq
 80085a0:	6819      	ldreq	r1, [r3, #0]
 80085a2:	685b      	ldreq	r3, [r3, #4]
 80085a4:	1809      	addeq	r1, r1, r0
 80085a6:	6021      	streq	r1, [r4, #0]
 80085a8:	e7ed      	b.n	8008586 <_free_r+0x1e>
 80085aa:	461a      	mov	r2, r3
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	b10b      	cbz	r3, 80085b4 <_free_r+0x4c>
 80085b0:	42a3      	cmp	r3, r4
 80085b2:	d9fa      	bls.n	80085aa <_free_r+0x42>
 80085b4:	6811      	ldr	r1, [r2, #0]
 80085b6:	1850      	adds	r0, r2, r1
 80085b8:	42a0      	cmp	r0, r4
 80085ba:	d10b      	bne.n	80085d4 <_free_r+0x6c>
 80085bc:	6820      	ldr	r0, [r4, #0]
 80085be:	4401      	add	r1, r0
 80085c0:	1850      	adds	r0, r2, r1
 80085c2:	4283      	cmp	r3, r0
 80085c4:	6011      	str	r1, [r2, #0]
 80085c6:	d1e0      	bne.n	800858a <_free_r+0x22>
 80085c8:	6818      	ldr	r0, [r3, #0]
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	6053      	str	r3, [r2, #4]
 80085ce:	4408      	add	r0, r1
 80085d0:	6010      	str	r0, [r2, #0]
 80085d2:	e7da      	b.n	800858a <_free_r+0x22>
 80085d4:	d902      	bls.n	80085dc <_free_r+0x74>
 80085d6:	230c      	movs	r3, #12
 80085d8:	602b      	str	r3, [r5, #0]
 80085da:	e7d6      	b.n	800858a <_free_r+0x22>
 80085dc:	6820      	ldr	r0, [r4, #0]
 80085de:	1821      	adds	r1, r4, r0
 80085e0:	428b      	cmp	r3, r1
 80085e2:	bf04      	itt	eq
 80085e4:	6819      	ldreq	r1, [r3, #0]
 80085e6:	685b      	ldreq	r3, [r3, #4]
 80085e8:	6063      	str	r3, [r4, #4]
 80085ea:	bf04      	itt	eq
 80085ec:	1809      	addeq	r1, r1, r0
 80085ee:	6021      	streq	r1, [r4, #0]
 80085f0:	6054      	str	r4, [r2, #4]
 80085f2:	e7ca      	b.n	800858a <_free_r+0x22>
 80085f4:	bd38      	pop	{r3, r4, r5, pc}
 80085f6:	bf00      	nop
 80085f8:	20001ffc 	.word	0x20001ffc

080085fc <malloc>:
 80085fc:	4b02      	ldr	r3, [pc, #8]	@ (8008608 <malloc+0xc>)
 80085fe:	4601      	mov	r1, r0
 8008600:	6818      	ldr	r0, [r3, #0]
 8008602:	f000 b825 	b.w	8008650 <_malloc_r>
 8008606:	bf00      	nop
 8008608:	20000034 	.word	0x20000034

0800860c <sbrk_aligned>:
 800860c:	b570      	push	{r4, r5, r6, lr}
 800860e:	4e0f      	ldr	r6, [pc, #60]	@ (800864c <sbrk_aligned+0x40>)
 8008610:	460c      	mov	r4, r1
 8008612:	6831      	ldr	r1, [r6, #0]
 8008614:	4605      	mov	r5, r0
 8008616:	b911      	cbnz	r1, 800861e <sbrk_aligned+0x12>
 8008618:	f001 fe04 	bl	800a224 <_sbrk_r>
 800861c:	6030      	str	r0, [r6, #0]
 800861e:	4621      	mov	r1, r4
 8008620:	4628      	mov	r0, r5
 8008622:	f001 fdff 	bl	800a224 <_sbrk_r>
 8008626:	1c43      	adds	r3, r0, #1
 8008628:	d103      	bne.n	8008632 <sbrk_aligned+0x26>
 800862a:	f04f 34ff 	mov.w	r4, #4294967295
 800862e:	4620      	mov	r0, r4
 8008630:	bd70      	pop	{r4, r5, r6, pc}
 8008632:	1cc4      	adds	r4, r0, #3
 8008634:	f024 0403 	bic.w	r4, r4, #3
 8008638:	42a0      	cmp	r0, r4
 800863a:	d0f8      	beq.n	800862e <sbrk_aligned+0x22>
 800863c:	1a21      	subs	r1, r4, r0
 800863e:	4628      	mov	r0, r5
 8008640:	f001 fdf0 	bl	800a224 <_sbrk_r>
 8008644:	3001      	adds	r0, #1
 8008646:	d1f2      	bne.n	800862e <sbrk_aligned+0x22>
 8008648:	e7ef      	b.n	800862a <sbrk_aligned+0x1e>
 800864a:	bf00      	nop
 800864c:	20001ff8 	.word	0x20001ff8

08008650 <_malloc_r>:
 8008650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008654:	1ccd      	adds	r5, r1, #3
 8008656:	f025 0503 	bic.w	r5, r5, #3
 800865a:	3508      	adds	r5, #8
 800865c:	2d0c      	cmp	r5, #12
 800865e:	bf38      	it	cc
 8008660:	250c      	movcc	r5, #12
 8008662:	2d00      	cmp	r5, #0
 8008664:	4606      	mov	r6, r0
 8008666:	db01      	blt.n	800866c <_malloc_r+0x1c>
 8008668:	42a9      	cmp	r1, r5
 800866a:	d904      	bls.n	8008676 <_malloc_r+0x26>
 800866c:	230c      	movs	r3, #12
 800866e:	6033      	str	r3, [r6, #0]
 8008670:	2000      	movs	r0, #0
 8008672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008676:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800874c <_malloc_r+0xfc>
 800867a:	f000 f869 	bl	8008750 <__malloc_lock>
 800867e:	f8d8 3000 	ldr.w	r3, [r8]
 8008682:	461c      	mov	r4, r3
 8008684:	bb44      	cbnz	r4, 80086d8 <_malloc_r+0x88>
 8008686:	4629      	mov	r1, r5
 8008688:	4630      	mov	r0, r6
 800868a:	f7ff ffbf 	bl	800860c <sbrk_aligned>
 800868e:	1c43      	adds	r3, r0, #1
 8008690:	4604      	mov	r4, r0
 8008692:	d158      	bne.n	8008746 <_malloc_r+0xf6>
 8008694:	f8d8 4000 	ldr.w	r4, [r8]
 8008698:	4627      	mov	r7, r4
 800869a:	2f00      	cmp	r7, #0
 800869c:	d143      	bne.n	8008726 <_malloc_r+0xd6>
 800869e:	2c00      	cmp	r4, #0
 80086a0:	d04b      	beq.n	800873a <_malloc_r+0xea>
 80086a2:	6823      	ldr	r3, [r4, #0]
 80086a4:	4639      	mov	r1, r7
 80086a6:	4630      	mov	r0, r6
 80086a8:	eb04 0903 	add.w	r9, r4, r3
 80086ac:	f001 fdba 	bl	800a224 <_sbrk_r>
 80086b0:	4581      	cmp	r9, r0
 80086b2:	d142      	bne.n	800873a <_malloc_r+0xea>
 80086b4:	6821      	ldr	r1, [r4, #0]
 80086b6:	1a6d      	subs	r5, r5, r1
 80086b8:	4629      	mov	r1, r5
 80086ba:	4630      	mov	r0, r6
 80086bc:	f7ff ffa6 	bl	800860c <sbrk_aligned>
 80086c0:	3001      	adds	r0, #1
 80086c2:	d03a      	beq.n	800873a <_malloc_r+0xea>
 80086c4:	6823      	ldr	r3, [r4, #0]
 80086c6:	442b      	add	r3, r5
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	f8d8 3000 	ldr.w	r3, [r8]
 80086ce:	685a      	ldr	r2, [r3, #4]
 80086d0:	bb62      	cbnz	r2, 800872c <_malloc_r+0xdc>
 80086d2:	f8c8 7000 	str.w	r7, [r8]
 80086d6:	e00f      	b.n	80086f8 <_malloc_r+0xa8>
 80086d8:	6822      	ldr	r2, [r4, #0]
 80086da:	1b52      	subs	r2, r2, r5
 80086dc:	d420      	bmi.n	8008720 <_malloc_r+0xd0>
 80086de:	2a0b      	cmp	r2, #11
 80086e0:	d917      	bls.n	8008712 <_malloc_r+0xc2>
 80086e2:	1961      	adds	r1, r4, r5
 80086e4:	42a3      	cmp	r3, r4
 80086e6:	6025      	str	r5, [r4, #0]
 80086e8:	bf18      	it	ne
 80086ea:	6059      	strne	r1, [r3, #4]
 80086ec:	6863      	ldr	r3, [r4, #4]
 80086ee:	bf08      	it	eq
 80086f0:	f8c8 1000 	streq.w	r1, [r8]
 80086f4:	5162      	str	r2, [r4, r5]
 80086f6:	604b      	str	r3, [r1, #4]
 80086f8:	4630      	mov	r0, r6
 80086fa:	f000 f82f 	bl	800875c <__malloc_unlock>
 80086fe:	f104 000b 	add.w	r0, r4, #11
 8008702:	1d23      	adds	r3, r4, #4
 8008704:	f020 0007 	bic.w	r0, r0, #7
 8008708:	1ac2      	subs	r2, r0, r3
 800870a:	bf1c      	itt	ne
 800870c:	1a1b      	subne	r3, r3, r0
 800870e:	50a3      	strne	r3, [r4, r2]
 8008710:	e7af      	b.n	8008672 <_malloc_r+0x22>
 8008712:	6862      	ldr	r2, [r4, #4]
 8008714:	42a3      	cmp	r3, r4
 8008716:	bf0c      	ite	eq
 8008718:	f8c8 2000 	streq.w	r2, [r8]
 800871c:	605a      	strne	r2, [r3, #4]
 800871e:	e7eb      	b.n	80086f8 <_malloc_r+0xa8>
 8008720:	4623      	mov	r3, r4
 8008722:	6864      	ldr	r4, [r4, #4]
 8008724:	e7ae      	b.n	8008684 <_malloc_r+0x34>
 8008726:	463c      	mov	r4, r7
 8008728:	687f      	ldr	r7, [r7, #4]
 800872a:	e7b6      	b.n	800869a <_malloc_r+0x4a>
 800872c:	461a      	mov	r2, r3
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	42a3      	cmp	r3, r4
 8008732:	d1fb      	bne.n	800872c <_malloc_r+0xdc>
 8008734:	2300      	movs	r3, #0
 8008736:	6053      	str	r3, [r2, #4]
 8008738:	e7de      	b.n	80086f8 <_malloc_r+0xa8>
 800873a:	230c      	movs	r3, #12
 800873c:	6033      	str	r3, [r6, #0]
 800873e:	4630      	mov	r0, r6
 8008740:	f000 f80c 	bl	800875c <__malloc_unlock>
 8008744:	e794      	b.n	8008670 <_malloc_r+0x20>
 8008746:	6005      	str	r5, [r0, #0]
 8008748:	e7d6      	b.n	80086f8 <_malloc_r+0xa8>
 800874a:	bf00      	nop
 800874c:	20001ffc 	.word	0x20001ffc

08008750 <__malloc_lock>:
 8008750:	4801      	ldr	r0, [pc, #4]	@ (8008758 <__malloc_lock+0x8>)
 8008752:	f7ff b8a6 	b.w	80078a2 <__retarget_lock_acquire_recursive>
 8008756:	bf00      	nop
 8008758:	20001ff4 	.word	0x20001ff4

0800875c <__malloc_unlock>:
 800875c:	4801      	ldr	r0, [pc, #4]	@ (8008764 <__malloc_unlock+0x8>)
 800875e:	f7ff b8a1 	b.w	80078a4 <__retarget_lock_release_recursive>
 8008762:	bf00      	nop
 8008764:	20001ff4 	.word	0x20001ff4

08008768 <_Balloc>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	69c6      	ldr	r6, [r0, #28]
 800876c:	4604      	mov	r4, r0
 800876e:	460d      	mov	r5, r1
 8008770:	b976      	cbnz	r6, 8008790 <_Balloc+0x28>
 8008772:	2010      	movs	r0, #16
 8008774:	f7ff ff42 	bl	80085fc <malloc>
 8008778:	4602      	mov	r2, r0
 800877a:	61e0      	str	r0, [r4, #28]
 800877c:	b920      	cbnz	r0, 8008788 <_Balloc+0x20>
 800877e:	4b18      	ldr	r3, [pc, #96]	@ (80087e0 <_Balloc+0x78>)
 8008780:	4818      	ldr	r0, [pc, #96]	@ (80087e4 <_Balloc+0x7c>)
 8008782:	216b      	movs	r1, #107	@ 0x6b
 8008784:	f001 fd74 	bl	800a270 <__assert_func>
 8008788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800878c:	6006      	str	r6, [r0, #0]
 800878e:	60c6      	str	r6, [r0, #12]
 8008790:	69e6      	ldr	r6, [r4, #28]
 8008792:	68f3      	ldr	r3, [r6, #12]
 8008794:	b183      	cbz	r3, 80087b8 <_Balloc+0x50>
 8008796:	69e3      	ldr	r3, [r4, #28]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800879e:	b9b8      	cbnz	r0, 80087d0 <_Balloc+0x68>
 80087a0:	2101      	movs	r1, #1
 80087a2:	fa01 f605 	lsl.w	r6, r1, r5
 80087a6:	1d72      	adds	r2, r6, #5
 80087a8:	0092      	lsls	r2, r2, #2
 80087aa:	4620      	mov	r0, r4
 80087ac:	f001 fd7e 	bl	800a2ac <_calloc_r>
 80087b0:	b160      	cbz	r0, 80087cc <_Balloc+0x64>
 80087b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80087b6:	e00e      	b.n	80087d6 <_Balloc+0x6e>
 80087b8:	2221      	movs	r2, #33	@ 0x21
 80087ba:	2104      	movs	r1, #4
 80087bc:	4620      	mov	r0, r4
 80087be:	f001 fd75 	bl	800a2ac <_calloc_r>
 80087c2:	69e3      	ldr	r3, [r4, #28]
 80087c4:	60f0      	str	r0, [r6, #12]
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1e4      	bne.n	8008796 <_Balloc+0x2e>
 80087cc:	2000      	movs	r0, #0
 80087ce:	bd70      	pop	{r4, r5, r6, pc}
 80087d0:	6802      	ldr	r2, [r0, #0]
 80087d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80087d6:	2300      	movs	r3, #0
 80087d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80087dc:	e7f7      	b.n	80087ce <_Balloc+0x66>
 80087de:	bf00      	nop
 80087e0:	0800b076 	.word	0x0800b076
 80087e4:	0800b0f6 	.word	0x0800b0f6

080087e8 <_Bfree>:
 80087e8:	b570      	push	{r4, r5, r6, lr}
 80087ea:	69c6      	ldr	r6, [r0, #28]
 80087ec:	4605      	mov	r5, r0
 80087ee:	460c      	mov	r4, r1
 80087f0:	b976      	cbnz	r6, 8008810 <_Bfree+0x28>
 80087f2:	2010      	movs	r0, #16
 80087f4:	f7ff ff02 	bl	80085fc <malloc>
 80087f8:	4602      	mov	r2, r0
 80087fa:	61e8      	str	r0, [r5, #28]
 80087fc:	b920      	cbnz	r0, 8008808 <_Bfree+0x20>
 80087fe:	4b09      	ldr	r3, [pc, #36]	@ (8008824 <_Bfree+0x3c>)
 8008800:	4809      	ldr	r0, [pc, #36]	@ (8008828 <_Bfree+0x40>)
 8008802:	218f      	movs	r1, #143	@ 0x8f
 8008804:	f001 fd34 	bl	800a270 <__assert_func>
 8008808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800880c:	6006      	str	r6, [r0, #0]
 800880e:	60c6      	str	r6, [r0, #12]
 8008810:	b13c      	cbz	r4, 8008822 <_Bfree+0x3a>
 8008812:	69eb      	ldr	r3, [r5, #28]
 8008814:	6862      	ldr	r2, [r4, #4]
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800881c:	6021      	str	r1, [r4, #0]
 800881e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008822:	bd70      	pop	{r4, r5, r6, pc}
 8008824:	0800b076 	.word	0x0800b076
 8008828:	0800b0f6 	.word	0x0800b0f6

0800882c <__multadd>:
 800882c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008830:	690d      	ldr	r5, [r1, #16]
 8008832:	4607      	mov	r7, r0
 8008834:	460c      	mov	r4, r1
 8008836:	461e      	mov	r6, r3
 8008838:	f101 0c14 	add.w	ip, r1, #20
 800883c:	2000      	movs	r0, #0
 800883e:	f8dc 3000 	ldr.w	r3, [ip]
 8008842:	b299      	uxth	r1, r3
 8008844:	fb02 6101 	mla	r1, r2, r1, r6
 8008848:	0c1e      	lsrs	r6, r3, #16
 800884a:	0c0b      	lsrs	r3, r1, #16
 800884c:	fb02 3306 	mla	r3, r2, r6, r3
 8008850:	b289      	uxth	r1, r1
 8008852:	3001      	adds	r0, #1
 8008854:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008858:	4285      	cmp	r5, r0
 800885a:	f84c 1b04 	str.w	r1, [ip], #4
 800885e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008862:	dcec      	bgt.n	800883e <__multadd+0x12>
 8008864:	b30e      	cbz	r6, 80088aa <__multadd+0x7e>
 8008866:	68a3      	ldr	r3, [r4, #8]
 8008868:	42ab      	cmp	r3, r5
 800886a:	dc19      	bgt.n	80088a0 <__multadd+0x74>
 800886c:	6861      	ldr	r1, [r4, #4]
 800886e:	4638      	mov	r0, r7
 8008870:	3101      	adds	r1, #1
 8008872:	f7ff ff79 	bl	8008768 <_Balloc>
 8008876:	4680      	mov	r8, r0
 8008878:	b928      	cbnz	r0, 8008886 <__multadd+0x5a>
 800887a:	4602      	mov	r2, r0
 800887c:	4b0c      	ldr	r3, [pc, #48]	@ (80088b0 <__multadd+0x84>)
 800887e:	480d      	ldr	r0, [pc, #52]	@ (80088b4 <__multadd+0x88>)
 8008880:	21ba      	movs	r1, #186	@ 0xba
 8008882:	f001 fcf5 	bl	800a270 <__assert_func>
 8008886:	6922      	ldr	r2, [r4, #16]
 8008888:	3202      	adds	r2, #2
 800888a:	f104 010c 	add.w	r1, r4, #12
 800888e:	0092      	lsls	r2, r2, #2
 8008890:	300c      	adds	r0, #12
 8008892:	f001 fcd7 	bl	800a244 <memcpy>
 8008896:	4621      	mov	r1, r4
 8008898:	4638      	mov	r0, r7
 800889a:	f7ff ffa5 	bl	80087e8 <_Bfree>
 800889e:	4644      	mov	r4, r8
 80088a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80088a4:	3501      	adds	r5, #1
 80088a6:	615e      	str	r6, [r3, #20]
 80088a8:	6125      	str	r5, [r4, #16]
 80088aa:	4620      	mov	r0, r4
 80088ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088b0:	0800b0e5 	.word	0x0800b0e5
 80088b4:	0800b0f6 	.word	0x0800b0f6

080088b8 <__s2b>:
 80088b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088bc:	460c      	mov	r4, r1
 80088be:	4615      	mov	r5, r2
 80088c0:	461f      	mov	r7, r3
 80088c2:	2209      	movs	r2, #9
 80088c4:	3308      	adds	r3, #8
 80088c6:	4606      	mov	r6, r0
 80088c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80088cc:	2100      	movs	r1, #0
 80088ce:	2201      	movs	r2, #1
 80088d0:	429a      	cmp	r2, r3
 80088d2:	db09      	blt.n	80088e8 <__s2b+0x30>
 80088d4:	4630      	mov	r0, r6
 80088d6:	f7ff ff47 	bl	8008768 <_Balloc>
 80088da:	b940      	cbnz	r0, 80088ee <__s2b+0x36>
 80088dc:	4602      	mov	r2, r0
 80088de:	4b19      	ldr	r3, [pc, #100]	@ (8008944 <__s2b+0x8c>)
 80088e0:	4819      	ldr	r0, [pc, #100]	@ (8008948 <__s2b+0x90>)
 80088e2:	21d3      	movs	r1, #211	@ 0xd3
 80088e4:	f001 fcc4 	bl	800a270 <__assert_func>
 80088e8:	0052      	lsls	r2, r2, #1
 80088ea:	3101      	adds	r1, #1
 80088ec:	e7f0      	b.n	80088d0 <__s2b+0x18>
 80088ee:	9b08      	ldr	r3, [sp, #32]
 80088f0:	6143      	str	r3, [r0, #20]
 80088f2:	2d09      	cmp	r5, #9
 80088f4:	f04f 0301 	mov.w	r3, #1
 80088f8:	6103      	str	r3, [r0, #16]
 80088fa:	dd16      	ble.n	800892a <__s2b+0x72>
 80088fc:	f104 0909 	add.w	r9, r4, #9
 8008900:	46c8      	mov	r8, r9
 8008902:	442c      	add	r4, r5
 8008904:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008908:	4601      	mov	r1, r0
 800890a:	3b30      	subs	r3, #48	@ 0x30
 800890c:	220a      	movs	r2, #10
 800890e:	4630      	mov	r0, r6
 8008910:	f7ff ff8c 	bl	800882c <__multadd>
 8008914:	45a0      	cmp	r8, r4
 8008916:	d1f5      	bne.n	8008904 <__s2b+0x4c>
 8008918:	f1a5 0408 	sub.w	r4, r5, #8
 800891c:	444c      	add	r4, r9
 800891e:	1b2d      	subs	r5, r5, r4
 8008920:	1963      	adds	r3, r4, r5
 8008922:	42bb      	cmp	r3, r7
 8008924:	db04      	blt.n	8008930 <__s2b+0x78>
 8008926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800892a:	340a      	adds	r4, #10
 800892c:	2509      	movs	r5, #9
 800892e:	e7f6      	b.n	800891e <__s2b+0x66>
 8008930:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008934:	4601      	mov	r1, r0
 8008936:	3b30      	subs	r3, #48	@ 0x30
 8008938:	220a      	movs	r2, #10
 800893a:	4630      	mov	r0, r6
 800893c:	f7ff ff76 	bl	800882c <__multadd>
 8008940:	e7ee      	b.n	8008920 <__s2b+0x68>
 8008942:	bf00      	nop
 8008944:	0800b0e5 	.word	0x0800b0e5
 8008948:	0800b0f6 	.word	0x0800b0f6

0800894c <__hi0bits>:
 800894c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008950:	4603      	mov	r3, r0
 8008952:	bf36      	itet	cc
 8008954:	0403      	lslcc	r3, r0, #16
 8008956:	2000      	movcs	r0, #0
 8008958:	2010      	movcc	r0, #16
 800895a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800895e:	bf3c      	itt	cc
 8008960:	021b      	lslcc	r3, r3, #8
 8008962:	3008      	addcc	r0, #8
 8008964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008968:	bf3c      	itt	cc
 800896a:	011b      	lslcc	r3, r3, #4
 800896c:	3004      	addcc	r0, #4
 800896e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008972:	bf3c      	itt	cc
 8008974:	009b      	lslcc	r3, r3, #2
 8008976:	3002      	addcc	r0, #2
 8008978:	2b00      	cmp	r3, #0
 800897a:	db05      	blt.n	8008988 <__hi0bits+0x3c>
 800897c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008980:	f100 0001 	add.w	r0, r0, #1
 8008984:	bf08      	it	eq
 8008986:	2020      	moveq	r0, #32
 8008988:	4770      	bx	lr

0800898a <__lo0bits>:
 800898a:	6803      	ldr	r3, [r0, #0]
 800898c:	4602      	mov	r2, r0
 800898e:	f013 0007 	ands.w	r0, r3, #7
 8008992:	d00b      	beq.n	80089ac <__lo0bits+0x22>
 8008994:	07d9      	lsls	r1, r3, #31
 8008996:	d421      	bmi.n	80089dc <__lo0bits+0x52>
 8008998:	0798      	lsls	r0, r3, #30
 800899a:	bf49      	itett	mi
 800899c:	085b      	lsrmi	r3, r3, #1
 800899e:	089b      	lsrpl	r3, r3, #2
 80089a0:	2001      	movmi	r0, #1
 80089a2:	6013      	strmi	r3, [r2, #0]
 80089a4:	bf5c      	itt	pl
 80089a6:	6013      	strpl	r3, [r2, #0]
 80089a8:	2002      	movpl	r0, #2
 80089aa:	4770      	bx	lr
 80089ac:	b299      	uxth	r1, r3
 80089ae:	b909      	cbnz	r1, 80089b4 <__lo0bits+0x2a>
 80089b0:	0c1b      	lsrs	r3, r3, #16
 80089b2:	2010      	movs	r0, #16
 80089b4:	b2d9      	uxtb	r1, r3
 80089b6:	b909      	cbnz	r1, 80089bc <__lo0bits+0x32>
 80089b8:	3008      	adds	r0, #8
 80089ba:	0a1b      	lsrs	r3, r3, #8
 80089bc:	0719      	lsls	r1, r3, #28
 80089be:	bf04      	itt	eq
 80089c0:	091b      	lsreq	r3, r3, #4
 80089c2:	3004      	addeq	r0, #4
 80089c4:	0799      	lsls	r1, r3, #30
 80089c6:	bf04      	itt	eq
 80089c8:	089b      	lsreq	r3, r3, #2
 80089ca:	3002      	addeq	r0, #2
 80089cc:	07d9      	lsls	r1, r3, #31
 80089ce:	d403      	bmi.n	80089d8 <__lo0bits+0x4e>
 80089d0:	085b      	lsrs	r3, r3, #1
 80089d2:	f100 0001 	add.w	r0, r0, #1
 80089d6:	d003      	beq.n	80089e0 <__lo0bits+0x56>
 80089d8:	6013      	str	r3, [r2, #0]
 80089da:	4770      	bx	lr
 80089dc:	2000      	movs	r0, #0
 80089de:	4770      	bx	lr
 80089e0:	2020      	movs	r0, #32
 80089e2:	4770      	bx	lr

080089e4 <__i2b>:
 80089e4:	b510      	push	{r4, lr}
 80089e6:	460c      	mov	r4, r1
 80089e8:	2101      	movs	r1, #1
 80089ea:	f7ff febd 	bl	8008768 <_Balloc>
 80089ee:	4602      	mov	r2, r0
 80089f0:	b928      	cbnz	r0, 80089fe <__i2b+0x1a>
 80089f2:	4b05      	ldr	r3, [pc, #20]	@ (8008a08 <__i2b+0x24>)
 80089f4:	4805      	ldr	r0, [pc, #20]	@ (8008a0c <__i2b+0x28>)
 80089f6:	f240 1145 	movw	r1, #325	@ 0x145
 80089fa:	f001 fc39 	bl	800a270 <__assert_func>
 80089fe:	2301      	movs	r3, #1
 8008a00:	6144      	str	r4, [r0, #20]
 8008a02:	6103      	str	r3, [r0, #16]
 8008a04:	bd10      	pop	{r4, pc}
 8008a06:	bf00      	nop
 8008a08:	0800b0e5 	.word	0x0800b0e5
 8008a0c:	0800b0f6 	.word	0x0800b0f6

08008a10 <__multiply>:
 8008a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a14:	4617      	mov	r7, r2
 8008a16:	690a      	ldr	r2, [r1, #16]
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	bfa8      	it	ge
 8008a1e:	463b      	movge	r3, r7
 8008a20:	4689      	mov	r9, r1
 8008a22:	bfa4      	itt	ge
 8008a24:	460f      	movge	r7, r1
 8008a26:	4699      	movge	r9, r3
 8008a28:	693d      	ldr	r5, [r7, #16]
 8008a2a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	6879      	ldr	r1, [r7, #4]
 8008a32:	eb05 060a 	add.w	r6, r5, sl
 8008a36:	42b3      	cmp	r3, r6
 8008a38:	b085      	sub	sp, #20
 8008a3a:	bfb8      	it	lt
 8008a3c:	3101      	addlt	r1, #1
 8008a3e:	f7ff fe93 	bl	8008768 <_Balloc>
 8008a42:	b930      	cbnz	r0, 8008a52 <__multiply+0x42>
 8008a44:	4602      	mov	r2, r0
 8008a46:	4b41      	ldr	r3, [pc, #260]	@ (8008b4c <__multiply+0x13c>)
 8008a48:	4841      	ldr	r0, [pc, #260]	@ (8008b50 <__multiply+0x140>)
 8008a4a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008a4e:	f001 fc0f 	bl	800a270 <__assert_func>
 8008a52:	f100 0414 	add.w	r4, r0, #20
 8008a56:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008a5a:	4623      	mov	r3, r4
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	4573      	cmp	r3, lr
 8008a60:	d320      	bcc.n	8008aa4 <__multiply+0x94>
 8008a62:	f107 0814 	add.w	r8, r7, #20
 8008a66:	f109 0114 	add.w	r1, r9, #20
 8008a6a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008a6e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008a72:	9302      	str	r3, [sp, #8]
 8008a74:	1beb      	subs	r3, r5, r7
 8008a76:	3b15      	subs	r3, #21
 8008a78:	f023 0303 	bic.w	r3, r3, #3
 8008a7c:	3304      	adds	r3, #4
 8008a7e:	3715      	adds	r7, #21
 8008a80:	42bd      	cmp	r5, r7
 8008a82:	bf38      	it	cc
 8008a84:	2304      	movcc	r3, #4
 8008a86:	9301      	str	r3, [sp, #4]
 8008a88:	9b02      	ldr	r3, [sp, #8]
 8008a8a:	9103      	str	r1, [sp, #12]
 8008a8c:	428b      	cmp	r3, r1
 8008a8e:	d80c      	bhi.n	8008aaa <__multiply+0x9a>
 8008a90:	2e00      	cmp	r6, #0
 8008a92:	dd03      	ble.n	8008a9c <__multiply+0x8c>
 8008a94:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d055      	beq.n	8008b48 <__multiply+0x138>
 8008a9c:	6106      	str	r6, [r0, #16]
 8008a9e:	b005      	add	sp, #20
 8008aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aa4:	f843 2b04 	str.w	r2, [r3], #4
 8008aa8:	e7d9      	b.n	8008a5e <__multiply+0x4e>
 8008aaa:	f8b1 a000 	ldrh.w	sl, [r1]
 8008aae:	f1ba 0f00 	cmp.w	sl, #0
 8008ab2:	d01f      	beq.n	8008af4 <__multiply+0xe4>
 8008ab4:	46c4      	mov	ip, r8
 8008ab6:	46a1      	mov	r9, r4
 8008ab8:	2700      	movs	r7, #0
 8008aba:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008abe:	f8d9 3000 	ldr.w	r3, [r9]
 8008ac2:	fa1f fb82 	uxth.w	fp, r2
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	fb0a 330b 	mla	r3, sl, fp, r3
 8008acc:	443b      	add	r3, r7
 8008ace:	f8d9 7000 	ldr.w	r7, [r9]
 8008ad2:	0c12      	lsrs	r2, r2, #16
 8008ad4:	0c3f      	lsrs	r7, r7, #16
 8008ad6:	fb0a 7202 	mla	r2, sl, r2, r7
 8008ada:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ae4:	4565      	cmp	r5, ip
 8008ae6:	f849 3b04 	str.w	r3, [r9], #4
 8008aea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008aee:	d8e4      	bhi.n	8008aba <__multiply+0xaa>
 8008af0:	9b01      	ldr	r3, [sp, #4]
 8008af2:	50e7      	str	r7, [r4, r3]
 8008af4:	9b03      	ldr	r3, [sp, #12]
 8008af6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008afa:	3104      	adds	r1, #4
 8008afc:	f1b9 0f00 	cmp.w	r9, #0
 8008b00:	d020      	beq.n	8008b44 <__multiply+0x134>
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	4647      	mov	r7, r8
 8008b06:	46a4      	mov	ip, r4
 8008b08:	f04f 0a00 	mov.w	sl, #0
 8008b0c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b10:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008b14:	fb09 220b 	mla	r2, r9, fp, r2
 8008b18:	4452      	add	r2, sl
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b20:	f84c 3b04 	str.w	r3, [ip], #4
 8008b24:	f857 3b04 	ldr.w	r3, [r7], #4
 8008b28:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b2c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008b30:	fb09 330a 	mla	r3, r9, sl, r3
 8008b34:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008b38:	42bd      	cmp	r5, r7
 8008b3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b3e:	d8e5      	bhi.n	8008b0c <__multiply+0xfc>
 8008b40:	9a01      	ldr	r2, [sp, #4]
 8008b42:	50a3      	str	r3, [r4, r2]
 8008b44:	3404      	adds	r4, #4
 8008b46:	e79f      	b.n	8008a88 <__multiply+0x78>
 8008b48:	3e01      	subs	r6, #1
 8008b4a:	e7a1      	b.n	8008a90 <__multiply+0x80>
 8008b4c:	0800b0e5 	.word	0x0800b0e5
 8008b50:	0800b0f6 	.word	0x0800b0f6

08008b54 <__pow5mult>:
 8008b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b58:	4615      	mov	r5, r2
 8008b5a:	f012 0203 	ands.w	r2, r2, #3
 8008b5e:	4607      	mov	r7, r0
 8008b60:	460e      	mov	r6, r1
 8008b62:	d007      	beq.n	8008b74 <__pow5mult+0x20>
 8008b64:	4c25      	ldr	r4, [pc, #148]	@ (8008bfc <__pow5mult+0xa8>)
 8008b66:	3a01      	subs	r2, #1
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b6e:	f7ff fe5d 	bl	800882c <__multadd>
 8008b72:	4606      	mov	r6, r0
 8008b74:	10ad      	asrs	r5, r5, #2
 8008b76:	d03d      	beq.n	8008bf4 <__pow5mult+0xa0>
 8008b78:	69fc      	ldr	r4, [r7, #28]
 8008b7a:	b97c      	cbnz	r4, 8008b9c <__pow5mult+0x48>
 8008b7c:	2010      	movs	r0, #16
 8008b7e:	f7ff fd3d 	bl	80085fc <malloc>
 8008b82:	4602      	mov	r2, r0
 8008b84:	61f8      	str	r0, [r7, #28]
 8008b86:	b928      	cbnz	r0, 8008b94 <__pow5mult+0x40>
 8008b88:	4b1d      	ldr	r3, [pc, #116]	@ (8008c00 <__pow5mult+0xac>)
 8008b8a:	481e      	ldr	r0, [pc, #120]	@ (8008c04 <__pow5mult+0xb0>)
 8008b8c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008b90:	f001 fb6e 	bl	800a270 <__assert_func>
 8008b94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b98:	6004      	str	r4, [r0, #0]
 8008b9a:	60c4      	str	r4, [r0, #12]
 8008b9c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ba0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ba4:	b94c      	cbnz	r4, 8008bba <__pow5mult+0x66>
 8008ba6:	f240 2171 	movw	r1, #625	@ 0x271
 8008baa:	4638      	mov	r0, r7
 8008bac:	f7ff ff1a 	bl	80089e4 <__i2b>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bb6:	4604      	mov	r4, r0
 8008bb8:	6003      	str	r3, [r0, #0]
 8008bba:	f04f 0900 	mov.w	r9, #0
 8008bbe:	07eb      	lsls	r3, r5, #31
 8008bc0:	d50a      	bpl.n	8008bd8 <__pow5mult+0x84>
 8008bc2:	4631      	mov	r1, r6
 8008bc4:	4622      	mov	r2, r4
 8008bc6:	4638      	mov	r0, r7
 8008bc8:	f7ff ff22 	bl	8008a10 <__multiply>
 8008bcc:	4631      	mov	r1, r6
 8008bce:	4680      	mov	r8, r0
 8008bd0:	4638      	mov	r0, r7
 8008bd2:	f7ff fe09 	bl	80087e8 <_Bfree>
 8008bd6:	4646      	mov	r6, r8
 8008bd8:	106d      	asrs	r5, r5, #1
 8008bda:	d00b      	beq.n	8008bf4 <__pow5mult+0xa0>
 8008bdc:	6820      	ldr	r0, [r4, #0]
 8008bde:	b938      	cbnz	r0, 8008bf0 <__pow5mult+0x9c>
 8008be0:	4622      	mov	r2, r4
 8008be2:	4621      	mov	r1, r4
 8008be4:	4638      	mov	r0, r7
 8008be6:	f7ff ff13 	bl	8008a10 <__multiply>
 8008bea:	6020      	str	r0, [r4, #0]
 8008bec:	f8c0 9000 	str.w	r9, [r0]
 8008bf0:	4604      	mov	r4, r0
 8008bf2:	e7e4      	b.n	8008bbe <__pow5mult+0x6a>
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bfa:	bf00      	nop
 8008bfc:	0800b208 	.word	0x0800b208
 8008c00:	0800b076 	.word	0x0800b076
 8008c04:	0800b0f6 	.word	0x0800b0f6

08008c08 <__lshift>:
 8008c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c0c:	460c      	mov	r4, r1
 8008c0e:	6849      	ldr	r1, [r1, #4]
 8008c10:	6923      	ldr	r3, [r4, #16]
 8008c12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c16:	68a3      	ldr	r3, [r4, #8]
 8008c18:	4607      	mov	r7, r0
 8008c1a:	4691      	mov	r9, r2
 8008c1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c20:	f108 0601 	add.w	r6, r8, #1
 8008c24:	42b3      	cmp	r3, r6
 8008c26:	db0b      	blt.n	8008c40 <__lshift+0x38>
 8008c28:	4638      	mov	r0, r7
 8008c2a:	f7ff fd9d 	bl	8008768 <_Balloc>
 8008c2e:	4605      	mov	r5, r0
 8008c30:	b948      	cbnz	r0, 8008c46 <__lshift+0x3e>
 8008c32:	4602      	mov	r2, r0
 8008c34:	4b28      	ldr	r3, [pc, #160]	@ (8008cd8 <__lshift+0xd0>)
 8008c36:	4829      	ldr	r0, [pc, #164]	@ (8008cdc <__lshift+0xd4>)
 8008c38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008c3c:	f001 fb18 	bl	800a270 <__assert_func>
 8008c40:	3101      	adds	r1, #1
 8008c42:	005b      	lsls	r3, r3, #1
 8008c44:	e7ee      	b.n	8008c24 <__lshift+0x1c>
 8008c46:	2300      	movs	r3, #0
 8008c48:	f100 0114 	add.w	r1, r0, #20
 8008c4c:	f100 0210 	add.w	r2, r0, #16
 8008c50:	4618      	mov	r0, r3
 8008c52:	4553      	cmp	r3, sl
 8008c54:	db33      	blt.n	8008cbe <__lshift+0xb6>
 8008c56:	6920      	ldr	r0, [r4, #16]
 8008c58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c5c:	f104 0314 	add.w	r3, r4, #20
 8008c60:	f019 091f 	ands.w	r9, r9, #31
 8008c64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c6c:	d02b      	beq.n	8008cc6 <__lshift+0xbe>
 8008c6e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c72:	468a      	mov	sl, r1
 8008c74:	2200      	movs	r2, #0
 8008c76:	6818      	ldr	r0, [r3, #0]
 8008c78:	fa00 f009 	lsl.w	r0, r0, r9
 8008c7c:	4310      	orrs	r0, r2
 8008c7e:	f84a 0b04 	str.w	r0, [sl], #4
 8008c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c86:	459c      	cmp	ip, r3
 8008c88:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c8c:	d8f3      	bhi.n	8008c76 <__lshift+0x6e>
 8008c8e:	ebac 0304 	sub.w	r3, ip, r4
 8008c92:	3b15      	subs	r3, #21
 8008c94:	f023 0303 	bic.w	r3, r3, #3
 8008c98:	3304      	adds	r3, #4
 8008c9a:	f104 0015 	add.w	r0, r4, #21
 8008c9e:	4560      	cmp	r0, ip
 8008ca0:	bf88      	it	hi
 8008ca2:	2304      	movhi	r3, #4
 8008ca4:	50ca      	str	r2, [r1, r3]
 8008ca6:	b10a      	cbz	r2, 8008cac <__lshift+0xa4>
 8008ca8:	f108 0602 	add.w	r6, r8, #2
 8008cac:	3e01      	subs	r6, #1
 8008cae:	4638      	mov	r0, r7
 8008cb0:	612e      	str	r6, [r5, #16]
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	f7ff fd98 	bl	80087e8 <_Bfree>
 8008cb8:	4628      	mov	r0, r5
 8008cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cbe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	e7c5      	b.n	8008c52 <__lshift+0x4a>
 8008cc6:	3904      	subs	r1, #4
 8008cc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ccc:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cd0:	459c      	cmp	ip, r3
 8008cd2:	d8f9      	bhi.n	8008cc8 <__lshift+0xc0>
 8008cd4:	e7ea      	b.n	8008cac <__lshift+0xa4>
 8008cd6:	bf00      	nop
 8008cd8:	0800b0e5 	.word	0x0800b0e5
 8008cdc:	0800b0f6 	.word	0x0800b0f6

08008ce0 <__mcmp>:
 8008ce0:	690a      	ldr	r2, [r1, #16]
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	6900      	ldr	r0, [r0, #16]
 8008ce6:	1a80      	subs	r0, r0, r2
 8008ce8:	b530      	push	{r4, r5, lr}
 8008cea:	d10e      	bne.n	8008d0a <__mcmp+0x2a>
 8008cec:	3314      	adds	r3, #20
 8008cee:	3114      	adds	r1, #20
 8008cf0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008cf4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008cf8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008cfc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d00:	4295      	cmp	r5, r2
 8008d02:	d003      	beq.n	8008d0c <__mcmp+0x2c>
 8008d04:	d205      	bcs.n	8008d12 <__mcmp+0x32>
 8008d06:	f04f 30ff 	mov.w	r0, #4294967295
 8008d0a:	bd30      	pop	{r4, r5, pc}
 8008d0c:	42a3      	cmp	r3, r4
 8008d0e:	d3f3      	bcc.n	8008cf8 <__mcmp+0x18>
 8008d10:	e7fb      	b.n	8008d0a <__mcmp+0x2a>
 8008d12:	2001      	movs	r0, #1
 8008d14:	e7f9      	b.n	8008d0a <__mcmp+0x2a>
	...

08008d18 <__mdiff>:
 8008d18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d1c:	4689      	mov	r9, r1
 8008d1e:	4606      	mov	r6, r0
 8008d20:	4611      	mov	r1, r2
 8008d22:	4648      	mov	r0, r9
 8008d24:	4614      	mov	r4, r2
 8008d26:	f7ff ffdb 	bl	8008ce0 <__mcmp>
 8008d2a:	1e05      	subs	r5, r0, #0
 8008d2c:	d112      	bne.n	8008d54 <__mdiff+0x3c>
 8008d2e:	4629      	mov	r1, r5
 8008d30:	4630      	mov	r0, r6
 8008d32:	f7ff fd19 	bl	8008768 <_Balloc>
 8008d36:	4602      	mov	r2, r0
 8008d38:	b928      	cbnz	r0, 8008d46 <__mdiff+0x2e>
 8008d3a:	4b3f      	ldr	r3, [pc, #252]	@ (8008e38 <__mdiff+0x120>)
 8008d3c:	f240 2137 	movw	r1, #567	@ 0x237
 8008d40:	483e      	ldr	r0, [pc, #248]	@ (8008e3c <__mdiff+0x124>)
 8008d42:	f001 fa95 	bl	800a270 <__assert_func>
 8008d46:	2301      	movs	r3, #1
 8008d48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d4c:	4610      	mov	r0, r2
 8008d4e:	b003      	add	sp, #12
 8008d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d54:	bfbc      	itt	lt
 8008d56:	464b      	movlt	r3, r9
 8008d58:	46a1      	movlt	r9, r4
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008d60:	bfba      	itte	lt
 8008d62:	461c      	movlt	r4, r3
 8008d64:	2501      	movlt	r5, #1
 8008d66:	2500      	movge	r5, #0
 8008d68:	f7ff fcfe 	bl	8008768 <_Balloc>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	b918      	cbnz	r0, 8008d78 <__mdiff+0x60>
 8008d70:	4b31      	ldr	r3, [pc, #196]	@ (8008e38 <__mdiff+0x120>)
 8008d72:	f240 2145 	movw	r1, #581	@ 0x245
 8008d76:	e7e3      	b.n	8008d40 <__mdiff+0x28>
 8008d78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008d7c:	6926      	ldr	r6, [r4, #16]
 8008d7e:	60c5      	str	r5, [r0, #12]
 8008d80:	f109 0310 	add.w	r3, r9, #16
 8008d84:	f109 0514 	add.w	r5, r9, #20
 8008d88:	f104 0e14 	add.w	lr, r4, #20
 8008d8c:	f100 0b14 	add.w	fp, r0, #20
 8008d90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008d94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008d98:	9301      	str	r3, [sp, #4]
 8008d9a:	46d9      	mov	r9, fp
 8008d9c:	f04f 0c00 	mov.w	ip, #0
 8008da0:	9b01      	ldr	r3, [sp, #4]
 8008da2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008da6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008daa:	9301      	str	r3, [sp, #4]
 8008dac:	fa1f f38a 	uxth.w	r3, sl
 8008db0:	4619      	mov	r1, r3
 8008db2:	b283      	uxth	r3, r0
 8008db4:	1acb      	subs	r3, r1, r3
 8008db6:	0c00      	lsrs	r0, r0, #16
 8008db8:	4463      	add	r3, ip
 8008dba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008dbe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008dc8:	4576      	cmp	r6, lr
 8008dca:	f849 3b04 	str.w	r3, [r9], #4
 8008dce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008dd2:	d8e5      	bhi.n	8008da0 <__mdiff+0x88>
 8008dd4:	1b33      	subs	r3, r6, r4
 8008dd6:	3b15      	subs	r3, #21
 8008dd8:	f023 0303 	bic.w	r3, r3, #3
 8008ddc:	3415      	adds	r4, #21
 8008dde:	3304      	adds	r3, #4
 8008de0:	42a6      	cmp	r6, r4
 8008de2:	bf38      	it	cc
 8008de4:	2304      	movcc	r3, #4
 8008de6:	441d      	add	r5, r3
 8008de8:	445b      	add	r3, fp
 8008dea:	461e      	mov	r6, r3
 8008dec:	462c      	mov	r4, r5
 8008dee:	4544      	cmp	r4, r8
 8008df0:	d30e      	bcc.n	8008e10 <__mdiff+0xf8>
 8008df2:	f108 0103 	add.w	r1, r8, #3
 8008df6:	1b49      	subs	r1, r1, r5
 8008df8:	f021 0103 	bic.w	r1, r1, #3
 8008dfc:	3d03      	subs	r5, #3
 8008dfe:	45a8      	cmp	r8, r5
 8008e00:	bf38      	it	cc
 8008e02:	2100      	movcc	r1, #0
 8008e04:	440b      	add	r3, r1
 8008e06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e0a:	b191      	cbz	r1, 8008e32 <__mdiff+0x11a>
 8008e0c:	6117      	str	r7, [r2, #16]
 8008e0e:	e79d      	b.n	8008d4c <__mdiff+0x34>
 8008e10:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e14:	46e6      	mov	lr, ip
 8008e16:	0c08      	lsrs	r0, r1, #16
 8008e18:	fa1c fc81 	uxtah	ip, ip, r1
 8008e1c:	4471      	add	r1, lr
 8008e1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008e22:	b289      	uxth	r1, r1
 8008e24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e28:	f846 1b04 	str.w	r1, [r6], #4
 8008e2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e30:	e7dd      	b.n	8008dee <__mdiff+0xd6>
 8008e32:	3f01      	subs	r7, #1
 8008e34:	e7e7      	b.n	8008e06 <__mdiff+0xee>
 8008e36:	bf00      	nop
 8008e38:	0800b0e5 	.word	0x0800b0e5
 8008e3c:	0800b0f6 	.word	0x0800b0f6

08008e40 <__ulp>:
 8008e40:	b082      	sub	sp, #8
 8008e42:	ed8d 0b00 	vstr	d0, [sp]
 8008e46:	9a01      	ldr	r2, [sp, #4]
 8008e48:	4b0f      	ldr	r3, [pc, #60]	@ (8008e88 <__ulp+0x48>)
 8008e4a:	4013      	ands	r3, r2
 8008e4c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	dc08      	bgt.n	8008e66 <__ulp+0x26>
 8008e54:	425b      	negs	r3, r3
 8008e56:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008e5a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008e5e:	da04      	bge.n	8008e6a <__ulp+0x2a>
 8008e60:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008e64:	4113      	asrs	r3, r2
 8008e66:	2200      	movs	r2, #0
 8008e68:	e008      	b.n	8008e7c <__ulp+0x3c>
 8008e6a:	f1a2 0314 	sub.w	r3, r2, #20
 8008e6e:	2b1e      	cmp	r3, #30
 8008e70:	bfda      	itte	le
 8008e72:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008e76:	40da      	lsrle	r2, r3
 8008e78:	2201      	movgt	r2, #1
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	4610      	mov	r0, r2
 8008e80:	ec41 0b10 	vmov	d0, r0, r1
 8008e84:	b002      	add	sp, #8
 8008e86:	4770      	bx	lr
 8008e88:	7ff00000 	.word	0x7ff00000

08008e8c <__b2d>:
 8008e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e90:	6906      	ldr	r6, [r0, #16]
 8008e92:	f100 0814 	add.w	r8, r0, #20
 8008e96:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008e9a:	1f37      	subs	r7, r6, #4
 8008e9c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008ea0:	4610      	mov	r0, r2
 8008ea2:	f7ff fd53 	bl	800894c <__hi0bits>
 8008ea6:	f1c0 0320 	rsb	r3, r0, #32
 8008eaa:	280a      	cmp	r0, #10
 8008eac:	600b      	str	r3, [r1, #0]
 8008eae:	491b      	ldr	r1, [pc, #108]	@ (8008f1c <__b2d+0x90>)
 8008eb0:	dc15      	bgt.n	8008ede <__b2d+0x52>
 8008eb2:	f1c0 0c0b 	rsb	ip, r0, #11
 8008eb6:	fa22 f30c 	lsr.w	r3, r2, ip
 8008eba:	45b8      	cmp	r8, r7
 8008ebc:	ea43 0501 	orr.w	r5, r3, r1
 8008ec0:	bf34      	ite	cc
 8008ec2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008ec6:	2300      	movcs	r3, #0
 8008ec8:	3015      	adds	r0, #21
 8008eca:	fa02 f000 	lsl.w	r0, r2, r0
 8008ece:	fa23 f30c 	lsr.w	r3, r3, ip
 8008ed2:	4303      	orrs	r3, r0
 8008ed4:	461c      	mov	r4, r3
 8008ed6:	ec45 4b10 	vmov	d0, r4, r5
 8008eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ede:	45b8      	cmp	r8, r7
 8008ee0:	bf3a      	itte	cc
 8008ee2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008ee6:	f1a6 0708 	subcc.w	r7, r6, #8
 8008eea:	2300      	movcs	r3, #0
 8008eec:	380b      	subs	r0, #11
 8008eee:	d012      	beq.n	8008f16 <__b2d+0x8a>
 8008ef0:	f1c0 0120 	rsb	r1, r0, #32
 8008ef4:	fa23 f401 	lsr.w	r4, r3, r1
 8008ef8:	4082      	lsls	r2, r0
 8008efa:	4322      	orrs	r2, r4
 8008efc:	4547      	cmp	r7, r8
 8008efe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008f02:	bf8c      	ite	hi
 8008f04:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008f08:	2200      	movls	r2, #0
 8008f0a:	4083      	lsls	r3, r0
 8008f0c:	40ca      	lsrs	r2, r1
 8008f0e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008f12:	4313      	orrs	r3, r2
 8008f14:	e7de      	b.n	8008ed4 <__b2d+0x48>
 8008f16:	ea42 0501 	orr.w	r5, r2, r1
 8008f1a:	e7db      	b.n	8008ed4 <__b2d+0x48>
 8008f1c:	3ff00000 	.word	0x3ff00000

08008f20 <__d2b>:
 8008f20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f24:	460f      	mov	r7, r1
 8008f26:	2101      	movs	r1, #1
 8008f28:	ec59 8b10 	vmov	r8, r9, d0
 8008f2c:	4616      	mov	r6, r2
 8008f2e:	f7ff fc1b 	bl	8008768 <_Balloc>
 8008f32:	4604      	mov	r4, r0
 8008f34:	b930      	cbnz	r0, 8008f44 <__d2b+0x24>
 8008f36:	4602      	mov	r2, r0
 8008f38:	4b23      	ldr	r3, [pc, #140]	@ (8008fc8 <__d2b+0xa8>)
 8008f3a:	4824      	ldr	r0, [pc, #144]	@ (8008fcc <__d2b+0xac>)
 8008f3c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008f40:	f001 f996 	bl	800a270 <__assert_func>
 8008f44:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008f48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f4c:	b10d      	cbz	r5, 8008f52 <__d2b+0x32>
 8008f4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f52:	9301      	str	r3, [sp, #4]
 8008f54:	f1b8 0300 	subs.w	r3, r8, #0
 8008f58:	d023      	beq.n	8008fa2 <__d2b+0x82>
 8008f5a:	4668      	mov	r0, sp
 8008f5c:	9300      	str	r3, [sp, #0]
 8008f5e:	f7ff fd14 	bl	800898a <__lo0bits>
 8008f62:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008f66:	b1d0      	cbz	r0, 8008f9e <__d2b+0x7e>
 8008f68:	f1c0 0320 	rsb	r3, r0, #32
 8008f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f70:	430b      	orrs	r3, r1
 8008f72:	40c2      	lsrs	r2, r0
 8008f74:	6163      	str	r3, [r4, #20]
 8008f76:	9201      	str	r2, [sp, #4]
 8008f78:	9b01      	ldr	r3, [sp, #4]
 8008f7a:	61a3      	str	r3, [r4, #24]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	bf0c      	ite	eq
 8008f80:	2201      	moveq	r2, #1
 8008f82:	2202      	movne	r2, #2
 8008f84:	6122      	str	r2, [r4, #16]
 8008f86:	b1a5      	cbz	r5, 8008fb2 <__d2b+0x92>
 8008f88:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f8c:	4405      	add	r5, r0
 8008f8e:	603d      	str	r5, [r7, #0]
 8008f90:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f94:	6030      	str	r0, [r6, #0]
 8008f96:	4620      	mov	r0, r4
 8008f98:	b003      	add	sp, #12
 8008f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f9e:	6161      	str	r1, [r4, #20]
 8008fa0:	e7ea      	b.n	8008f78 <__d2b+0x58>
 8008fa2:	a801      	add	r0, sp, #4
 8008fa4:	f7ff fcf1 	bl	800898a <__lo0bits>
 8008fa8:	9b01      	ldr	r3, [sp, #4]
 8008faa:	6163      	str	r3, [r4, #20]
 8008fac:	3020      	adds	r0, #32
 8008fae:	2201      	movs	r2, #1
 8008fb0:	e7e8      	b.n	8008f84 <__d2b+0x64>
 8008fb2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008fb6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008fba:	6038      	str	r0, [r7, #0]
 8008fbc:	6918      	ldr	r0, [r3, #16]
 8008fbe:	f7ff fcc5 	bl	800894c <__hi0bits>
 8008fc2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008fc6:	e7e5      	b.n	8008f94 <__d2b+0x74>
 8008fc8:	0800b0e5 	.word	0x0800b0e5
 8008fcc:	0800b0f6 	.word	0x0800b0f6

08008fd0 <__ratio>:
 8008fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd4:	b085      	sub	sp, #20
 8008fd6:	e9cd 1000 	strd	r1, r0, [sp]
 8008fda:	a902      	add	r1, sp, #8
 8008fdc:	f7ff ff56 	bl	8008e8c <__b2d>
 8008fe0:	9800      	ldr	r0, [sp, #0]
 8008fe2:	a903      	add	r1, sp, #12
 8008fe4:	ec55 4b10 	vmov	r4, r5, d0
 8008fe8:	f7ff ff50 	bl	8008e8c <__b2d>
 8008fec:	9b01      	ldr	r3, [sp, #4]
 8008fee:	6919      	ldr	r1, [r3, #16]
 8008ff0:	9b00      	ldr	r3, [sp, #0]
 8008ff2:	691b      	ldr	r3, [r3, #16]
 8008ff4:	1ac9      	subs	r1, r1, r3
 8008ff6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008ffa:	1a9b      	subs	r3, r3, r2
 8008ffc:	ec5b ab10 	vmov	sl, fp, d0
 8009000:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009004:	2b00      	cmp	r3, #0
 8009006:	bfce      	itee	gt
 8009008:	462a      	movgt	r2, r5
 800900a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800900e:	465a      	movle	r2, fp
 8009010:	462f      	mov	r7, r5
 8009012:	46d9      	mov	r9, fp
 8009014:	bfcc      	ite	gt
 8009016:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800901a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800901e:	464b      	mov	r3, r9
 8009020:	4652      	mov	r2, sl
 8009022:	4620      	mov	r0, r4
 8009024:	4639      	mov	r1, r7
 8009026:	f7f7 fc11 	bl	800084c <__aeabi_ddiv>
 800902a:	ec41 0b10 	vmov	d0, r0, r1
 800902e:	b005      	add	sp, #20
 8009030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009034 <__copybits>:
 8009034:	3901      	subs	r1, #1
 8009036:	b570      	push	{r4, r5, r6, lr}
 8009038:	1149      	asrs	r1, r1, #5
 800903a:	6914      	ldr	r4, [r2, #16]
 800903c:	3101      	adds	r1, #1
 800903e:	f102 0314 	add.w	r3, r2, #20
 8009042:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009046:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800904a:	1f05      	subs	r5, r0, #4
 800904c:	42a3      	cmp	r3, r4
 800904e:	d30c      	bcc.n	800906a <__copybits+0x36>
 8009050:	1aa3      	subs	r3, r4, r2
 8009052:	3b11      	subs	r3, #17
 8009054:	f023 0303 	bic.w	r3, r3, #3
 8009058:	3211      	adds	r2, #17
 800905a:	42a2      	cmp	r2, r4
 800905c:	bf88      	it	hi
 800905e:	2300      	movhi	r3, #0
 8009060:	4418      	add	r0, r3
 8009062:	2300      	movs	r3, #0
 8009064:	4288      	cmp	r0, r1
 8009066:	d305      	bcc.n	8009074 <__copybits+0x40>
 8009068:	bd70      	pop	{r4, r5, r6, pc}
 800906a:	f853 6b04 	ldr.w	r6, [r3], #4
 800906e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009072:	e7eb      	b.n	800904c <__copybits+0x18>
 8009074:	f840 3b04 	str.w	r3, [r0], #4
 8009078:	e7f4      	b.n	8009064 <__copybits+0x30>

0800907a <__any_on>:
 800907a:	f100 0214 	add.w	r2, r0, #20
 800907e:	6900      	ldr	r0, [r0, #16]
 8009080:	114b      	asrs	r3, r1, #5
 8009082:	4298      	cmp	r0, r3
 8009084:	b510      	push	{r4, lr}
 8009086:	db11      	blt.n	80090ac <__any_on+0x32>
 8009088:	dd0a      	ble.n	80090a0 <__any_on+0x26>
 800908a:	f011 011f 	ands.w	r1, r1, #31
 800908e:	d007      	beq.n	80090a0 <__any_on+0x26>
 8009090:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009094:	fa24 f001 	lsr.w	r0, r4, r1
 8009098:	fa00 f101 	lsl.w	r1, r0, r1
 800909c:	428c      	cmp	r4, r1
 800909e:	d10b      	bne.n	80090b8 <__any_on+0x3e>
 80090a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d803      	bhi.n	80090b0 <__any_on+0x36>
 80090a8:	2000      	movs	r0, #0
 80090aa:	bd10      	pop	{r4, pc}
 80090ac:	4603      	mov	r3, r0
 80090ae:	e7f7      	b.n	80090a0 <__any_on+0x26>
 80090b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80090b4:	2900      	cmp	r1, #0
 80090b6:	d0f5      	beq.n	80090a4 <__any_on+0x2a>
 80090b8:	2001      	movs	r0, #1
 80090ba:	e7f6      	b.n	80090aa <__any_on+0x30>

080090bc <sulp>:
 80090bc:	b570      	push	{r4, r5, r6, lr}
 80090be:	4604      	mov	r4, r0
 80090c0:	460d      	mov	r5, r1
 80090c2:	ec45 4b10 	vmov	d0, r4, r5
 80090c6:	4616      	mov	r6, r2
 80090c8:	f7ff feba 	bl	8008e40 <__ulp>
 80090cc:	ec51 0b10 	vmov	r0, r1, d0
 80090d0:	b17e      	cbz	r6, 80090f2 <sulp+0x36>
 80090d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80090d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80090da:	2b00      	cmp	r3, #0
 80090dc:	dd09      	ble.n	80090f2 <sulp+0x36>
 80090de:	051b      	lsls	r3, r3, #20
 80090e0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80090e4:	2400      	movs	r4, #0
 80090e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80090ea:	4622      	mov	r2, r4
 80090ec:	462b      	mov	r3, r5
 80090ee:	f7f7 fa83 	bl	80005f8 <__aeabi_dmul>
 80090f2:	ec41 0b10 	vmov	d0, r0, r1
 80090f6:	bd70      	pop	{r4, r5, r6, pc}

080090f8 <_strtod_l>:
 80090f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090fc:	b09f      	sub	sp, #124	@ 0x7c
 80090fe:	460c      	mov	r4, r1
 8009100:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009102:	2200      	movs	r2, #0
 8009104:	921a      	str	r2, [sp, #104]	@ 0x68
 8009106:	9005      	str	r0, [sp, #20]
 8009108:	f04f 0a00 	mov.w	sl, #0
 800910c:	f04f 0b00 	mov.w	fp, #0
 8009110:	460a      	mov	r2, r1
 8009112:	9219      	str	r2, [sp, #100]	@ 0x64
 8009114:	7811      	ldrb	r1, [r2, #0]
 8009116:	292b      	cmp	r1, #43	@ 0x2b
 8009118:	d04a      	beq.n	80091b0 <_strtod_l+0xb8>
 800911a:	d838      	bhi.n	800918e <_strtod_l+0x96>
 800911c:	290d      	cmp	r1, #13
 800911e:	d832      	bhi.n	8009186 <_strtod_l+0x8e>
 8009120:	2908      	cmp	r1, #8
 8009122:	d832      	bhi.n	800918a <_strtod_l+0x92>
 8009124:	2900      	cmp	r1, #0
 8009126:	d03b      	beq.n	80091a0 <_strtod_l+0xa8>
 8009128:	2200      	movs	r2, #0
 800912a:	920e      	str	r2, [sp, #56]	@ 0x38
 800912c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800912e:	782a      	ldrb	r2, [r5, #0]
 8009130:	2a30      	cmp	r2, #48	@ 0x30
 8009132:	f040 80b2 	bne.w	800929a <_strtod_l+0x1a2>
 8009136:	786a      	ldrb	r2, [r5, #1]
 8009138:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800913c:	2a58      	cmp	r2, #88	@ 0x58
 800913e:	d16e      	bne.n	800921e <_strtod_l+0x126>
 8009140:	9302      	str	r3, [sp, #8]
 8009142:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009144:	9301      	str	r3, [sp, #4]
 8009146:	ab1a      	add	r3, sp, #104	@ 0x68
 8009148:	9300      	str	r3, [sp, #0]
 800914a:	4a8f      	ldr	r2, [pc, #572]	@ (8009388 <_strtod_l+0x290>)
 800914c:	9805      	ldr	r0, [sp, #20]
 800914e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009150:	a919      	add	r1, sp, #100	@ 0x64
 8009152:	f001 f927 	bl	800a3a4 <__gethex>
 8009156:	f010 060f 	ands.w	r6, r0, #15
 800915a:	4604      	mov	r4, r0
 800915c:	d005      	beq.n	800916a <_strtod_l+0x72>
 800915e:	2e06      	cmp	r6, #6
 8009160:	d128      	bne.n	80091b4 <_strtod_l+0xbc>
 8009162:	3501      	adds	r5, #1
 8009164:	2300      	movs	r3, #0
 8009166:	9519      	str	r5, [sp, #100]	@ 0x64
 8009168:	930e      	str	r3, [sp, #56]	@ 0x38
 800916a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800916c:	2b00      	cmp	r3, #0
 800916e:	f040 858e 	bne.w	8009c8e <_strtod_l+0xb96>
 8009172:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009174:	b1cb      	cbz	r3, 80091aa <_strtod_l+0xb2>
 8009176:	4652      	mov	r2, sl
 8009178:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800917c:	ec43 2b10 	vmov	d0, r2, r3
 8009180:	b01f      	add	sp, #124	@ 0x7c
 8009182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009186:	2920      	cmp	r1, #32
 8009188:	d1ce      	bne.n	8009128 <_strtod_l+0x30>
 800918a:	3201      	adds	r2, #1
 800918c:	e7c1      	b.n	8009112 <_strtod_l+0x1a>
 800918e:	292d      	cmp	r1, #45	@ 0x2d
 8009190:	d1ca      	bne.n	8009128 <_strtod_l+0x30>
 8009192:	2101      	movs	r1, #1
 8009194:	910e      	str	r1, [sp, #56]	@ 0x38
 8009196:	1c51      	adds	r1, r2, #1
 8009198:	9119      	str	r1, [sp, #100]	@ 0x64
 800919a:	7852      	ldrb	r2, [r2, #1]
 800919c:	2a00      	cmp	r2, #0
 800919e:	d1c5      	bne.n	800912c <_strtod_l+0x34>
 80091a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80091a2:	9419      	str	r4, [sp, #100]	@ 0x64
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	f040 8570 	bne.w	8009c8a <_strtod_l+0xb92>
 80091aa:	4652      	mov	r2, sl
 80091ac:	465b      	mov	r3, fp
 80091ae:	e7e5      	b.n	800917c <_strtod_l+0x84>
 80091b0:	2100      	movs	r1, #0
 80091b2:	e7ef      	b.n	8009194 <_strtod_l+0x9c>
 80091b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80091b6:	b13a      	cbz	r2, 80091c8 <_strtod_l+0xd0>
 80091b8:	2135      	movs	r1, #53	@ 0x35
 80091ba:	a81c      	add	r0, sp, #112	@ 0x70
 80091bc:	f7ff ff3a 	bl	8009034 <__copybits>
 80091c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091c2:	9805      	ldr	r0, [sp, #20]
 80091c4:	f7ff fb10 	bl	80087e8 <_Bfree>
 80091c8:	3e01      	subs	r6, #1
 80091ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80091cc:	2e04      	cmp	r6, #4
 80091ce:	d806      	bhi.n	80091de <_strtod_l+0xe6>
 80091d0:	e8df f006 	tbb	[pc, r6]
 80091d4:	201d0314 	.word	0x201d0314
 80091d8:	14          	.byte	0x14
 80091d9:	00          	.byte	0x00
 80091da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80091de:	05e1      	lsls	r1, r4, #23
 80091e0:	bf48      	it	mi
 80091e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80091e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091ea:	0d1b      	lsrs	r3, r3, #20
 80091ec:	051b      	lsls	r3, r3, #20
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1bb      	bne.n	800916a <_strtod_l+0x72>
 80091f2:	f7fe fb2b 	bl	800784c <__errno>
 80091f6:	2322      	movs	r3, #34	@ 0x22
 80091f8:	6003      	str	r3, [r0, #0]
 80091fa:	e7b6      	b.n	800916a <_strtod_l+0x72>
 80091fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009200:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009204:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009208:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800920c:	e7e7      	b.n	80091de <_strtod_l+0xe6>
 800920e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009390 <_strtod_l+0x298>
 8009212:	e7e4      	b.n	80091de <_strtod_l+0xe6>
 8009214:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009218:	f04f 3aff 	mov.w	sl, #4294967295
 800921c:	e7df      	b.n	80091de <_strtod_l+0xe6>
 800921e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009220:	1c5a      	adds	r2, r3, #1
 8009222:	9219      	str	r2, [sp, #100]	@ 0x64
 8009224:	785b      	ldrb	r3, [r3, #1]
 8009226:	2b30      	cmp	r3, #48	@ 0x30
 8009228:	d0f9      	beq.n	800921e <_strtod_l+0x126>
 800922a:	2b00      	cmp	r3, #0
 800922c:	d09d      	beq.n	800916a <_strtod_l+0x72>
 800922e:	2301      	movs	r3, #1
 8009230:	2700      	movs	r7, #0
 8009232:	9308      	str	r3, [sp, #32]
 8009234:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009236:	930c      	str	r3, [sp, #48]	@ 0x30
 8009238:	970b      	str	r7, [sp, #44]	@ 0x2c
 800923a:	46b9      	mov	r9, r7
 800923c:	220a      	movs	r2, #10
 800923e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009240:	7805      	ldrb	r5, [r0, #0]
 8009242:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009246:	b2d9      	uxtb	r1, r3
 8009248:	2909      	cmp	r1, #9
 800924a:	d928      	bls.n	800929e <_strtod_l+0x1a6>
 800924c:	494f      	ldr	r1, [pc, #316]	@ (800938c <_strtod_l+0x294>)
 800924e:	2201      	movs	r2, #1
 8009250:	f000 ffd6 	bl	800a200 <strncmp>
 8009254:	2800      	cmp	r0, #0
 8009256:	d032      	beq.n	80092be <_strtod_l+0x1c6>
 8009258:	2000      	movs	r0, #0
 800925a:	462a      	mov	r2, r5
 800925c:	900a      	str	r0, [sp, #40]	@ 0x28
 800925e:	464d      	mov	r5, r9
 8009260:	4603      	mov	r3, r0
 8009262:	2a65      	cmp	r2, #101	@ 0x65
 8009264:	d001      	beq.n	800926a <_strtod_l+0x172>
 8009266:	2a45      	cmp	r2, #69	@ 0x45
 8009268:	d114      	bne.n	8009294 <_strtod_l+0x19c>
 800926a:	b91d      	cbnz	r5, 8009274 <_strtod_l+0x17c>
 800926c:	9a08      	ldr	r2, [sp, #32]
 800926e:	4302      	orrs	r2, r0
 8009270:	d096      	beq.n	80091a0 <_strtod_l+0xa8>
 8009272:	2500      	movs	r5, #0
 8009274:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009276:	1c62      	adds	r2, r4, #1
 8009278:	9219      	str	r2, [sp, #100]	@ 0x64
 800927a:	7862      	ldrb	r2, [r4, #1]
 800927c:	2a2b      	cmp	r2, #43	@ 0x2b
 800927e:	d07a      	beq.n	8009376 <_strtod_l+0x27e>
 8009280:	2a2d      	cmp	r2, #45	@ 0x2d
 8009282:	d07e      	beq.n	8009382 <_strtod_l+0x28a>
 8009284:	f04f 0c00 	mov.w	ip, #0
 8009288:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800928c:	2909      	cmp	r1, #9
 800928e:	f240 8085 	bls.w	800939c <_strtod_l+0x2a4>
 8009292:	9419      	str	r4, [sp, #100]	@ 0x64
 8009294:	f04f 0800 	mov.w	r8, #0
 8009298:	e0a5      	b.n	80093e6 <_strtod_l+0x2ee>
 800929a:	2300      	movs	r3, #0
 800929c:	e7c8      	b.n	8009230 <_strtod_l+0x138>
 800929e:	f1b9 0f08 	cmp.w	r9, #8
 80092a2:	bfd8      	it	le
 80092a4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80092a6:	f100 0001 	add.w	r0, r0, #1
 80092aa:	bfda      	itte	le
 80092ac:	fb02 3301 	mlale	r3, r2, r1, r3
 80092b0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80092b2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80092b6:	f109 0901 	add.w	r9, r9, #1
 80092ba:	9019      	str	r0, [sp, #100]	@ 0x64
 80092bc:	e7bf      	b.n	800923e <_strtod_l+0x146>
 80092be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092c0:	1c5a      	adds	r2, r3, #1
 80092c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80092c4:	785a      	ldrb	r2, [r3, #1]
 80092c6:	f1b9 0f00 	cmp.w	r9, #0
 80092ca:	d03b      	beq.n	8009344 <_strtod_l+0x24c>
 80092cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80092ce:	464d      	mov	r5, r9
 80092d0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80092d4:	2b09      	cmp	r3, #9
 80092d6:	d912      	bls.n	80092fe <_strtod_l+0x206>
 80092d8:	2301      	movs	r3, #1
 80092da:	e7c2      	b.n	8009262 <_strtod_l+0x16a>
 80092dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092de:	1c5a      	adds	r2, r3, #1
 80092e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80092e2:	785a      	ldrb	r2, [r3, #1]
 80092e4:	3001      	adds	r0, #1
 80092e6:	2a30      	cmp	r2, #48	@ 0x30
 80092e8:	d0f8      	beq.n	80092dc <_strtod_l+0x1e4>
 80092ea:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80092ee:	2b08      	cmp	r3, #8
 80092f0:	f200 84d2 	bhi.w	8009c98 <_strtod_l+0xba0>
 80092f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092f6:	900a      	str	r0, [sp, #40]	@ 0x28
 80092f8:	2000      	movs	r0, #0
 80092fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80092fc:	4605      	mov	r5, r0
 80092fe:	3a30      	subs	r2, #48	@ 0x30
 8009300:	f100 0301 	add.w	r3, r0, #1
 8009304:	d018      	beq.n	8009338 <_strtod_l+0x240>
 8009306:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009308:	4419      	add	r1, r3
 800930a:	910a      	str	r1, [sp, #40]	@ 0x28
 800930c:	462e      	mov	r6, r5
 800930e:	f04f 0e0a 	mov.w	lr, #10
 8009312:	1c71      	adds	r1, r6, #1
 8009314:	eba1 0c05 	sub.w	ip, r1, r5
 8009318:	4563      	cmp	r3, ip
 800931a:	dc15      	bgt.n	8009348 <_strtod_l+0x250>
 800931c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009320:	182b      	adds	r3, r5, r0
 8009322:	2b08      	cmp	r3, #8
 8009324:	f105 0501 	add.w	r5, r5, #1
 8009328:	4405      	add	r5, r0
 800932a:	dc1a      	bgt.n	8009362 <_strtod_l+0x26a>
 800932c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800932e:	230a      	movs	r3, #10
 8009330:	fb03 2301 	mla	r3, r3, r1, r2
 8009334:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009336:	2300      	movs	r3, #0
 8009338:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800933a:	1c51      	adds	r1, r2, #1
 800933c:	9119      	str	r1, [sp, #100]	@ 0x64
 800933e:	7852      	ldrb	r2, [r2, #1]
 8009340:	4618      	mov	r0, r3
 8009342:	e7c5      	b.n	80092d0 <_strtod_l+0x1d8>
 8009344:	4648      	mov	r0, r9
 8009346:	e7ce      	b.n	80092e6 <_strtod_l+0x1ee>
 8009348:	2e08      	cmp	r6, #8
 800934a:	dc05      	bgt.n	8009358 <_strtod_l+0x260>
 800934c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800934e:	fb0e f606 	mul.w	r6, lr, r6
 8009352:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009354:	460e      	mov	r6, r1
 8009356:	e7dc      	b.n	8009312 <_strtod_l+0x21a>
 8009358:	2910      	cmp	r1, #16
 800935a:	bfd8      	it	le
 800935c:	fb0e f707 	mulle.w	r7, lr, r7
 8009360:	e7f8      	b.n	8009354 <_strtod_l+0x25c>
 8009362:	2b0f      	cmp	r3, #15
 8009364:	bfdc      	itt	le
 8009366:	230a      	movle	r3, #10
 8009368:	fb03 2707 	mlale	r7, r3, r7, r2
 800936c:	e7e3      	b.n	8009336 <_strtod_l+0x23e>
 800936e:	2300      	movs	r3, #0
 8009370:	930a      	str	r3, [sp, #40]	@ 0x28
 8009372:	2301      	movs	r3, #1
 8009374:	e77a      	b.n	800926c <_strtod_l+0x174>
 8009376:	f04f 0c00 	mov.w	ip, #0
 800937a:	1ca2      	adds	r2, r4, #2
 800937c:	9219      	str	r2, [sp, #100]	@ 0x64
 800937e:	78a2      	ldrb	r2, [r4, #2]
 8009380:	e782      	b.n	8009288 <_strtod_l+0x190>
 8009382:	f04f 0c01 	mov.w	ip, #1
 8009386:	e7f8      	b.n	800937a <_strtod_l+0x282>
 8009388:	0800b31c 	.word	0x0800b31c
 800938c:	0800b14f 	.word	0x0800b14f
 8009390:	7ff00000 	.word	0x7ff00000
 8009394:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009396:	1c51      	adds	r1, r2, #1
 8009398:	9119      	str	r1, [sp, #100]	@ 0x64
 800939a:	7852      	ldrb	r2, [r2, #1]
 800939c:	2a30      	cmp	r2, #48	@ 0x30
 800939e:	d0f9      	beq.n	8009394 <_strtod_l+0x29c>
 80093a0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80093a4:	2908      	cmp	r1, #8
 80093a6:	f63f af75 	bhi.w	8009294 <_strtod_l+0x19c>
 80093aa:	3a30      	subs	r2, #48	@ 0x30
 80093ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80093ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80093b0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80093b2:	f04f 080a 	mov.w	r8, #10
 80093b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80093b8:	1c56      	adds	r6, r2, #1
 80093ba:	9619      	str	r6, [sp, #100]	@ 0x64
 80093bc:	7852      	ldrb	r2, [r2, #1]
 80093be:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80093c2:	f1be 0f09 	cmp.w	lr, #9
 80093c6:	d939      	bls.n	800943c <_strtod_l+0x344>
 80093c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80093ca:	1a76      	subs	r6, r6, r1
 80093cc:	2e08      	cmp	r6, #8
 80093ce:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80093d2:	dc03      	bgt.n	80093dc <_strtod_l+0x2e4>
 80093d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093d6:	4588      	cmp	r8, r1
 80093d8:	bfa8      	it	ge
 80093da:	4688      	movge	r8, r1
 80093dc:	f1bc 0f00 	cmp.w	ip, #0
 80093e0:	d001      	beq.n	80093e6 <_strtod_l+0x2ee>
 80093e2:	f1c8 0800 	rsb	r8, r8, #0
 80093e6:	2d00      	cmp	r5, #0
 80093e8:	d14e      	bne.n	8009488 <_strtod_l+0x390>
 80093ea:	9908      	ldr	r1, [sp, #32]
 80093ec:	4308      	orrs	r0, r1
 80093ee:	f47f aebc 	bne.w	800916a <_strtod_l+0x72>
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f47f aed4 	bne.w	80091a0 <_strtod_l+0xa8>
 80093f8:	2a69      	cmp	r2, #105	@ 0x69
 80093fa:	d028      	beq.n	800944e <_strtod_l+0x356>
 80093fc:	dc25      	bgt.n	800944a <_strtod_l+0x352>
 80093fe:	2a49      	cmp	r2, #73	@ 0x49
 8009400:	d025      	beq.n	800944e <_strtod_l+0x356>
 8009402:	2a4e      	cmp	r2, #78	@ 0x4e
 8009404:	f47f aecc 	bne.w	80091a0 <_strtod_l+0xa8>
 8009408:	499a      	ldr	r1, [pc, #616]	@ (8009674 <_strtod_l+0x57c>)
 800940a:	a819      	add	r0, sp, #100	@ 0x64
 800940c:	f001 f9ec 	bl	800a7e8 <__match>
 8009410:	2800      	cmp	r0, #0
 8009412:	f43f aec5 	beq.w	80091a0 <_strtod_l+0xa8>
 8009416:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	2b28      	cmp	r3, #40	@ 0x28
 800941c:	d12e      	bne.n	800947c <_strtod_l+0x384>
 800941e:	4996      	ldr	r1, [pc, #600]	@ (8009678 <_strtod_l+0x580>)
 8009420:	aa1c      	add	r2, sp, #112	@ 0x70
 8009422:	a819      	add	r0, sp, #100	@ 0x64
 8009424:	f001 f9f4 	bl	800a810 <__hexnan>
 8009428:	2805      	cmp	r0, #5
 800942a:	d127      	bne.n	800947c <_strtod_l+0x384>
 800942c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800942e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009432:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009436:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800943a:	e696      	b.n	800916a <_strtod_l+0x72>
 800943c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800943e:	fb08 2101 	mla	r1, r8, r1, r2
 8009442:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009446:	9209      	str	r2, [sp, #36]	@ 0x24
 8009448:	e7b5      	b.n	80093b6 <_strtod_l+0x2be>
 800944a:	2a6e      	cmp	r2, #110	@ 0x6e
 800944c:	e7da      	b.n	8009404 <_strtod_l+0x30c>
 800944e:	498b      	ldr	r1, [pc, #556]	@ (800967c <_strtod_l+0x584>)
 8009450:	a819      	add	r0, sp, #100	@ 0x64
 8009452:	f001 f9c9 	bl	800a7e8 <__match>
 8009456:	2800      	cmp	r0, #0
 8009458:	f43f aea2 	beq.w	80091a0 <_strtod_l+0xa8>
 800945c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800945e:	4988      	ldr	r1, [pc, #544]	@ (8009680 <_strtod_l+0x588>)
 8009460:	3b01      	subs	r3, #1
 8009462:	a819      	add	r0, sp, #100	@ 0x64
 8009464:	9319      	str	r3, [sp, #100]	@ 0x64
 8009466:	f001 f9bf 	bl	800a7e8 <__match>
 800946a:	b910      	cbnz	r0, 8009472 <_strtod_l+0x37a>
 800946c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800946e:	3301      	adds	r3, #1
 8009470:	9319      	str	r3, [sp, #100]	@ 0x64
 8009472:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009690 <_strtod_l+0x598>
 8009476:	f04f 0a00 	mov.w	sl, #0
 800947a:	e676      	b.n	800916a <_strtod_l+0x72>
 800947c:	4881      	ldr	r0, [pc, #516]	@ (8009684 <_strtod_l+0x58c>)
 800947e:	f000 feef 	bl	800a260 <nan>
 8009482:	ec5b ab10 	vmov	sl, fp, d0
 8009486:	e670      	b.n	800916a <_strtod_l+0x72>
 8009488:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800948a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800948c:	eba8 0303 	sub.w	r3, r8, r3
 8009490:	f1b9 0f00 	cmp.w	r9, #0
 8009494:	bf08      	it	eq
 8009496:	46a9      	moveq	r9, r5
 8009498:	2d10      	cmp	r5, #16
 800949a:	9309      	str	r3, [sp, #36]	@ 0x24
 800949c:	462c      	mov	r4, r5
 800949e:	bfa8      	it	ge
 80094a0:	2410      	movge	r4, #16
 80094a2:	f7f7 f82f 	bl	8000504 <__aeabi_ui2d>
 80094a6:	2d09      	cmp	r5, #9
 80094a8:	4682      	mov	sl, r0
 80094aa:	468b      	mov	fp, r1
 80094ac:	dc13      	bgt.n	80094d6 <_strtod_l+0x3de>
 80094ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	f43f ae5a 	beq.w	800916a <_strtod_l+0x72>
 80094b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b8:	dd78      	ble.n	80095ac <_strtod_l+0x4b4>
 80094ba:	2b16      	cmp	r3, #22
 80094bc:	dc5f      	bgt.n	800957e <_strtod_l+0x486>
 80094be:	4972      	ldr	r1, [pc, #456]	@ (8009688 <_strtod_l+0x590>)
 80094c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80094c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094c8:	4652      	mov	r2, sl
 80094ca:	465b      	mov	r3, fp
 80094cc:	f7f7 f894 	bl	80005f8 <__aeabi_dmul>
 80094d0:	4682      	mov	sl, r0
 80094d2:	468b      	mov	fp, r1
 80094d4:	e649      	b.n	800916a <_strtod_l+0x72>
 80094d6:	4b6c      	ldr	r3, [pc, #432]	@ (8009688 <_strtod_l+0x590>)
 80094d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80094dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80094e0:	f7f7 f88a 	bl	80005f8 <__aeabi_dmul>
 80094e4:	4682      	mov	sl, r0
 80094e6:	4638      	mov	r0, r7
 80094e8:	468b      	mov	fp, r1
 80094ea:	f7f7 f80b 	bl	8000504 <__aeabi_ui2d>
 80094ee:	4602      	mov	r2, r0
 80094f0:	460b      	mov	r3, r1
 80094f2:	4650      	mov	r0, sl
 80094f4:	4659      	mov	r1, fp
 80094f6:	f7f6 fec9 	bl	800028c <__adddf3>
 80094fa:	2d0f      	cmp	r5, #15
 80094fc:	4682      	mov	sl, r0
 80094fe:	468b      	mov	fp, r1
 8009500:	ddd5      	ble.n	80094ae <_strtod_l+0x3b6>
 8009502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009504:	1b2c      	subs	r4, r5, r4
 8009506:	441c      	add	r4, r3
 8009508:	2c00      	cmp	r4, #0
 800950a:	f340 8093 	ble.w	8009634 <_strtod_l+0x53c>
 800950e:	f014 030f 	ands.w	r3, r4, #15
 8009512:	d00a      	beq.n	800952a <_strtod_l+0x432>
 8009514:	495c      	ldr	r1, [pc, #368]	@ (8009688 <_strtod_l+0x590>)
 8009516:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800951a:	4652      	mov	r2, sl
 800951c:	465b      	mov	r3, fp
 800951e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009522:	f7f7 f869 	bl	80005f8 <__aeabi_dmul>
 8009526:	4682      	mov	sl, r0
 8009528:	468b      	mov	fp, r1
 800952a:	f034 040f 	bics.w	r4, r4, #15
 800952e:	d073      	beq.n	8009618 <_strtod_l+0x520>
 8009530:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009534:	dd49      	ble.n	80095ca <_strtod_l+0x4d2>
 8009536:	2400      	movs	r4, #0
 8009538:	46a0      	mov	r8, r4
 800953a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800953c:	46a1      	mov	r9, r4
 800953e:	9a05      	ldr	r2, [sp, #20]
 8009540:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009690 <_strtod_l+0x598>
 8009544:	2322      	movs	r3, #34	@ 0x22
 8009546:	6013      	str	r3, [r2, #0]
 8009548:	f04f 0a00 	mov.w	sl, #0
 800954c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800954e:	2b00      	cmp	r3, #0
 8009550:	f43f ae0b 	beq.w	800916a <_strtod_l+0x72>
 8009554:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009556:	9805      	ldr	r0, [sp, #20]
 8009558:	f7ff f946 	bl	80087e8 <_Bfree>
 800955c:	9805      	ldr	r0, [sp, #20]
 800955e:	4649      	mov	r1, r9
 8009560:	f7ff f942 	bl	80087e8 <_Bfree>
 8009564:	9805      	ldr	r0, [sp, #20]
 8009566:	4641      	mov	r1, r8
 8009568:	f7ff f93e 	bl	80087e8 <_Bfree>
 800956c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800956e:	9805      	ldr	r0, [sp, #20]
 8009570:	f7ff f93a 	bl	80087e8 <_Bfree>
 8009574:	9805      	ldr	r0, [sp, #20]
 8009576:	4621      	mov	r1, r4
 8009578:	f7ff f936 	bl	80087e8 <_Bfree>
 800957c:	e5f5      	b.n	800916a <_strtod_l+0x72>
 800957e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009580:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009584:	4293      	cmp	r3, r2
 8009586:	dbbc      	blt.n	8009502 <_strtod_l+0x40a>
 8009588:	4c3f      	ldr	r4, [pc, #252]	@ (8009688 <_strtod_l+0x590>)
 800958a:	f1c5 050f 	rsb	r5, r5, #15
 800958e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009592:	4652      	mov	r2, sl
 8009594:	465b      	mov	r3, fp
 8009596:	e9d1 0100 	ldrd	r0, r1, [r1]
 800959a:	f7f7 f82d 	bl	80005f8 <__aeabi_dmul>
 800959e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095a0:	1b5d      	subs	r5, r3, r5
 80095a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80095a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80095aa:	e78f      	b.n	80094cc <_strtod_l+0x3d4>
 80095ac:	3316      	adds	r3, #22
 80095ae:	dba8      	blt.n	8009502 <_strtod_l+0x40a>
 80095b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095b2:	eba3 0808 	sub.w	r8, r3, r8
 80095b6:	4b34      	ldr	r3, [pc, #208]	@ (8009688 <_strtod_l+0x590>)
 80095b8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80095bc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80095c0:	4650      	mov	r0, sl
 80095c2:	4659      	mov	r1, fp
 80095c4:	f7f7 f942 	bl	800084c <__aeabi_ddiv>
 80095c8:	e782      	b.n	80094d0 <_strtod_l+0x3d8>
 80095ca:	2300      	movs	r3, #0
 80095cc:	4f2f      	ldr	r7, [pc, #188]	@ (800968c <_strtod_l+0x594>)
 80095ce:	1124      	asrs	r4, r4, #4
 80095d0:	4650      	mov	r0, sl
 80095d2:	4659      	mov	r1, fp
 80095d4:	461e      	mov	r6, r3
 80095d6:	2c01      	cmp	r4, #1
 80095d8:	dc21      	bgt.n	800961e <_strtod_l+0x526>
 80095da:	b10b      	cbz	r3, 80095e0 <_strtod_l+0x4e8>
 80095dc:	4682      	mov	sl, r0
 80095de:	468b      	mov	fp, r1
 80095e0:	492a      	ldr	r1, [pc, #168]	@ (800968c <_strtod_l+0x594>)
 80095e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80095e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80095ea:	4652      	mov	r2, sl
 80095ec:	465b      	mov	r3, fp
 80095ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095f2:	f7f7 f801 	bl	80005f8 <__aeabi_dmul>
 80095f6:	4b26      	ldr	r3, [pc, #152]	@ (8009690 <_strtod_l+0x598>)
 80095f8:	460a      	mov	r2, r1
 80095fa:	400b      	ands	r3, r1
 80095fc:	4925      	ldr	r1, [pc, #148]	@ (8009694 <_strtod_l+0x59c>)
 80095fe:	428b      	cmp	r3, r1
 8009600:	4682      	mov	sl, r0
 8009602:	d898      	bhi.n	8009536 <_strtod_l+0x43e>
 8009604:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009608:	428b      	cmp	r3, r1
 800960a:	bf86      	itte	hi
 800960c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009698 <_strtod_l+0x5a0>
 8009610:	f04f 3aff 	movhi.w	sl, #4294967295
 8009614:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009618:	2300      	movs	r3, #0
 800961a:	9308      	str	r3, [sp, #32]
 800961c:	e076      	b.n	800970c <_strtod_l+0x614>
 800961e:	07e2      	lsls	r2, r4, #31
 8009620:	d504      	bpl.n	800962c <_strtod_l+0x534>
 8009622:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009626:	f7f6 ffe7 	bl	80005f8 <__aeabi_dmul>
 800962a:	2301      	movs	r3, #1
 800962c:	3601      	adds	r6, #1
 800962e:	1064      	asrs	r4, r4, #1
 8009630:	3708      	adds	r7, #8
 8009632:	e7d0      	b.n	80095d6 <_strtod_l+0x4de>
 8009634:	d0f0      	beq.n	8009618 <_strtod_l+0x520>
 8009636:	4264      	negs	r4, r4
 8009638:	f014 020f 	ands.w	r2, r4, #15
 800963c:	d00a      	beq.n	8009654 <_strtod_l+0x55c>
 800963e:	4b12      	ldr	r3, [pc, #72]	@ (8009688 <_strtod_l+0x590>)
 8009640:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009644:	4650      	mov	r0, sl
 8009646:	4659      	mov	r1, fp
 8009648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964c:	f7f7 f8fe 	bl	800084c <__aeabi_ddiv>
 8009650:	4682      	mov	sl, r0
 8009652:	468b      	mov	fp, r1
 8009654:	1124      	asrs	r4, r4, #4
 8009656:	d0df      	beq.n	8009618 <_strtod_l+0x520>
 8009658:	2c1f      	cmp	r4, #31
 800965a:	dd1f      	ble.n	800969c <_strtod_l+0x5a4>
 800965c:	2400      	movs	r4, #0
 800965e:	46a0      	mov	r8, r4
 8009660:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009662:	46a1      	mov	r9, r4
 8009664:	9a05      	ldr	r2, [sp, #20]
 8009666:	2322      	movs	r3, #34	@ 0x22
 8009668:	f04f 0a00 	mov.w	sl, #0
 800966c:	f04f 0b00 	mov.w	fp, #0
 8009670:	6013      	str	r3, [r2, #0]
 8009672:	e76b      	b.n	800954c <_strtod_l+0x454>
 8009674:	0800b03d 	.word	0x0800b03d
 8009678:	0800b308 	.word	0x0800b308
 800967c:	0800b035 	.word	0x0800b035
 8009680:	0800b06c 	.word	0x0800b06c
 8009684:	0800b1a5 	.word	0x0800b1a5
 8009688:	0800b240 	.word	0x0800b240
 800968c:	0800b218 	.word	0x0800b218
 8009690:	7ff00000 	.word	0x7ff00000
 8009694:	7ca00000 	.word	0x7ca00000
 8009698:	7fefffff 	.word	0x7fefffff
 800969c:	f014 0310 	ands.w	r3, r4, #16
 80096a0:	bf18      	it	ne
 80096a2:	236a      	movne	r3, #106	@ 0x6a
 80096a4:	4ea9      	ldr	r6, [pc, #676]	@ (800994c <_strtod_l+0x854>)
 80096a6:	9308      	str	r3, [sp, #32]
 80096a8:	4650      	mov	r0, sl
 80096aa:	4659      	mov	r1, fp
 80096ac:	2300      	movs	r3, #0
 80096ae:	07e7      	lsls	r7, r4, #31
 80096b0:	d504      	bpl.n	80096bc <_strtod_l+0x5c4>
 80096b2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80096b6:	f7f6 ff9f 	bl	80005f8 <__aeabi_dmul>
 80096ba:	2301      	movs	r3, #1
 80096bc:	1064      	asrs	r4, r4, #1
 80096be:	f106 0608 	add.w	r6, r6, #8
 80096c2:	d1f4      	bne.n	80096ae <_strtod_l+0x5b6>
 80096c4:	b10b      	cbz	r3, 80096ca <_strtod_l+0x5d2>
 80096c6:	4682      	mov	sl, r0
 80096c8:	468b      	mov	fp, r1
 80096ca:	9b08      	ldr	r3, [sp, #32]
 80096cc:	b1b3      	cbz	r3, 80096fc <_strtod_l+0x604>
 80096ce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80096d2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	4659      	mov	r1, fp
 80096da:	dd0f      	ble.n	80096fc <_strtod_l+0x604>
 80096dc:	2b1f      	cmp	r3, #31
 80096de:	dd56      	ble.n	800978e <_strtod_l+0x696>
 80096e0:	2b34      	cmp	r3, #52	@ 0x34
 80096e2:	bfde      	ittt	le
 80096e4:	f04f 33ff 	movle.w	r3, #4294967295
 80096e8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80096ec:	4093      	lslle	r3, r2
 80096ee:	f04f 0a00 	mov.w	sl, #0
 80096f2:	bfcc      	ite	gt
 80096f4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80096f8:	ea03 0b01 	andle.w	fp, r3, r1
 80096fc:	2200      	movs	r2, #0
 80096fe:	2300      	movs	r3, #0
 8009700:	4650      	mov	r0, sl
 8009702:	4659      	mov	r1, fp
 8009704:	f7f7 f9e0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009708:	2800      	cmp	r0, #0
 800970a:	d1a7      	bne.n	800965c <_strtod_l+0x564>
 800970c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009712:	9805      	ldr	r0, [sp, #20]
 8009714:	462b      	mov	r3, r5
 8009716:	464a      	mov	r2, r9
 8009718:	f7ff f8ce 	bl	80088b8 <__s2b>
 800971c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800971e:	2800      	cmp	r0, #0
 8009720:	f43f af09 	beq.w	8009536 <_strtod_l+0x43e>
 8009724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009726:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009728:	2a00      	cmp	r2, #0
 800972a:	eba3 0308 	sub.w	r3, r3, r8
 800972e:	bfa8      	it	ge
 8009730:	2300      	movge	r3, #0
 8009732:	9312      	str	r3, [sp, #72]	@ 0x48
 8009734:	2400      	movs	r4, #0
 8009736:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800973a:	9316      	str	r3, [sp, #88]	@ 0x58
 800973c:	46a0      	mov	r8, r4
 800973e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009740:	9805      	ldr	r0, [sp, #20]
 8009742:	6859      	ldr	r1, [r3, #4]
 8009744:	f7ff f810 	bl	8008768 <_Balloc>
 8009748:	4681      	mov	r9, r0
 800974a:	2800      	cmp	r0, #0
 800974c:	f43f aef7 	beq.w	800953e <_strtod_l+0x446>
 8009750:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009752:	691a      	ldr	r2, [r3, #16]
 8009754:	3202      	adds	r2, #2
 8009756:	f103 010c 	add.w	r1, r3, #12
 800975a:	0092      	lsls	r2, r2, #2
 800975c:	300c      	adds	r0, #12
 800975e:	f000 fd71 	bl	800a244 <memcpy>
 8009762:	ec4b ab10 	vmov	d0, sl, fp
 8009766:	9805      	ldr	r0, [sp, #20]
 8009768:	aa1c      	add	r2, sp, #112	@ 0x70
 800976a:	a91b      	add	r1, sp, #108	@ 0x6c
 800976c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009770:	f7ff fbd6 	bl	8008f20 <__d2b>
 8009774:	901a      	str	r0, [sp, #104]	@ 0x68
 8009776:	2800      	cmp	r0, #0
 8009778:	f43f aee1 	beq.w	800953e <_strtod_l+0x446>
 800977c:	9805      	ldr	r0, [sp, #20]
 800977e:	2101      	movs	r1, #1
 8009780:	f7ff f930 	bl	80089e4 <__i2b>
 8009784:	4680      	mov	r8, r0
 8009786:	b948      	cbnz	r0, 800979c <_strtod_l+0x6a4>
 8009788:	f04f 0800 	mov.w	r8, #0
 800978c:	e6d7      	b.n	800953e <_strtod_l+0x446>
 800978e:	f04f 32ff 	mov.w	r2, #4294967295
 8009792:	fa02 f303 	lsl.w	r3, r2, r3
 8009796:	ea03 0a0a 	and.w	sl, r3, sl
 800979a:	e7af      	b.n	80096fc <_strtod_l+0x604>
 800979c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800979e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80097a0:	2d00      	cmp	r5, #0
 80097a2:	bfab      	itete	ge
 80097a4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80097a6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80097a8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80097aa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80097ac:	bfac      	ite	ge
 80097ae:	18ef      	addge	r7, r5, r3
 80097b0:	1b5e      	sublt	r6, r3, r5
 80097b2:	9b08      	ldr	r3, [sp, #32]
 80097b4:	1aed      	subs	r5, r5, r3
 80097b6:	4415      	add	r5, r2
 80097b8:	4b65      	ldr	r3, [pc, #404]	@ (8009950 <_strtod_l+0x858>)
 80097ba:	3d01      	subs	r5, #1
 80097bc:	429d      	cmp	r5, r3
 80097be:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80097c2:	da50      	bge.n	8009866 <_strtod_l+0x76e>
 80097c4:	1b5b      	subs	r3, r3, r5
 80097c6:	2b1f      	cmp	r3, #31
 80097c8:	eba2 0203 	sub.w	r2, r2, r3
 80097cc:	f04f 0101 	mov.w	r1, #1
 80097d0:	dc3d      	bgt.n	800984e <_strtod_l+0x756>
 80097d2:	fa01 f303 	lsl.w	r3, r1, r3
 80097d6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80097d8:	2300      	movs	r3, #0
 80097da:	9310      	str	r3, [sp, #64]	@ 0x40
 80097dc:	18bd      	adds	r5, r7, r2
 80097de:	9b08      	ldr	r3, [sp, #32]
 80097e0:	42af      	cmp	r7, r5
 80097e2:	4416      	add	r6, r2
 80097e4:	441e      	add	r6, r3
 80097e6:	463b      	mov	r3, r7
 80097e8:	bfa8      	it	ge
 80097ea:	462b      	movge	r3, r5
 80097ec:	42b3      	cmp	r3, r6
 80097ee:	bfa8      	it	ge
 80097f0:	4633      	movge	r3, r6
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	bfc2      	ittt	gt
 80097f6:	1aed      	subgt	r5, r5, r3
 80097f8:	1af6      	subgt	r6, r6, r3
 80097fa:	1aff      	subgt	r7, r7, r3
 80097fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80097fe:	2b00      	cmp	r3, #0
 8009800:	dd16      	ble.n	8009830 <_strtod_l+0x738>
 8009802:	4641      	mov	r1, r8
 8009804:	9805      	ldr	r0, [sp, #20]
 8009806:	461a      	mov	r2, r3
 8009808:	f7ff f9a4 	bl	8008b54 <__pow5mult>
 800980c:	4680      	mov	r8, r0
 800980e:	2800      	cmp	r0, #0
 8009810:	d0ba      	beq.n	8009788 <_strtod_l+0x690>
 8009812:	4601      	mov	r1, r0
 8009814:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009816:	9805      	ldr	r0, [sp, #20]
 8009818:	f7ff f8fa 	bl	8008a10 <__multiply>
 800981c:	900a      	str	r0, [sp, #40]	@ 0x28
 800981e:	2800      	cmp	r0, #0
 8009820:	f43f ae8d 	beq.w	800953e <_strtod_l+0x446>
 8009824:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009826:	9805      	ldr	r0, [sp, #20]
 8009828:	f7fe ffde 	bl	80087e8 <_Bfree>
 800982c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800982e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009830:	2d00      	cmp	r5, #0
 8009832:	dc1d      	bgt.n	8009870 <_strtod_l+0x778>
 8009834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009836:	2b00      	cmp	r3, #0
 8009838:	dd23      	ble.n	8009882 <_strtod_l+0x78a>
 800983a:	4649      	mov	r1, r9
 800983c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800983e:	9805      	ldr	r0, [sp, #20]
 8009840:	f7ff f988 	bl	8008b54 <__pow5mult>
 8009844:	4681      	mov	r9, r0
 8009846:	b9e0      	cbnz	r0, 8009882 <_strtod_l+0x78a>
 8009848:	f04f 0900 	mov.w	r9, #0
 800984c:	e677      	b.n	800953e <_strtod_l+0x446>
 800984e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009852:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009856:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800985a:	35e2      	adds	r5, #226	@ 0xe2
 800985c:	fa01 f305 	lsl.w	r3, r1, r5
 8009860:	9310      	str	r3, [sp, #64]	@ 0x40
 8009862:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009864:	e7ba      	b.n	80097dc <_strtod_l+0x6e4>
 8009866:	2300      	movs	r3, #0
 8009868:	9310      	str	r3, [sp, #64]	@ 0x40
 800986a:	2301      	movs	r3, #1
 800986c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800986e:	e7b5      	b.n	80097dc <_strtod_l+0x6e4>
 8009870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009872:	9805      	ldr	r0, [sp, #20]
 8009874:	462a      	mov	r2, r5
 8009876:	f7ff f9c7 	bl	8008c08 <__lshift>
 800987a:	901a      	str	r0, [sp, #104]	@ 0x68
 800987c:	2800      	cmp	r0, #0
 800987e:	d1d9      	bne.n	8009834 <_strtod_l+0x73c>
 8009880:	e65d      	b.n	800953e <_strtod_l+0x446>
 8009882:	2e00      	cmp	r6, #0
 8009884:	dd07      	ble.n	8009896 <_strtod_l+0x79e>
 8009886:	4649      	mov	r1, r9
 8009888:	9805      	ldr	r0, [sp, #20]
 800988a:	4632      	mov	r2, r6
 800988c:	f7ff f9bc 	bl	8008c08 <__lshift>
 8009890:	4681      	mov	r9, r0
 8009892:	2800      	cmp	r0, #0
 8009894:	d0d8      	beq.n	8009848 <_strtod_l+0x750>
 8009896:	2f00      	cmp	r7, #0
 8009898:	dd08      	ble.n	80098ac <_strtod_l+0x7b4>
 800989a:	4641      	mov	r1, r8
 800989c:	9805      	ldr	r0, [sp, #20]
 800989e:	463a      	mov	r2, r7
 80098a0:	f7ff f9b2 	bl	8008c08 <__lshift>
 80098a4:	4680      	mov	r8, r0
 80098a6:	2800      	cmp	r0, #0
 80098a8:	f43f ae49 	beq.w	800953e <_strtod_l+0x446>
 80098ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098ae:	9805      	ldr	r0, [sp, #20]
 80098b0:	464a      	mov	r2, r9
 80098b2:	f7ff fa31 	bl	8008d18 <__mdiff>
 80098b6:	4604      	mov	r4, r0
 80098b8:	2800      	cmp	r0, #0
 80098ba:	f43f ae40 	beq.w	800953e <_strtod_l+0x446>
 80098be:	68c3      	ldr	r3, [r0, #12]
 80098c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80098c2:	2300      	movs	r3, #0
 80098c4:	60c3      	str	r3, [r0, #12]
 80098c6:	4641      	mov	r1, r8
 80098c8:	f7ff fa0a 	bl	8008ce0 <__mcmp>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	da45      	bge.n	800995c <_strtod_l+0x864>
 80098d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098d2:	ea53 030a 	orrs.w	r3, r3, sl
 80098d6:	d16b      	bne.n	80099b0 <_strtod_l+0x8b8>
 80098d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d167      	bne.n	80099b0 <_strtod_l+0x8b8>
 80098e0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098e4:	0d1b      	lsrs	r3, r3, #20
 80098e6:	051b      	lsls	r3, r3, #20
 80098e8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80098ec:	d960      	bls.n	80099b0 <_strtod_l+0x8b8>
 80098ee:	6963      	ldr	r3, [r4, #20]
 80098f0:	b913      	cbnz	r3, 80098f8 <_strtod_l+0x800>
 80098f2:	6923      	ldr	r3, [r4, #16]
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	dd5b      	ble.n	80099b0 <_strtod_l+0x8b8>
 80098f8:	4621      	mov	r1, r4
 80098fa:	2201      	movs	r2, #1
 80098fc:	9805      	ldr	r0, [sp, #20]
 80098fe:	f7ff f983 	bl	8008c08 <__lshift>
 8009902:	4641      	mov	r1, r8
 8009904:	4604      	mov	r4, r0
 8009906:	f7ff f9eb 	bl	8008ce0 <__mcmp>
 800990a:	2800      	cmp	r0, #0
 800990c:	dd50      	ble.n	80099b0 <_strtod_l+0x8b8>
 800990e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009912:	9a08      	ldr	r2, [sp, #32]
 8009914:	0d1b      	lsrs	r3, r3, #20
 8009916:	051b      	lsls	r3, r3, #20
 8009918:	2a00      	cmp	r2, #0
 800991a:	d06a      	beq.n	80099f2 <_strtod_l+0x8fa>
 800991c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009920:	d867      	bhi.n	80099f2 <_strtod_l+0x8fa>
 8009922:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009926:	f67f ae9d 	bls.w	8009664 <_strtod_l+0x56c>
 800992a:	4b0a      	ldr	r3, [pc, #40]	@ (8009954 <_strtod_l+0x85c>)
 800992c:	4650      	mov	r0, sl
 800992e:	4659      	mov	r1, fp
 8009930:	2200      	movs	r2, #0
 8009932:	f7f6 fe61 	bl	80005f8 <__aeabi_dmul>
 8009936:	4b08      	ldr	r3, [pc, #32]	@ (8009958 <_strtod_l+0x860>)
 8009938:	400b      	ands	r3, r1
 800993a:	4682      	mov	sl, r0
 800993c:	468b      	mov	fp, r1
 800993e:	2b00      	cmp	r3, #0
 8009940:	f47f ae08 	bne.w	8009554 <_strtod_l+0x45c>
 8009944:	9a05      	ldr	r2, [sp, #20]
 8009946:	2322      	movs	r3, #34	@ 0x22
 8009948:	6013      	str	r3, [r2, #0]
 800994a:	e603      	b.n	8009554 <_strtod_l+0x45c>
 800994c:	0800b330 	.word	0x0800b330
 8009950:	fffffc02 	.word	0xfffffc02
 8009954:	39500000 	.word	0x39500000
 8009958:	7ff00000 	.word	0x7ff00000
 800995c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009960:	d165      	bne.n	8009a2e <_strtod_l+0x936>
 8009962:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009964:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009968:	b35a      	cbz	r2, 80099c2 <_strtod_l+0x8ca>
 800996a:	4a9f      	ldr	r2, [pc, #636]	@ (8009be8 <_strtod_l+0xaf0>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d12b      	bne.n	80099c8 <_strtod_l+0x8d0>
 8009970:	9b08      	ldr	r3, [sp, #32]
 8009972:	4651      	mov	r1, sl
 8009974:	b303      	cbz	r3, 80099b8 <_strtod_l+0x8c0>
 8009976:	4b9d      	ldr	r3, [pc, #628]	@ (8009bec <_strtod_l+0xaf4>)
 8009978:	465a      	mov	r2, fp
 800997a:	4013      	ands	r3, r2
 800997c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009980:	f04f 32ff 	mov.w	r2, #4294967295
 8009984:	d81b      	bhi.n	80099be <_strtod_l+0x8c6>
 8009986:	0d1b      	lsrs	r3, r3, #20
 8009988:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800998c:	fa02 f303 	lsl.w	r3, r2, r3
 8009990:	4299      	cmp	r1, r3
 8009992:	d119      	bne.n	80099c8 <_strtod_l+0x8d0>
 8009994:	4b96      	ldr	r3, [pc, #600]	@ (8009bf0 <_strtod_l+0xaf8>)
 8009996:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009998:	429a      	cmp	r2, r3
 800999a:	d102      	bne.n	80099a2 <_strtod_l+0x8aa>
 800999c:	3101      	adds	r1, #1
 800999e:	f43f adce 	beq.w	800953e <_strtod_l+0x446>
 80099a2:	4b92      	ldr	r3, [pc, #584]	@ (8009bec <_strtod_l+0xaf4>)
 80099a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099a6:	401a      	ands	r2, r3
 80099a8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80099ac:	f04f 0a00 	mov.w	sl, #0
 80099b0:	9b08      	ldr	r3, [sp, #32]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1b9      	bne.n	800992a <_strtod_l+0x832>
 80099b6:	e5cd      	b.n	8009554 <_strtod_l+0x45c>
 80099b8:	f04f 33ff 	mov.w	r3, #4294967295
 80099bc:	e7e8      	b.n	8009990 <_strtod_l+0x898>
 80099be:	4613      	mov	r3, r2
 80099c0:	e7e6      	b.n	8009990 <_strtod_l+0x898>
 80099c2:	ea53 030a 	orrs.w	r3, r3, sl
 80099c6:	d0a2      	beq.n	800990e <_strtod_l+0x816>
 80099c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099ca:	b1db      	cbz	r3, 8009a04 <_strtod_l+0x90c>
 80099cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099ce:	4213      	tst	r3, r2
 80099d0:	d0ee      	beq.n	80099b0 <_strtod_l+0x8b8>
 80099d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099d4:	9a08      	ldr	r2, [sp, #32]
 80099d6:	4650      	mov	r0, sl
 80099d8:	4659      	mov	r1, fp
 80099da:	b1bb      	cbz	r3, 8009a0c <_strtod_l+0x914>
 80099dc:	f7ff fb6e 	bl	80090bc <sulp>
 80099e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80099e4:	ec53 2b10 	vmov	r2, r3, d0
 80099e8:	f7f6 fc50 	bl	800028c <__adddf3>
 80099ec:	4682      	mov	sl, r0
 80099ee:	468b      	mov	fp, r1
 80099f0:	e7de      	b.n	80099b0 <_strtod_l+0x8b8>
 80099f2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80099f6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80099fa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80099fe:	f04f 3aff 	mov.w	sl, #4294967295
 8009a02:	e7d5      	b.n	80099b0 <_strtod_l+0x8b8>
 8009a04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009a06:	ea13 0f0a 	tst.w	r3, sl
 8009a0a:	e7e1      	b.n	80099d0 <_strtod_l+0x8d8>
 8009a0c:	f7ff fb56 	bl	80090bc <sulp>
 8009a10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a14:	ec53 2b10 	vmov	r2, r3, d0
 8009a18:	f7f6 fc36 	bl	8000288 <__aeabi_dsub>
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	2300      	movs	r3, #0
 8009a20:	4682      	mov	sl, r0
 8009a22:	468b      	mov	fp, r1
 8009a24:	f7f7 f850 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	d0c1      	beq.n	80099b0 <_strtod_l+0x8b8>
 8009a2c:	e61a      	b.n	8009664 <_strtod_l+0x56c>
 8009a2e:	4641      	mov	r1, r8
 8009a30:	4620      	mov	r0, r4
 8009a32:	f7ff facd 	bl	8008fd0 <__ratio>
 8009a36:	ec57 6b10 	vmov	r6, r7, d0
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009a40:	4630      	mov	r0, r6
 8009a42:	4639      	mov	r1, r7
 8009a44:	f7f7 f854 	bl	8000af0 <__aeabi_dcmple>
 8009a48:	2800      	cmp	r0, #0
 8009a4a:	d06f      	beq.n	8009b2c <_strtod_l+0xa34>
 8009a4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d17a      	bne.n	8009b48 <_strtod_l+0xa50>
 8009a52:	f1ba 0f00 	cmp.w	sl, #0
 8009a56:	d158      	bne.n	8009b0a <_strtod_l+0xa12>
 8009a58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d15a      	bne.n	8009b18 <_strtod_l+0xa20>
 8009a62:	4b64      	ldr	r3, [pc, #400]	@ (8009bf4 <_strtod_l+0xafc>)
 8009a64:	2200      	movs	r2, #0
 8009a66:	4630      	mov	r0, r6
 8009a68:	4639      	mov	r1, r7
 8009a6a:	f7f7 f837 	bl	8000adc <__aeabi_dcmplt>
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	d159      	bne.n	8009b26 <_strtod_l+0xa2e>
 8009a72:	4630      	mov	r0, r6
 8009a74:	4639      	mov	r1, r7
 8009a76:	4b60      	ldr	r3, [pc, #384]	@ (8009bf8 <_strtod_l+0xb00>)
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f7f6 fdbd 	bl	80005f8 <__aeabi_dmul>
 8009a7e:	4606      	mov	r6, r0
 8009a80:	460f      	mov	r7, r1
 8009a82:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009a86:	9606      	str	r6, [sp, #24]
 8009a88:	9307      	str	r3, [sp, #28]
 8009a8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a8e:	4d57      	ldr	r5, [pc, #348]	@ (8009bec <_strtod_l+0xaf4>)
 8009a90:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009a94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a96:	401d      	ands	r5, r3
 8009a98:	4b58      	ldr	r3, [pc, #352]	@ (8009bfc <_strtod_l+0xb04>)
 8009a9a:	429d      	cmp	r5, r3
 8009a9c:	f040 80b2 	bne.w	8009c04 <_strtod_l+0xb0c>
 8009aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aa2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009aa6:	ec4b ab10 	vmov	d0, sl, fp
 8009aaa:	f7ff f9c9 	bl	8008e40 <__ulp>
 8009aae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ab2:	ec51 0b10 	vmov	r0, r1, d0
 8009ab6:	f7f6 fd9f 	bl	80005f8 <__aeabi_dmul>
 8009aba:	4652      	mov	r2, sl
 8009abc:	465b      	mov	r3, fp
 8009abe:	f7f6 fbe5 	bl	800028c <__adddf3>
 8009ac2:	460b      	mov	r3, r1
 8009ac4:	4949      	ldr	r1, [pc, #292]	@ (8009bec <_strtod_l+0xaf4>)
 8009ac6:	4a4e      	ldr	r2, [pc, #312]	@ (8009c00 <_strtod_l+0xb08>)
 8009ac8:	4019      	ands	r1, r3
 8009aca:	4291      	cmp	r1, r2
 8009acc:	4682      	mov	sl, r0
 8009ace:	d942      	bls.n	8009b56 <_strtod_l+0xa5e>
 8009ad0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ad2:	4b47      	ldr	r3, [pc, #284]	@ (8009bf0 <_strtod_l+0xaf8>)
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d103      	bne.n	8009ae0 <_strtod_l+0x9e8>
 8009ad8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ada:	3301      	adds	r3, #1
 8009adc:	f43f ad2f 	beq.w	800953e <_strtod_l+0x446>
 8009ae0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009bf0 <_strtod_l+0xaf8>
 8009ae4:	f04f 3aff 	mov.w	sl, #4294967295
 8009ae8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009aea:	9805      	ldr	r0, [sp, #20]
 8009aec:	f7fe fe7c 	bl	80087e8 <_Bfree>
 8009af0:	9805      	ldr	r0, [sp, #20]
 8009af2:	4649      	mov	r1, r9
 8009af4:	f7fe fe78 	bl	80087e8 <_Bfree>
 8009af8:	9805      	ldr	r0, [sp, #20]
 8009afa:	4641      	mov	r1, r8
 8009afc:	f7fe fe74 	bl	80087e8 <_Bfree>
 8009b00:	9805      	ldr	r0, [sp, #20]
 8009b02:	4621      	mov	r1, r4
 8009b04:	f7fe fe70 	bl	80087e8 <_Bfree>
 8009b08:	e619      	b.n	800973e <_strtod_l+0x646>
 8009b0a:	f1ba 0f01 	cmp.w	sl, #1
 8009b0e:	d103      	bne.n	8009b18 <_strtod_l+0xa20>
 8009b10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	f43f ada6 	beq.w	8009664 <_strtod_l+0x56c>
 8009b18:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009bc8 <_strtod_l+0xad0>
 8009b1c:	4f35      	ldr	r7, [pc, #212]	@ (8009bf4 <_strtod_l+0xafc>)
 8009b1e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009b22:	2600      	movs	r6, #0
 8009b24:	e7b1      	b.n	8009a8a <_strtod_l+0x992>
 8009b26:	4f34      	ldr	r7, [pc, #208]	@ (8009bf8 <_strtod_l+0xb00>)
 8009b28:	2600      	movs	r6, #0
 8009b2a:	e7aa      	b.n	8009a82 <_strtod_l+0x98a>
 8009b2c:	4b32      	ldr	r3, [pc, #200]	@ (8009bf8 <_strtod_l+0xb00>)
 8009b2e:	4630      	mov	r0, r6
 8009b30:	4639      	mov	r1, r7
 8009b32:	2200      	movs	r2, #0
 8009b34:	f7f6 fd60 	bl	80005f8 <__aeabi_dmul>
 8009b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b3a:	4606      	mov	r6, r0
 8009b3c:	460f      	mov	r7, r1
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d09f      	beq.n	8009a82 <_strtod_l+0x98a>
 8009b42:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009b46:	e7a0      	b.n	8009a8a <_strtod_l+0x992>
 8009b48:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009bd0 <_strtod_l+0xad8>
 8009b4c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009b50:	ec57 6b17 	vmov	r6, r7, d7
 8009b54:	e799      	b.n	8009a8a <_strtod_l+0x992>
 8009b56:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009b5a:	9b08      	ldr	r3, [sp, #32]
 8009b5c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1c1      	bne.n	8009ae8 <_strtod_l+0x9f0>
 8009b64:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b68:	0d1b      	lsrs	r3, r3, #20
 8009b6a:	051b      	lsls	r3, r3, #20
 8009b6c:	429d      	cmp	r5, r3
 8009b6e:	d1bb      	bne.n	8009ae8 <_strtod_l+0x9f0>
 8009b70:	4630      	mov	r0, r6
 8009b72:	4639      	mov	r1, r7
 8009b74:	f7f7 f8a0 	bl	8000cb8 <__aeabi_d2lz>
 8009b78:	f7f6 fd10 	bl	800059c <__aeabi_l2d>
 8009b7c:	4602      	mov	r2, r0
 8009b7e:	460b      	mov	r3, r1
 8009b80:	4630      	mov	r0, r6
 8009b82:	4639      	mov	r1, r7
 8009b84:	f7f6 fb80 	bl	8000288 <__aeabi_dsub>
 8009b88:	460b      	mov	r3, r1
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009b90:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b96:	ea46 060a 	orr.w	r6, r6, sl
 8009b9a:	431e      	orrs	r6, r3
 8009b9c:	d06f      	beq.n	8009c7e <_strtod_l+0xb86>
 8009b9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009bd8 <_strtod_l+0xae0>)
 8009ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba4:	f7f6 ff9a 	bl	8000adc <__aeabi_dcmplt>
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	f47f acd3 	bne.w	8009554 <_strtod_l+0x45c>
 8009bae:	a30c      	add	r3, pc, #48	@ (adr r3, 8009be0 <_strtod_l+0xae8>)
 8009bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009bb8:	f7f6 ffae 	bl	8000b18 <__aeabi_dcmpgt>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	d093      	beq.n	8009ae8 <_strtod_l+0x9f0>
 8009bc0:	e4c8      	b.n	8009554 <_strtod_l+0x45c>
 8009bc2:	bf00      	nop
 8009bc4:	f3af 8000 	nop.w
 8009bc8:	00000000 	.word	0x00000000
 8009bcc:	bff00000 	.word	0xbff00000
 8009bd0:	00000000 	.word	0x00000000
 8009bd4:	3ff00000 	.word	0x3ff00000
 8009bd8:	94a03595 	.word	0x94a03595
 8009bdc:	3fdfffff 	.word	0x3fdfffff
 8009be0:	35afe535 	.word	0x35afe535
 8009be4:	3fe00000 	.word	0x3fe00000
 8009be8:	000fffff 	.word	0x000fffff
 8009bec:	7ff00000 	.word	0x7ff00000
 8009bf0:	7fefffff 	.word	0x7fefffff
 8009bf4:	3ff00000 	.word	0x3ff00000
 8009bf8:	3fe00000 	.word	0x3fe00000
 8009bfc:	7fe00000 	.word	0x7fe00000
 8009c00:	7c9fffff 	.word	0x7c9fffff
 8009c04:	9b08      	ldr	r3, [sp, #32]
 8009c06:	b323      	cbz	r3, 8009c52 <_strtod_l+0xb5a>
 8009c08:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009c0c:	d821      	bhi.n	8009c52 <_strtod_l+0xb5a>
 8009c0e:	a328      	add	r3, pc, #160	@ (adr r3, 8009cb0 <_strtod_l+0xbb8>)
 8009c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c14:	4630      	mov	r0, r6
 8009c16:	4639      	mov	r1, r7
 8009c18:	f7f6 ff6a 	bl	8000af0 <__aeabi_dcmple>
 8009c1c:	b1a0      	cbz	r0, 8009c48 <_strtod_l+0xb50>
 8009c1e:	4639      	mov	r1, r7
 8009c20:	4630      	mov	r0, r6
 8009c22:	f7f6 ffc1 	bl	8000ba8 <__aeabi_d2uiz>
 8009c26:	2801      	cmp	r0, #1
 8009c28:	bf38      	it	cc
 8009c2a:	2001      	movcc	r0, #1
 8009c2c:	f7f6 fc6a 	bl	8000504 <__aeabi_ui2d>
 8009c30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c32:	4606      	mov	r6, r0
 8009c34:	460f      	mov	r7, r1
 8009c36:	b9fb      	cbnz	r3, 8009c78 <_strtod_l+0xb80>
 8009c38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009c3c:	9014      	str	r0, [sp, #80]	@ 0x50
 8009c3e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009c40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009c44:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009c48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009c4a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009c4e:	1b5b      	subs	r3, r3, r5
 8009c50:	9311      	str	r3, [sp, #68]	@ 0x44
 8009c52:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009c56:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009c5a:	f7ff f8f1 	bl	8008e40 <__ulp>
 8009c5e:	4650      	mov	r0, sl
 8009c60:	ec53 2b10 	vmov	r2, r3, d0
 8009c64:	4659      	mov	r1, fp
 8009c66:	f7f6 fcc7 	bl	80005f8 <__aeabi_dmul>
 8009c6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009c6e:	f7f6 fb0d 	bl	800028c <__adddf3>
 8009c72:	4682      	mov	sl, r0
 8009c74:	468b      	mov	fp, r1
 8009c76:	e770      	b.n	8009b5a <_strtod_l+0xa62>
 8009c78:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009c7c:	e7e0      	b.n	8009c40 <_strtod_l+0xb48>
 8009c7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009cb8 <_strtod_l+0xbc0>)
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f7f6 ff2a 	bl	8000adc <__aeabi_dcmplt>
 8009c88:	e798      	b.n	8009bbc <_strtod_l+0xac4>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c8e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009c90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c92:	6013      	str	r3, [r2, #0]
 8009c94:	f7ff ba6d 	b.w	8009172 <_strtod_l+0x7a>
 8009c98:	2a65      	cmp	r2, #101	@ 0x65
 8009c9a:	f43f ab68 	beq.w	800936e <_strtod_l+0x276>
 8009c9e:	2a45      	cmp	r2, #69	@ 0x45
 8009ca0:	f43f ab65 	beq.w	800936e <_strtod_l+0x276>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	f7ff bba0 	b.w	80093ea <_strtod_l+0x2f2>
 8009caa:	bf00      	nop
 8009cac:	f3af 8000 	nop.w
 8009cb0:	ffc00000 	.word	0xffc00000
 8009cb4:	41dfffff 	.word	0x41dfffff
 8009cb8:	94a03595 	.word	0x94a03595
 8009cbc:	3fcfffff 	.word	0x3fcfffff

08009cc0 <_strtod_r>:
 8009cc0:	4b01      	ldr	r3, [pc, #4]	@ (8009cc8 <_strtod_r+0x8>)
 8009cc2:	f7ff ba19 	b.w	80090f8 <_strtod_l>
 8009cc6:	bf00      	nop
 8009cc8:	20000084 	.word	0x20000084

08009ccc <_strtol_l.isra.0>:
 8009ccc:	2b24      	cmp	r3, #36	@ 0x24
 8009cce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cd2:	4686      	mov	lr, r0
 8009cd4:	4690      	mov	r8, r2
 8009cd6:	d801      	bhi.n	8009cdc <_strtol_l.isra.0+0x10>
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d106      	bne.n	8009cea <_strtol_l.isra.0+0x1e>
 8009cdc:	f7fd fdb6 	bl	800784c <__errno>
 8009ce0:	2316      	movs	r3, #22
 8009ce2:	6003      	str	r3, [r0, #0]
 8009ce4:	2000      	movs	r0, #0
 8009ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cea:	4834      	ldr	r0, [pc, #208]	@ (8009dbc <_strtol_l.isra.0+0xf0>)
 8009cec:	460d      	mov	r5, r1
 8009cee:	462a      	mov	r2, r5
 8009cf0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009cf4:	5d06      	ldrb	r6, [r0, r4]
 8009cf6:	f016 0608 	ands.w	r6, r6, #8
 8009cfa:	d1f8      	bne.n	8009cee <_strtol_l.isra.0+0x22>
 8009cfc:	2c2d      	cmp	r4, #45	@ 0x2d
 8009cfe:	d110      	bne.n	8009d22 <_strtol_l.isra.0+0x56>
 8009d00:	782c      	ldrb	r4, [r5, #0]
 8009d02:	2601      	movs	r6, #1
 8009d04:	1c95      	adds	r5, r2, #2
 8009d06:	f033 0210 	bics.w	r2, r3, #16
 8009d0a:	d115      	bne.n	8009d38 <_strtol_l.isra.0+0x6c>
 8009d0c:	2c30      	cmp	r4, #48	@ 0x30
 8009d0e:	d10d      	bne.n	8009d2c <_strtol_l.isra.0+0x60>
 8009d10:	782a      	ldrb	r2, [r5, #0]
 8009d12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009d16:	2a58      	cmp	r2, #88	@ 0x58
 8009d18:	d108      	bne.n	8009d2c <_strtol_l.isra.0+0x60>
 8009d1a:	786c      	ldrb	r4, [r5, #1]
 8009d1c:	3502      	adds	r5, #2
 8009d1e:	2310      	movs	r3, #16
 8009d20:	e00a      	b.n	8009d38 <_strtol_l.isra.0+0x6c>
 8009d22:	2c2b      	cmp	r4, #43	@ 0x2b
 8009d24:	bf04      	itt	eq
 8009d26:	782c      	ldrbeq	r4, [r5, #0]
 8009d28:	1c95      	addeq	r5, r2, #2
 8009d2a:	e7ec      	b.n	8009d06 <_strtol_l.isra.0+0x3a>
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d1f6      	bne.n	8009d1e <_strtol_l.isra.0+0x52>
 8009d30:	2c30      	cmp	r4, #48	@ 0x30
 8009d32:	bf14      	ite	ne
 8009d34:	230a      	movne	r3, #10
 8009d36:	2308      	moveq	r3, #8
 8009d38:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009d3c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009d40:	2200      	movs	r2, #0
 8009d42:	fbbc f9f3 	udiv	r9, ip, r3
 8009d46:	4610      	mov	r0, r2
 8009d48:	fb03 ca19 	mls	sl, r3, r9, ip
 8009d4c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009d50:	2f09      	cmp	r7, #9
 8009d52:	d80f      	bhi.n	8009d74 <_strtol_l.isra.0+0xa8>
 8009d54:	463c      	mov	r4, r7
 8009d56:	42a3      	cmp	r3, r4
 8009d58:	dd1b      	ble.n	8009d92 <_strtol_l.isra.0+0xc6>
 8009d5a:	1c57      	adds	r7, r2, #1
 8009d5c:	d007      	beq.n	8009d6e <_strtol_l.isra.0+0xa2>
 8009d5e:	4581      	cmp	r9, r0
 8009d60:	d314      	bcc.n	8009d8c <_strtol_l.isra.0+0xc0>
 8009d62:	d101      	bne.n	8009d68 <_strtol_l.isra.0+0x9c>
 8009d64:	45a2      	cmp	sl, r4
 8009d66:	db11      	blt.n	8009d8c <_strtol_l.isra.0+0xc0>
 8009d68:	fb00 4003 	mla	r0, r0, r3, r4
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009d72:	e7eb      	b.n	8009d4c <_strtol_l.isra.0+0x80>
 8009d74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009d78:	2f19      	cmp	r7, #25
 8009d7a:	d801      	bhi.n	8009d80 <_strtol_l.isra.0+0xb4>
 8009d7c:	3c37      	subs	r4, #55	@ 0x37
 8009d7e:	e7ea      	b.n	8009d56 <_strtol_l.isra.0+0x8a>
 8009d80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009d84:	2f19      	cmp	r7, #25
 8009d86:	d804      	bhi.n	8009d92 <_strtol_l.isra.0+0xc6>
 8009d88:	3c57      	subs	r4, #87	@ 0x57
 8009d8a:	e7e4      	b.n	8009d56 <_strtol_l.isra.0+0x8a>
 8009d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d90:	e7ed      	b.n	8009d6e <_strtol_l.isra.0+0xa2>
 8009d92:	1c53      	adds	r3, r2, #1
 8009d94:	d108      	bne.n	8009da8 <_strtol_l.isra.0+0xdc>
 8009d96:	2322      	movs	r3, #34	@ 0x22
 8009d98:	f8ce 3000 	str.w	r3, [lr]
 8009d9c:	4660      	mov	r0, ip
 8009d9e:	f1b8 0f00 	cmp.w	r8, #0
 8009da2:	d0a0      	beq.n	8009ce6 <_strtol_l.isra.0+0x1a>
 8009da4:	1e69      	subs	r1, r5, #1
 8009da6:	e006      	b.n	8009db6 <_strtol_l.isra.0+0xea>
 8009da8:	b106      	cbz	r6, 8009dac <_strtol_l.isra.0+0xe0>
 8009daa:	4240      	negs	r0, r0
 8009dac:	f1b8 0f00 	cmp.w	r8, #0
 8009db0:	d099      	beq.n	8009ce6 <_strtol_l.isra.0+0x1a>
 8009db2:	2a00      	cmp	r2, #0
 8009db4:	d1f6      	bne.n	8009da4 <_strtol_l.isra.0+0xd8>
 8009db6:	f8c8 1000 	str.w	r1, [r8]
 8009dba:	e794      	b.n	8009ce6 <_strtol_l.isra.0+0x1a>
 8009dbc:	0800b359 	.word	0x0800b359

08009dc0 <_strtol_r>:
 8009dc0:	f7ff bf84 	b.w	8009ccc <_strtol_l.isra.0>

08009dc4 <__ssputs_r>:
 8009dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dc8:	688e      	ldr	r6, [r1, #8]
 8009dca:	461f      	mov	r7, r3
 8009dcc:	42be      	cmp	r6, r7
 8009dce:	680b      	ldr	r3, [r1, #0]
 8009dd0:	4682      	mov	sl, r0
 8009dd2:	460c      	mov	r4, r1
 8009dd4:	4690      	mov	r8, r2
 8009dd6:	d82d      	bhi.n	8009e34 <__ssputs_r+0x70>
 8009dd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ddc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009de0:	d026      	beq.n	8009e30 <__ssputs_r+0x6c>
 8009de2:	6965      	ldr	r5, [r4, #20]
 8009de4:	6909      	ldr	r1, [r1, #16]
 8009de6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009dea:	eba3 0901 	sub.w	r9, r3, r1
 8009dee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009df2:	1c7b      	adds	r3, r7, #1
 8009df4:	444b      	add	r3, r9
 8009df6:	106d      	asrs	r5, r5, #1
 8009df8:	429d      	cmp	r5, r3
 8009dfa:	bf38      	it	cc
 8009dfc:	461d      	movcc	r5, r3
 8009dfe:	0553      	lsls	r3, r2, #21
 8009e00:	d527      	bpl.n	8009e52 <__ssputs_r+0x8e>
 8009e02:	4629      	mov	r1, r5
 8009e04:	f7fe fc24 	bl	8008650 <_malloc_r>
 8009e08:	4606      	mov	r6, r0
 8009e0a:	b360      	cbz	r0, 8009e66 <__ssputs_r+0xa2>
 8009e0c:	6921      	ldr	r1, [r4, #16]
 8009e0e:	464a      	mov	r2, r9
 8009e10:	f000 fa18 	bl	800a244 <memcpy>
 8009e14:	89a3      	ldrh	r3, [r4, #12]
 8009e16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009e1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e1e:	81a3      	strh	r3, [r4, #12]
 8009e20:	6126      	str	r6, [r4, #16]
 8009e22:	6165      	str	r5, [r4, #20]
 8009e24:	444e      	add	r6, r9
 8009e26:	eba5 0509 	sub.w	r5, r5, r9
 8009e2a:	6026      	str	r6, [r4, #0]
 8009e2c:	60a5      	str	r5, [r4, #8]
 8009e2e:	463e      	mov	r6, r7
 8009e30:	42be      	cmp	r6, r7
 8009e32:	d900      	bls.n	8009e36 <__ssputs_r+0x72>
 8009e34:	463e      	mov	r6, r7
 8009e36:	6820      	ldr	r0, [r4, #0]
 8009e38:	4632      	mov	r2, r6
 8009e3a:	4641      	mov	r1, r8
 8009e3c:	f000 f9c6 	bl	800a1cc <memmove>
 8009e40:	68a3      	ldr	r3, [r4, #8]
 8009e42:	1b9b      	subs	r3, r3, r6
 8009e44:	60a3      	str	r3, [r4, #8]
 8009e46:	6823      	ldr	r3, [r4, #0]
 8009e48:	4433      	add	r3, r6
 8009e4a:	6023      	str	r3, [r4, #0]
 8009e4c:	2000      	movs	r0, #0
 8009e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e52:	462a      	mov	r2, r5
 8009e54:	f000 fd89 	bl	800a96a <_realloc_r>
 8009e58:	4606      	mov	r6, r0
 8009e5a:	2800      	cmp	r0, #0
 8009e5c:	d1e0      	bne.n	8009e20 <__ssputs_r+0x5c>
 8009e5e:	6921      	ldr	r1, [r4, #16]
 8009e60:	4650      	mov	r0, sl
 8009e62:	f7fe fb81 	bl	8008568 <_free_r>
 8009e66:	230c      	movs	r3, #12
 8009e68:	f8ca 3000 	str.w	r3, [sl]
 8009e6c:	89a3      	ldrh	r3, [r4, #12]
 8009e6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e72:	81a3      	strh	r3, [r4, #12]
 8009e74:	f04f 30ff 	mov.w	r0, #4294967295
 8009e78:	e7e9      	b.n	8009e4e <__ssputs_r+0x8a>
	...

08009e7c <_svfiprintf_r>:
 8009e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e80:	4698      	mov	r8, r3
 8009e82:	898b      	ldrh	r3, [r1, #12]
 8009e84:	061b      	lsls	r3, r3, #24
 8009e86:	b09d      	sub	sp, #116	@ 0x74
 8009e88:	4607      	mov	r7, r0
 8009e8a:	460d      	mov	r5, r1
 8009e8c:	4614      	mov	r4, r2
 8009e8e:	d510      	bpl.n	8009eb2 <_svfiprintf_r+0x36>
 8009e90:	690b      	ldr	r3, [r1, #16]
 8009e92:	b973      	cbnz	r3, 8009eb2 <_svfiprintf_r+0x36>
 8009e94:	2140      	movs	r1, #64	@ 0x40
 8009e96:	f7fe fbdb 	bl	8008650 <_malloc_r>
 8009e9a:	6028      	str	r0, [r5, #0]
 8009e9c:	6128      	str	r0, [r5, #16]
 8009e9e:	b930      	cbnz	r0, 8009eae <_svfiprintf_r+0x32>
 8009ea0:	230c      	movs	r3, #12
 8009ea2:	603b      	str	r3, [r7, #0]
 8009ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea8:	b01d      	add	sp, #116	@ 0x74
 8009eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eae:	2340      	movs	r3, #64	@ 0x40
 8009eb0:	616b      	str	r3, [r5, #20]
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eb6:	2320      	movs	r3, #32
 8009eb8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ebc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ec0:	2330      	movs	r3, #48	@ 0x30
 8009ec2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a060 <_svfiprintf_r+0x1e4>
 8009ec6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009eca:	f04f 0901 	mov.w	r9, #1
 8009ece:	4623      	mov	r3, r4
 8009ed0:	469a      	mov	sl, r3
 8009ed2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ed6:	b10a      	cbz	r2, 8009edc <_svfiprintf_r+0x60>
 8009ed8:	2a25      	cmp	r2, #37	@ 0x25
 8009eda:	d1f9      	bne.n	8009ed0 <_svfiprintf_r+0x54>
 8009edc:	ebba 0b04 	subs.w	fp, sl, r4
 8009ee0:	d00b      	beq.n	8009efa <_svfiprintf_r+0x7e>
 8009ee2:	465b      	mov	r3, fp
 8009ee4:	4622      	mov	r2, r4
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	4638      	mov	r0, r7
 8009eea:	f7ff ff6b 	bl	8009dc4 <__ssputs_r>
 8009eee:	3001      	adds	r0, #1
 8009ef0:	f000 80a7 	beq.w	800a042 <_svfiprintf_r+0x1c6>
 8009ef4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ef6:	445a      	add	r2, fp
 8009ef8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009efa:	f89a 3000 	ldrb.w	r3, [sl]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f000 809f 	beq.w	800a042 <_svfiprintf_r+0x1c6>
 8009f04:	2300      	movs	r3, #0
 8009f06:	f04f 32ff 	mov.w	r2, #4294967295
 8009f0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f0e:	f10a 0a01 	add.w	sl, sl, #1
 8009f12:	9304      	str	r3, [sp, #16]
 8009f14:	9307      	str	r3, [sp, #28]
 8009f16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f1c:	4654      	mov	r4, sl
 8009f1e:	2205      	movs	r2, #5
 8009f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f24:	484e      	ldr	r0, [pc, #312]	@ (800a060 <_svfiprintf_r+0x1e4>)
 8009f26:	f7f6 f953 	bl	80001d0 <memchr>
 8009f2a:	9a04      	ldr	r2, [sp, #16]
 8009f2c:	b9d8      	cbnz	r0, 8009f66 <_svfiprintf_r+0xea>
 8009f2e:	06d0      	lsls	r0, r2, #27
 8009f30:	bf44      	itt	mi
 8009f32:	2320      	movmi	r3, #32
 8009f34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f38:	0711      	lsls	r1, r2, #28
 8009f3a:	bf44      	itt	mi
 8009f3c:	232b      	movmi	r3, #43	@ 0x2b
 8009f3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f42:	f89a 3000 	ldrb.w	r3, [sl]
 8009f46:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f48:	d015      	beq.n	8009f76 <_svfiprintf_r+0xfa>
 8009f4a:	9a07      	ldr	r2, [sp, #28]
 8009f4c:	4654      	mov	r4, sl
 8009f4e:	2000      	movs	r0, #0
 8009f50:	f04f 0c0a 	mov.w	ip, #10
 8009f54:	4621      	mov	r1, r4
 8009f56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f5a:	3b30      	subs	r3, #48	@ 0x30
 8009f5c:	2b09      	cmp	r3, #9
 8009f5e:	d94b      	bls.n	8009ff8 <_svfiprintf_r+0x17c>
 8009f60:	b1b0      	cbz	r0, 8009f90 <_svfiprintf_r+0x114>
 8009f62:	9207      	str	r2, [sp, #28]
 8009f64:	e014      	b.n	8009f90 <_svfiprintf_r+0x114>
 8009f66:	eba0 0308 	sub.w	r3, r0, r8
 8009f6a:	fa09 f303 	lsl.w	r3, r9, r3
 8009f6e:	4313      	orrs	r3, r2
 8009f70:	9304      	str	r3, [sp, #16]
 8009f72:	46a2      	mov	sl, r4
 8009f74:	e7d2      	b.n	8009f1c <_svfiprintf_r+0xa0>
 8009f76:	9b03      	ldr	r3, [sp, #12]
 8009f78:	1d19      	adds	r1, r3, #4
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	9103      	str	r1, [sp, #12]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	bfbb      	ittet	lt
 8009f82:	425b      	neglt	r3, r3
 8009f84:	f042 0202 	orrlt.w	r2, r2, #2
 8009f88:	9307      	strge	r3, [sp, #28]
 8009f8a:	9307      	strlt	r3, [sp, #28]
 8009f8c:	bfb8      	it	lt
 8009f8e:	9204      	strlt	r2, [sp, #16]
 8009f90:	7823      	ldrb	r3, [r4, #0]
 8009f92:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f94:	d10a      	bne.n	8009fac <_svfiprintf_r+0x130>
 8009f96:	7863      	ldrb	r3, [r4, #1]
 8009f98:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f9a:	d132      	bne.n	800a002 <_svfiprintf_r+0x186>
 8009f9c:	9b03      	ldr	r3, [sp, #12]
 8009f9e:	1d1a      	adds	r2, r3, #4
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	9203      	str	r2, [sp, #12]
 8009fa4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009fa8:	3402      	adds	r4, #2
 8009faa:	9305      	str	r3, [sp, #20]
 8009fac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a070 <_svfiprintf_r+0x1f4>
 8009fb0:	7821      	ldrb	r1, [r4, #0]
 8009fb2:	2203      	movs	r2, #3
 8009fb4:	4650      	mov	r0, sl
 8009fb6:	f7f6 f90b 	bl	80001d0 <memchr>
 8009fba:	b138      	cbz	r0, 8009fcc <_svfiprintf_r+0x150>
 8009fbc:	9b04      	ldr	r3, [sp, #16]
 8009fbe:	eba0 000a 	sub.w	r0, r0, sl
 8009fc2:	2240      	movs	r2, #64	@ 0x40
 8009fc4:	4082      	lsls	r2, r0
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	3401      	adds	r4, #1
 8009fca:	9304      	str	r3, [sp, #16]
 8009fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fd0:	4824      	ldr	r0, [pc, #144]	@ (800a064 <_svfiprintf_r+0x1e8>)
 8009fd2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009fd6:	2206      	movs	r2, #6
 8009fd8:	f7f6 f8fa 	bl	80001d0 <memchr>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d036      	beq.n	800a04e <_svfiprintf_r+0x1d2>
 8009fe0:	4b21      	ldr	r3, [pc, #132]	@ (800a068 <_svfiprintf_r+0x1ec>)
 8009fe2:	bb1b      	cbnz	r3, 800a02c <_svfiprintf_r+0x1b0>
 8009fe4:	9b03      	ldr	r3, [sp, #12]
 8009fe6:	3307      	adds	r3, #7
 8009fe8:	f023 0307 	bic.w	r3, r3, #7
 8009fec:	3308      	adds	r3, #8
 8009fee:	9303      	str	r3, [sp, #12]
 8009ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ff2:	4433      	add	r3, r6
 8009ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ff6:	e76a      	b.n	8009ece <_svfiprintf_r+0x52>
 8009ff8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ffc:	460c      	mov	r4, r1
 8009ffe:	2001      	movs	r0, #1
 800a000:	e7a8      	b.n	8009f54 <_svfiprintf_r+0xd8>
 800a002:	2300      	movs	r3, #0
 800a004:	3401      	adds	r4, #1
 800a006:	9305      	str	r3, [sp, #20]
 800a008:	4619      	mov	r1, r3
 800a00a:	f04f 0c0a 	mov.w	ip, #10
 800a00e:	4620      	mov	r0, r4
 800a010:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a014:	3a30      	subs	r2, #48	@ 0x30
 800a016:	2a09      	cmp	r2, #9
 800a018:	d903      	bls.n	800a022 <_svfiprintf_r+0x1a6>
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d0c6      	beq.n	8009fac <_svfiprintf_r+0x130>
 800a01e:	9105      	str	r1, [sp, #20]
 800a020:	e7c4      	b.n	8009fac <_svfiprintf_r+0x130>
 800a022:	fb0c 2101 	mla	r1, ip, r1, r2
 800a026:	4604      	mov	r4, r0
 800a028:	2301      	movs	r3, #1
 800a02a:	e7f0      	b.n	800a00e <_svfiprintf_r+0x192>
 800a02c:	ab03      	add	r3, sp, #12
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	462a      	mov	r2, r5
 800a032:	4b0e      	ldr	r3, [pc, #56]	@ (800a06c <_svfiprintf_r+0x1f0>)
 800a034:	a904      	add	r1, sp, #16
 800a036:	4638      	mov	r0, r7
 800a038:	f7fc fcca 	bl	80069d0 <_printf_float>
 800a03c:	1c42      	adds	r2, r0, #1
 800a03e:	4606      	mov	r6, r0
 800a040:	d1d6      	bne.n	8009ff0 <_svfiprintf_r+0x174>
 800a042:	89ab      	ldrh	r3, [r5, #12]
 800a044:	065b      	lsls	r3, r3, #25
 800a046:	f53f af2d 	bmi.w	8009ea4 <_svfiprintf_r+0x28>
 800a04a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a04c:	e72c      	b.n	8009ea8 <_svfiprintf_r+0x2c>
 800a04e:	ab03      	add	r3, sp, #12
 800a050:	9300      	str	r3, [sp, #0]
 800a052:	462a      	mov	r2, r5
 800a054:	4b05      	ldr	r3, [pc, #20]	@ (800a06c <_svfiprintf_r+0x1f0>)
 800a056:	a904      	add	r1, sp, #16
 800a058:	4638      	mov	r0, r7
 800a05a:	f7fc ff51 	bl	8006f00 <_printf_i>
 800a05e:	e7ed      	b.n	800a03c <_svfiprintf_r+0x1c0>
 800a060:	0800b151 	.word	0x0800b151
 800a064:	0800b15b 	.word	0x0800b15b
 800a068:	080069d1 	.word	0x080069d1
 800a06c:	08009dc5 	.word	0x08009dc5
 800a070:	0800b157 	.word	0x0800b157

0800a074 <__sflush_r>:
 800a074:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a07c:	0716      	lsls	r6, r2, #28
 800a07e:	4605      	mov	r5, r0
 800a080:	460c      	mov	r4, r1
 800a082:	d454      	bmi.n	800a12e <__sflush_r+0xba>
 800a084:	684b      	ldr	r3, [r1, #4]
 800a086:	2b00      	cmp	r3, #0
 800a088:	dc02      	bgt.n	800a090 <__sflush_r+0x1c>
 800a08a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	dd48      	ble.n	800a122 <__sflush_r+0xae>
 800a090:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a092:	2e00      	cmp	r6, #0
 800a094:	d045      	beq.n	800a122 <__sflush_r+0xae>
 800a096:	2300      	movs	r3, #0
 800a098:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a09c:	682f      	ldr	r7, [r5, #0]
 800a09e:	6a21      	ldr	r1, [r4, #32]
 800a0a0:	602b      	str	r3, [r5, #0]
 800a0a2:	d030      	beq.n	800a106 <__sflush_r+0x92>
 800a0a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0a6:	89a3      	ldrh	r3, [r4, #12]
 800a0a8:	0759      	lsls	r1, r3, #29
 800a0aa:	d505      	bpl.n	800a0b8 <__sflush_r+0x44>
 800a0ac:	6863      	ldr	r3, [r4, #4]
 800a0ae:	1ad2      	subs	r2, r2, r3
 800a0b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a0b2:	b10b      	cbz	r3, 800a0b8 <__sflush_r+0x44>
 800a0b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a0b6:	1ad2      	subs	r2, r2, r3
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0bc:	6a21      	ldr	r1, [r4, #32]
 800a0be:	4628      	mov	r0, r5
 800a0c0:	47b0      	blx	r6
 800a0c2:	1c43      	adds	r3, r0, #1
 800a0c4:	89a3      	ldrh	r3, [r4, #12]
 800a0c6:	d106      	bne.n	800a0d6 <__sflush_r+0x62>
 800a0c8:	6829      	ldr	r1, [r5, #0]
 800a0ca:	291d      	cmp	r1, #29
 800a0cc:	d82b      	bhi.n	800a126 <__sflush_r+0xb2>
 800a0ce:	4a2a      	ldr	r2, [pc, #168]	@ (800a178 <__sflush_r+0x104>)
 800a0d0:	40ca      	lsrs	r2, r1
 800a0d2:	07d6      	lsls	r6, r2, #31
 800a0d4:	d527      	bpl.n	800a126 <__sflush_r+0xb2>
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	6062      	str	r2, [r4, #4]
 800a0da:	04d9      	lsls	r1, r3, #19
 800a0dc:	6922      	ldr	r2, [r4, #16]
 800a0de:	6022      	str	r2, [r4, #0]
 800a0e0:	d504      	bpl.n	800a0ec <__sflush_r+0x78>
 800a0e2:	1c42      	adds	r2, r0, #1
 800a0e4:	d101      	bne.n	800a0ea <__sflush_r+0x76>
 800a0e6:	682b      	ldr	r3, [r5, #0]
 800a0e8:	b903      	cbnz	r3, 800a0ec <__sflush_r+0x78>
 800a0ea:	6560      	str	r0, [r4, #84]	@ 0x54
 800a0ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0ee:	602f      	str	r7, [r5, #0]
 800a0f0:	b1b9      	cbz	r1, 800a122 <__sflush_r+0xae>
 800a0f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0f6:	4299      	cmp	r1, r3
 800a0f8:	d002      	beq.n	800a100 <__sflush_r+0x8c>
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	f7fe fa34 	bl	8008568 <_free_r>
 800a100:	2300      	movs	r3, #0
 800a102:	6363      	str	r3, [r4, #52]	@ 0x34
 800a104:	e00d      	b.n	800a122 <__sflush_r+0xae>
 800a106:	2301      	movs	r3, #1
 800a108:	4628      	mov	r0, r5
 800a10a:	47b0      	blx	r6
 800a10c:	4602      	mov	r2, r0
 800a10e:	1c50      	adds	r0, r2, #1
 800a110:	d1c9      	bne.n	800a0a6 <__sflush_r+0x32>
 800a112:	682b      	ldr	r3, [r5, #0]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d0c6      	beq.n	800a0a6 <__sflush_r+0x32>
 800a118:	2b1d      	cmp	r3, #29
 800a11a:	d001      	beq.n	800a120 <__sflush_r+0xac>
 800a11c:	2b16      	cmp	r3, #22
 800a11e:	d11e      	bne.n	800a15e <__sflush_r+0xea>
 800a120:	602f      	str	r7, [r5, #0]
 800a122:	2000      	movs	r0, #0
 800a124:	e022      	b.n	800a16c <__sflush_r+0xf8>
 800a126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a12a:	b21b      	sxth	r3, r3
 800a12c:	e01b      	b.n	800a166 <__sflush_r+0xf2>
 800a12e:	690f      	ldr	r7, [r1, #16]
 800a130:	2f00      	cmp	r7, #0
 800a132:	d0f6      	beq.n	800a122 <__sflush_r+0xae>
 800a134:	0793      	lsls	r3, r2, #30
 800a136:	680e      	ldr	r6, [r1, #0]
 800a138:	bf08      	it	eq
 800a13a:	694b      	ldreq	r3, [r1, #20]
 800a13c:	600f      	str	r7, [r1, #0]
 800a13e:	bf18      	it	ne
 800a140:	2300      	movne	r3, #0
 800a142:	eba6 0807 	sub.w	r8, r6, r7
 800a146:	608b      	str	r3, [r1, #8]
 800a148:	f1b8 0f00 	cmp.w	r8, #0
 800a14c:	dde9      	ble.n	800a122 <__sflush_r+0xae>
 800a14e:	6a21      	ldr	r1, [r4, #32]
 800a150:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a152:	4643      	mov	r3, r8
 800a154:	463a      	mov	r2, r7
 800a156:	4628      	mov	r0, r5
 800a158:	47b0      	blx	r6
 800a15a:	2800      	cmp	r0, #0
 800a15c:	dc08      	bgt.n	800a170 <__sflush_r+0xfc>
 800a15e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a162:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a166:	81a3      	strh	r3, [r4, #12]
 800a168:	f04f 30ff 	mov.w	r0, #4294967295
 800a16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a170:	4407      	add	r7, r0
 800a172:	eba8 0800 	sub.w	r8, r8, r0
 800a176:	e7e7      	b.n	800a148 <__sflush_r+0xd4>
 800a178:	20400001 	.word	0x20400001

0800a17c <_fflush_r>:
 800a17c:	b538      	push	{r3, r4, r5, lr}
 800a17e:	690b      	ldr	r3, [r1, #16]
 800a180:	4605      	mov	r5, r0
 800a182:	460c      	mov	r4, r1
 800a184:	b913      	cbnz	r3, 800a18c <_fflush_r+0x10>
 800a186:	2500      	movs	r5, #0
 800a188:	4628      	mov	r0, r5
 800a18a:	bd38      	pop	{r3, r4, r5, pc}
 800a18c:	b118      	cbz	r0, 800a196 <_fflush_r+0x1a>
 800a18e:	6a03      	ldr	r3, [r0, #32]
 800a190:	b90b      	cbnz	r3, 800a196 <_fflush_r+0x1a>
 800a192:	f7fd fa6d 	bl	8007670 <__sinit>
 800a196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d0f3      	beq.n	800a186 <_fflush_r+0xa>
 800a19e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a1a0:	07d0      	lsls	r0, r2, #31
 800a1a2:	d404      	bmi.n	800a1ae <_fflush_r+0x32>
 800a1a4:	0599      	lsls	r1, r3, #22
 800a1a6:	d402      	bmi.n	800a1ae <_fflush_r+0x32>
 800a1a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1aa:	f7fd fb7a 	bl	80078a2 <__retarget_lock_acquire_recursive>
 800a1ae:	4628      	mov	r0, r5
 800a1b0:	4621      	mov	r1, r4
 800a1b2:	f7ff ff5f 	bl	800a074 <__sflush_r>
 800a1b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a1b8:	07da      	lsls	r2, r3, #31
 800a1ba:	4605      	mov	r5, r0
 800a1bc:	d4e4      	bmi.n	800a188 <_fflush_r+0xc>
 800a1be:	89a3      	ldrh	r3, [r4, #12]
 800a1c0:	059b      	lsls	r3, r3, #22
 800a1c2:	d4e1      	bmi.n	800a188 <_fflush_r+0xc>
 800a1c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1c6:	f7fd fb6d 	bl	80078a4 <__retarget_lock_release_recursive>
 800a1ca:	e7dd      	b.n	800a188 <_fflush_r+0xc>

0800a1cc <memmove>:
 800a1cc:	4288      	cmp	r0, r1
 800a1ce:	b510      	push	{r4, lr}
 800a1d0:	eb01 0402 	add.w	r4, r1, r2
 800a1d4:	d902      	bls.n	800a1dc <memmove+0x10>
 800a1d6:	4284      	cmp	r4, r0
 800a1d8:	4623      	mov	r3, r4
 800a1da:	d807      	bhi.n	800a1ec <memmove+0x20>
 800a1dc:	1e43      	subs	r3, r0, #1
 800a1de:	42a1      	cmp	r1, r4
 800a1e0:	d008      	beq.n	800a1f4 <memmove+0x28>
 800a1e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a1ea:	e7f8      	b.n	800a1de <memmove+0x12>
 800a1ec:	4402      	add	r2, r0
 800a1ee:	4601      	mov	r1, r0
 800a1f0:	428a      	cmp	r2, r1
 800a1f2:	d100      	bne.n	800a1f6 <memmove+0x2a>
 800a1f4:	bd10      	pop	{r4, pc}
 800a1f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a1fe:	e7f7      	b.n	800a1f0 <memmove+0x24>

0800a200 <strncmp>:
 800a200:	b510      	push	{r4, lr}
 800a202:	b16a      	cbz	r2, 800a220 <strncmp+0x20>
 800a204:	3901      	subs	r1, #1
 800a206:	1884      	adds	r4, r0, r2
 800a208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a20c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a210:	429a      	cmp	r2, r3
 800a212:	d103      	bne.n	800a21c <strncmp+0x1c>
 800a214:	42a0      	cmp	r0, r4
 800a216:	d001      	beq.n	800a21c <strncmp+0x1c>
 800a218:	2a00      	cmp	r2, #0
 800a21a:	d1f5      	bne.n	800a208 <strncmp+0x8>
 800a21c:	1ad0      	subs	r0, r2, r3
 800a21e:	bd10      	pop	{r4, pc}
 800a220:	4610      	mov	r0, r2
 800a222:	e7fc      	b.n	800a21e <strncmp+0x1e>

0800a224 <_sbrk_r>:
 800a224:	b538      	push	{r3, r4, r5, lr}
 800a226:	4d06      	ldr	r5, [pc, #24]	@ (800a240 <_sbrk_r+0x1c>)
 800a228:	2300      	movs	r3, #0
 800a22a:	4604      	mov	r4, r0
 800a22c:	4608      	mov	r0, r1
 800a22e:	602b      	str	r3, [r5, #0]
 800a230:	f7f9 fc8e 	bl	8003b50 <_sbrk>
 800a234:	1c43      	adds	r3, r0, #1
 800a236:	d102      	bne.n	800a23e <_sbrk_r+0x1a>
 800a238:	682b      	ldr	r3, [r5, #0]
 800a23a:	b103      	cbz	r3, 800a23e <_sbrk_r+0x1a>
 800a23c:	6023      	str	r3, [r4, #0]
 800a23e:	bd38      	pop	{r3, r4, r5, pc}
 800a240:	20001ff0 	.word	0x20001ff0

0800a244 <memcpy>:
 800a244:	440a      	add	r2, r1
 800a246:	4291      	cmp	r1, r2
 800a248:	f100 33ff 	add.w	r3, r0, #4294967295
 800a24c:	d100      	bne.n	800a250 <memcpy+0xc>
 800a24e:	4770      	bx	lr
 800a250:	b510      	push	{r4, lr}
 800a252:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a25a:	4291      	cmp	r1, r2
 800a25c:	d1f9      	bne.n	800a252 <memcpy+0xe>
 800a25e:	bd10      	pop	{r4, pc}

0800a260 <nan>:
 800a260:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a268 <nan+0x8>
 800a264:	4770      	bx	lr
 800a266:	bf00      	nop
 800a268:	00000000 	.word	0x00000000
 800a26c:	7ff80000 	.word	0x7ff80000

0800a270 <__assert_func>:
 800a270:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a272:	4614      	mov	r4, r2
 800a274:	461a      	mov	r2, r3
 800a276:	4b09      	ldr	r3, [pc, #36]	@ (800a29c <__assert_func+0x2c>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4605      	mov	r5, r0
 800a27c:	68d8      	ldr	r0, [r3, #12]
 800a27e:	b14c      	cbz	r4, 800a294 <__assert_func+0x24>
 800a280:	4b07      	ldr	r3, [pc, #28]	@ (800a2a0 <__assert_func+0x30>)
 800a282:	9100      	str	r1, [sp, #0]
 800a284:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a288:	4906      	ldr	r1, [pc, #24]	@ (800a2a4 <__assert_func+0x34>)
 800a28a:	462b      	mov	r3, r5
 800a28c:	f000 fba8 	bl	800a9e0 <fiprintf>
 800a290:	f000 fbb8 	bl	800aa04 <abort>
 800a294:	4b04      	ldr	r3, [pc, #16]	@ (800a2a8 <__assert_func+0x38>)
 800a296:	461c      	mov	r4, r3
 800a298:	e7f3      	b.n	800a282 <__assert_func+0x12>
 800a29a:	bf00      	nop
 800a29c:	20000034 	.word	0x20000034
 800a2a0:	0800b16a 	.word	0x0800b16a
 800a2a4:	0800b177 	.word	0x0800b177
 800a2a8:	0800b1a5 	.word	0x0800b1a5

0800a2ac <_calloc_r>:
 800a2ac:	b570      	push	{r4, r5, r6, lr}
 800a2ae:	fba1 5402 	umull	r5, r4, r1, r2
 800a2b2:	b934      	cbnz	r4, 800a2c2 <_calloc_r+0x16>
 800a2b4:	4629      	mov	r1, r5
 800a2b6:	f7fe f9cb 	bl	8008650 <_malloc_r>
 800a2ba:	4606      	mov	r6, r0
 800a2bc:	b928      	cbnz	r0, 800a2ca <_calloc_r+0x1e>
 800a2be:	4630      	mov	r0, r6
 800a2c0:	bd70      	pop	{r4, r5, r6, pc}
 800a2c2:	220c      	movs	r2, #12
 800a2c4:	6002      	str	r2, [r0, #0]
 800a2c6:	2600      	movs	r6, #0
 800a2c8:	e7f9      	b.n	800a2be <_calloc_r+0x12>
 800a2ca:	462a      	mov	r2, r5
 800a2cc:	4621      	mov	r1, r4
 800a2ce:	f7fd fa6a 	bl	80077a6 <memset>
 800a2d2:	e7f4      	b.n	800a2be <_calloc_r+0x12>

0800a2d4 <rshift>:
 800a2d4:	6903      	ldr	r3, [r0, #16]
 800a2d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a2da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a2de:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a2e2:	f100 0414 	add.w	r4, r0, #20
 800a2e6:	dd45      	ble.n	800a374 <rshift+0xa0>
 800a2e8:	f011 011f 	ands.w	r1, r1, #31
 800a2ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a2f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a2f4:	d10c      	bne.n	800a310 <rshift+0x3c>
 800a2f6:	f100 0710 	add.w	r7, r0, #16
 800a2fa:	4629      	mov	r1, r5
 800a2fc:	42b1      	cmp	r1, r6
 800a2fe:	d334      	bcc.n	800a36a <rshift+0x96>
 800a300:	1a9b      	subs	r3, r3, r2
 800a302:	009b      	lsls	r3, r3, #2
 800a304:	1eea      	subs	r2, r5, #3
 800a306:	4296      	cmp	r6, r2
 800a308:	bf38      	it	cc
 800a30a:	2300      	movcc	r3, #0
 800a30c:	4423      	add	r3, r4
 800a30e:	e015      	b.n	800a33c <rshift+0x68>
 800a310:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a314:	f1c1 0820 	rsb	r8, r1, #32
 800a318:	40cf      	lsrs	r7, r1
 800a31a:	f105 0e04 	add.w	lr, r5, #4
 800a31e:	46a1      	mov	r9, r4
 800a320:	4576      	cmp	r6, lr
 800a322:	46f4      	mov	ip, lr
 800a324:	d815      	bhi.n	800a352 <rshift+0x7e>
 800a326:	1a9a      	subs	r2, r3, r2
 800a328:	0092      	lsls	r2, r2, #2
 800a32a:	3a04      	subs	r2, #4
 800a32c:	3501      	adds	r5, #1
 800a32e:	42ae      	cmp	r6, r5
 800a330:	bf38      	it	cc
 800a332:	2200      	movcc	r2, #0
 800a334:	18a3      	adds	r3, r4, r2
 800a336:	50a7      	str	r7, [r4, r2]
 800a338:	b107      	cbz	r7, 800a33c <rshift+0x68>
 800a33a:	3304      	adds	r3, #4
 800a33c:	1b1a      	subs	r2, r3, r4
 800a33e:	42a3      	cmp	r3, r4
 800a340:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a344:	bf08      	it	eq
 800a346:	2300      	moveq	r3, #0
 800a348:	6102      	str	r2, [r0, #16]
 800a34a:	bf08      	it	eq
 800a34c:	6143      	streq	r3, [r0, #20]
 800a34e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a352:	f8dc c000 	ldr.w	ip, [ip]
 800a356:	fa0c fc08 	lsl.w	ip, ip, r8
 800a35a:	ea4c 0707 	orr.w	r7, ip, r7
 800a35e:	f849 7b04 	str.w	r7, [r9], #4
 800a362:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a366:	40cf      	lsrs	r7, r1
 800a368:	e7da      	b.n	800a320 <rshift+0x4c>
 800a36a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a36e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a372:	e7c3      	b.n	800a2fc <rshift+0x28>
 800a374:	4623      	mov	r3, r4
 800a376:	e7e1      	b.n	800a33c <rshift+0x68>

0800a378 <__hexdig_fun>:
 800a378:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a37c:	2b09      	cmp	r3, #9
 800a37e:	d802      	bhi.n	800a386 <__hexdig_fun+0xe>
 800a380:	3820      	subs	r0, #32
 800a382:	b2c0      	uxtb	r0, r0
 800a384:	4770      	bx	lr
 800a386:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a38a:	2b05      	cmp	r3, #5
 800a38c:	d801      	bhi.n	800a392 <__hexdig_fun+0x1a>
 800a38e:	3847      	subs	r0, #71	@ 0x47
 800a390:	e7f7      	b.n	800a382 <__hexdig_fun+0xa>
 800a392:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a396:	2b05      	cmp	r3, #5
 800a398:	d801      	bhi.n	800a39e <__hexdig_fun+0x26>
 800a39a:	3827      	subs	r0, #39	@ 0x27
 800a39c:	e7f1      	b.n	800a382 <__hexdig_fun+0xa>
 800a39e:	2000      	movs	r0, #0
 800a3a0:	4770      	bx	lr
	...

0800a3a4 <__gethex>:
 800a3a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a8:	b085      	sub	sp, #20
 800a3aa:	468a      	mov	sl, r1
 800a3ac:	9302      	str	r3, [sp, #8]
 800a3ae:	680b      	ldr	r3, [r1, #0]
 800a3b0:	9001      	str	r0, [sp, #4]
 800a3b2:	4690      	mov	r8, r2
 800a3b4:	1c9c      	adds	r4, r3, #2
 800a3b6:	46a1      	mov	r9, r4
 800a3b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a3bc:	2830      	cmp	r0, #48	@ 0x30
 800a3be:	d0fa      	beq.n	800a3b6 <__gethex+0x12>
 800a3c0:	eba9 0303 	sub.w	r3, r9, r3
 800a3c4:	f1a3 0b02 	sub.w	fp, r3, #2
 800a3c8:	f7ff ffd6 	bl	800a378 <__hexdig_fun>
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	2800      	cmp	r0, #0
 800a3d0:	d168      	bne.n	800a4a4 <__gethex+0x100>
 800a3d2:	49a0      	ldr	r1, [pc, #640]	@ (800a654 <__gethex+0x2b0>)
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	4648      	mov	r0, r9
 800a3d8:	f7ff ff12 	bl	800a200 <strncmp>
 800a3dc:	4607      	mov	r7, r0
 800a3de:	2800      	cmp	r0, #0
 800a3e0:	d167      	bne.n	800a4b2 <__gethex+0x10e>
 800a3e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a3e6:	4626      	mov	r6, r4
 800a3e8:	f7ff ffc6 	bl	800a378 <__hexdig_fun>
 800a3ec:	2800      	cmp	r0, #0
 800a3ee:	d062      	beq.n	800a4b6 <__gethex+0x112>
 800a3f0:	4623      	mov	r3, r4
 800a3f2:	7818      	ldrb	r0, [r3, #0]
 800a3f4:	2830      	cmp	r0, #48	@ 0x30
 800a3f6:	4699      	mov	r9, r3
 800a3f8:	f103 0301 	add.w	r3, r3, #1
 800a3fc:	d0f9      	beq.n	800a3f2 <__gethex+0x4e>
 800a3fe:	f7ff ffbb 	bl	800a378 <__hexdig_fun>
 800a402:	fab0 f580 	clz	r5, r0
 800a406:	096d      	lsrs	r5, r5, #5
 800a408:	f04f 0b01 	mov.w	fp, #1
 800a40c:	464a      	mov	r2, r9
 800a40e:	4616      	mov	r6, r2
 800a410:	3201      	adds	r2, #1
 800a412:	7830      	ldrb	r0, [r6, #0]
 800a414:	f7ff ffb0 	bl	800a378 <__hexdig_fun>
 800a418:	2800      	cmp	r0, #0
 800a41a:	d1f8      	bne.n	800a40e <__gethex+0x6a>
 800a41c:	498d      	ldr	r1, [pc, #564]	@ (800a654 <__gethex+0x2b0>)
 800a41e:	2201      	movs	r2, #1
 800a420:	4630      	mov	r0, r6
 800a422:	f7ff feed 	bl	800a200 <strncmp>
 800a426:	2800      	cmp	r0, #0
 800a428:	d13f      	bne.n	800a4aa <__gethex+0x106>
 800a42a:	b944      	cbnz	r4, 800a43e <__gethex+0x9a>
 800a42c:	1c74      	adds	r4, r6, #1
 800a42e:	4622      	mov	r2, r4
 800a430:	4616      	mov	r6, r2
 800a432:	3201      	adds	r2, #1
 800a434:	7830      	ldrb	r0, [r6, #0]
 800a436:	f7ff ff9f 	bl	800a378 <__hexdig_fun>
 800a43a:	2800      	cmp	r0, #0
 800a43c:	d1f8      	bne.n	800a430 <__gethex+0x8c>
 800a43e:	1ba4      	subs	r4, r4, r6
 800a440:	00a7      	lsls	r7, r4, #2
 800a442:	7833      	ldrb	r3, [r6, #0]
 800a444:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a448:	2b50      	cmp	r3, #80	@ 0x50
 800a44a:	d13e      	bne.n	800a4ca <__gethex+0x126>
 800a44c:	7873      	ldrb	r3, [r6, #1]
 800a44e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a450:	d033      	beq.n	800a4ba <__gethex+0x116>
 800a452:	2b2d      	cmp	r3, #45	@ 0x2d
 800a454:	d034      	beq.n	800a4c0 <__gethex+0x11c>
 800a456:	1c71      	adds	r1, r6, #1
 800a458:	2400      	movs	r4, #0
 800a45a:	7808      	ldrb	r0, [r1, #0]
 800a45c:	f7ff ff8c 	bl	800a378 <__hexdig_fun>
 800a460:	1e43      	subs	r3, r0, #1
 800a462:	b2db      	uxtb	r3, r3
 800a464:	2b18      	cmp	r3, #24
 800a466:	d830      	bhi.n	800a4ca <__gethex+0x126>
 800a468:	f1a0 0210 	sub.w	r2, r0, #16
 800a46c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a470:	f7ff ff82 	bl	800a378 <__hexdig_fun>
 800a474:	f100 3cff 	add.w	ip, r0, #4294967295
 800a478:	fa5f fc8c 	uxtb.w	ip, ip
 800a47c:	f1bc 0f18 	cmp.w	ip, #24
 800a480:	f04f 030a 	mov.w	r3, #10
 800a484:	d91e      	bls.n	800a4c4 <__gethex+0x120>
 800a486:	b104      	cbz	r4, 800a48a <__gethex+0xe6>
 800a488:	4252      	negs	r2, r2
 800a48a:	4417      	add	r7, r2
 800a48c:	f8ca 1000 	str.w	r1, [sl]
 800a490:	b1ed      	cbz	r5, 800a4ce <__gethex+0x12a>
 800a492:	f1bb 0f00 	cmp.w	fp, #0
 800a496:	bf0c      	ite	eq
 800a498:	2506      	moveq	r5, #6
 800a49a:	2500      	movne	r5, #0
 800a49c:	4628      	mov	r0, r5
 800a49e:	b005      	add	sp, #20
 800a4a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a4:	2500      	movs	r5, #0
 800a4a6:	462c      	mov	r4, r5
 800a4a8:	e7b0      	b.n	800a40c <__gethex+0x68>
 800a4aa:	2c00      	cmp	r4, #0
 800a4ac:	d1c7      	bne.n	800a43e <__gethex+0x9a>
 800a4ae:	4627      	mov	r7, r4
 800a4b0:	e7c7      	b.n	800a442 <__gethex+0x9e>
 800a4b2:	464e      	mov	r6, r9
 800a4b4:	462f      	mov	r7, r5
 800a4b6:	2501      	movs	r5, #1
 800a4b8:	e7c3      	b.n	800a442 <__gethex+0x9e>
 800a4ba:	2400      	movs	r4, #0
 800a4bc:	1cb1      	adds	r1, r6, #2
 800a4be:	e7cc      	b.n	800a45a <__gethex+0xb6>
 800a4c0:	2401      	movs	r4, #1
 800a4c2:	e7fb      	b.n	800a4bc <__gethex+0x118>
 800a4c4:	fb03 0002 	mla	r0, r3, r2, r0
 800a4c8:	e7ce      	b.n	800a468 <__gethex+0xc4>
 800a4ca:	4631      	mov	r1, r6
 800a4cc:	e7de      	b.n	800a48c <__gethex+0xe8>
 800a4ce:	eba6 0309 	sub.w	r3, r6, r9
 800a4d2:	3b01      	subs	r3, #1
 800a4d4:	4629      	mov	r1, r5
 800a4d6:	2b07      	cmp	r3, #7
 800a4d8:	dc0a      	bgt.n	800a4f0 <__gethex+0x14c>
 800a4da:	9801      	ldr	r0, [sp, #4]
 800a4dc:	f7fe f944 	bl	8008768 <_Balloc>
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	b940      	cbnz	r0, 800a4f6 <__gethex+0x152>
 800a4e4:	4b5c      	ldr	r3, [pc, #368]	@ (800a658 <__gethex+0x2b4>)
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	21e4      	movs	r1, #228	@ 0xe4
 800a4ea:	485c      	ldr	r0, [pc, #368]	@ (800a65c <__gethex+0x2b8>)
 800a4ec:	f7ff fec0 	bl	800a270 <__assert_func>
 800a4f0:	3101      	adds	r1, #1
 800a4f2:	105b      	asrs	r3, r3, #1
 800a4f4:	e7ef      	b.n	800a4d6 <__gethex+0x132>
 800a4f6:	f100 0a14 	add.w	sl, r0, #20
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	4655      	mov	r5, sl
 800a4fe:	469b      	mov	fp, r3
 800a500:	45b1      	cmp	r9, r6
 800a502:	d337      	bcc.n	800a574 <__gethex+0x1d0>
 800a504:	f845 bb04 	str.w	fp, [r5], #4
 800a508:	eba5 050a 	sub.w	r5, r5, sl
 800a50c:	10ad      	asrs	r5, r5, #2
 800a50e:	6125      	str	r5, [r4, #16]
 800a510:	4658      	mov	r0, fp
 800a512:	f7fe fa1b 	bl	800894c <__hi0bits>
 800a516:	016d      	lsls	r5, r5, #5
 800a518:	f8d8 6000 	ldr.w	r6, [r8]
 800a51c:	1a2d      	subs	r5, r5, r0
 800a51e:	42b5      	cmp	r5, r6
 800a520:	dd54      	ble.n	800a5cc <__gethex+0x228>
 800a522:	1bad      	subs	r5, r5, r6
 800a524:	4629      	mov	r1, r5
 800a526:	4620      	mov	r0, r4
 800a528:	f7fe fda7 	bl	800907a <__any_on>
 800a52c:	4681      	mov	r9, r0
 800a52e:	b178      	cbz	r0, 800a550 <__gethex+0x1ac>
 800a530:	1e6b      	subs	r3, r5, #1
 800a532:	1159      	asrs	r1, r3, #5
 800a534:	f003 021f 	and.w	r2, r3, #31
 800a538:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a53c:	f04f 0901 	mov.w	r9, #1
 800a540:	fa09 f202 	lsl.w	r2, r9, r2
 800a544:	420a      	tst	r2, r1
 800a546:	d003      	beq.n	800a550 <__gethex+0x1ac>
 800a548:	454b      	cmp	r3, r9
 800a54a:	dc36      	bgt.n	800a5ba <__gethex+0x216>
 800a54c:	f04f 0902 	mov.w	r9, #2
 800a550:	4629      	mov	r1, r5
 800a552:	4620      	mov	r0, r4
 800a554:	f7ff febe 	bl	800a2d4 <rshift>
 800a558:	442f      	add	r7, r5
 800a55a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a55e:	42bb      	cmp	r3, r7
 800a560:	da42      	bge.n	800a5e8 <__gethex+0x244>
 800a562:	9801      	ldr	r0, [sp, #4]
 800a564:	4621      	mov	r1, r4
 800a566:	f7fe f93f 	bl	80087e8 <_Bfree>
 800a56a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a56c:	2300      	movs	r3, #0
 800a56e:	6013      	str	r3, [r2, #0]
 800a570:	25a3      	movs	r5, #163	@ 0xa3
 800a572:	e793      	b.n	800a49c <__gethex+0xf8>
 800a574:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a578:	2a2e      	cmp	r2, #46	@ 0x2e
 800a57a:	d012      	beq.n	800a5a2 <__gethex+0x1fe>
 800a57c:	2b20      	cmp	r3, #32
 800a57e:	d104      	bne.n	800a58a <__gethex+0x1e6>
 800a580:	f845 bb04 	str.w	fp, [r5], #4
 800a584:	f04f 0b00 	mov.w	fp, #0
 800a588:	465b      	mov	r3, fp
 800a58a:	7830      	ldrb	r0, [r6, #0]
 800a58c:	9303      	str	r3, [sp, #12]
 800a58e:	f7ff fef3 	bl	800a378 <__hexdig_fun>
 800a592:	9b03      	ldr	r3, [sp, #12]
 800a594:	f000 000f 	and.w	r0, r0, #15
 800a598:	4098      	lsls	r0, r3
 800a59a:	ea4b 0b00 	orr.w	fp, fp, r0
 800a59e:	3304      	adds	r3, #4
 800a5a0:	e7ae      	b.n	800a500 <__gethex+0x15c>
 800a5a2:	45b1      	cmp	r9, r6
 800a5a4:	d8ea      	bhi.n	800a57c <__gethex+0x1d8>
 800a5a6:	492b      	ldr	r1, [pc, #172]	@ (800a654 <__gethex+0x2b0>)
 800a5a8:	9303      	str	r3, [sp, #12]
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	4630      	mov	r0, r6
 800a5ae:	f7ff fe27 	bl	800a200 <strncmp>
 800a5b2:	9b03      	ldr	r3, [sp, #12]
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	d1e1      	bne.n	800a57c <__gethex+0x1d8>
 800a5b8:	e7a2      	b.n	800a500 <__gethex+0x15c>
 800a5ba:	1ea9      	subs	r1, r5, #2
 800a5bc:	4620      	mov	r0, r4
 800a5be:	f7fe fd5c 	bl	800907a <__any_on>
 800a5c2:	2800      	cmp	r0, #0
 800a5c4:	d0c2      	beq.n	800a54c <__gethex+0x1a8>
 800a5c6:	f04f 0903 	mov.w	r9, #3
 800a5ca:	e7c1      	b.n	800a550 <__gethex+0x1ac>
 800a5cc:	da09      	bge.n	800a5e2 <__gethex+0x23e>
 800a5ce:	1b75      	subs	r5, r6, r5
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	9801      	ldr	r0, [sp, #4]
 800a5d4:	462a      	mov	r2, r5
 800a5d6:	f7fe fb17 	bl	8008c08 <__lshift>
 800a5da:	1b7f      	subs	r7, r7, r5
 800a5dc:	4604      	mov	r4, r0
 800a5de:	f100 0a14 	add.w	sl, r0, #20
 800a5e2:	f04f 0900 	mov.w	r9, #0
 800a5e6:	e7b8      	b.n	800a55a <__gethex+0x1b6>
 800a5e8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a5ec:	42bd      	cmp	r5, r7
 800a5ee:	dd6f      	ble.n	800a6d0 <__gethex+0x32c>
 800a5f0:	1bed      	subs	r5, r5, r7
 800a5f2:	42ae      	cmp	r6, r5
 800a5f4:	dc34      	bgt.n	800a660 <__gethex+0x2bc>
 800a5f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a5fa:	2b02      	cmp	r3, #2
 800a5fc:	d022      	beq.n	800a644 <__gethex+0x2a0>
 800a5fe:	2b03      	cmp	r3, #3
 800a600:	d024      	beq.n	800a64c <__gethex+0x2a8>
 800a602:	2b01      	cmp	r3, #1
 800a604:	d115      	bne.n	800a632 <__gethex+0x28e>
 800a606:	42ae      	cmp	r6, r5
 800a608:	d113      	bne.n	800a632 <__gethex+0x28e>
 800a60a:	2e01      	cmp	r6, #1
 800a60c:	d10b      	bne.n	800a626 <__gethex+0x282>
 800a60e:	9a02      	ldr	r2, [sp, #8]
 800a610:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a614:	6013      	str	r3, [r2, #0]
 800a616:	2301      	movs	r3, #1
 800a618:	6123      	str	r3, [r4, #16]
 800a61a:	f8ca 3000 	str.w	r3, [sl]
 800a61e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a620:	2562      	movs	r5, #98	@ 0x62
 800a622:	601c      	str	r4, [r3, #0]
 800a624:	e73a      	b.n	800a49c <__gethex+0xf8>
 800a626:	1e71      	subs	r1, r6, #1
 800a628:	4620      	mov	r0, r4
 800a62a:	f7fe fd26 	bl	800907a <__any_on>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d1ed      	bne.n	800a60e <__gethex+0x26a>
 800a632:	9801      	ldr	r0, [sp, #4]
 800a634:	4621      	mov	r1, r4
 800a636:	f7fe f8d7 	bl	80087e8 <_Bfree>
 800a63a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a63c:	2300      	movs	r3, #0
 800a63e:	6013      	str	r3, [r2, #0]
 800a640:	2550      	movs	r5, #80	@ 0x50
 800a642:	e72b      	b.n	800a49c <__gethex+0xf8>
 800a644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a646:	2b00      	cmp	r3, #0
 800a648:	d1f3      	bne.n	800a632 <__gethex+0x28e>
 800a64a:	e7e0      	b.n	800a60e <__gethex+0x26a>
 800a64c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d1dd      	bne.n	800a60e <__gethex+0x26a>
 800a652:	e7ee      	b.n	800a632 <__gethex+0x28e>
 800a654:	0800b14f 	.word	0x0800b14f
 800a658:	0800b0e5 	.word	0x0800b0e5
 800a65c:	0800b1a6 	.word	0x0800b1a6
 800a660:	1e6f      	subs	r7, r5, #1
 800a662:	f1b9 0f00 	cmp.w	r9, #0
 800a666:	d130      	bne.n	800a6ca <__gethex+0x326>
 800a668:	b127      	cbz	r7, 800a674 <__gethex+0x2d0>
 800a66a:	4639      	mov	r1, r7
 800a66c:	4620      	mov	r0, r4
 800a66e:	f7fe fd04 	bl	800907a <__any_on>
 800a672:	4681      	mov	r9, r0
 800a674:	117a      	asrs	r2, r7, #5
 800a676:	2301      	movs	r3, #1
 800a678:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a67c:	f007 071f 	and.w	r7, r7, #31
 800a680:	40bb      	lsls	r3, r7
 800a682:	4213      	tst	r3, r2
 800a684:	4629      	mov	r1, r5
 800a686:	4620      	mov	r0, r4
 800a688:	bf18      	it	ne
 800a68a:	f049 0902 	orrne.w	r9, r9, #2
 800a68e:	f7ff fe21 	bl	800a2d4 <rshift>
 800a692:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a696:	1b76      	subs	r6, r6, r5
 800a698:	2502      	movs	r5, #2
 800a69a:	f1b9 0f00 	cmp.w	r9, #0
 800a69e:	d047      	beq.n	800a730 <__gethex+0x38c>
 800a6a0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a6a4:	2b02      	cmp	r3, #2
 800a6a6:	d015      	beq.n	800a6d4 <__gethex+0x330>
 800a6a8:	2b03      	cmp	r3, #3
 800a6aa:	d017      	beq.n	800a6dc <__gethex+0x338>
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d109      	bne.n	800a6c4 <__gethex+0x320>
 800a6b0:	f019 0f02 	tst.w	r9, #2
 800a6b4:	d006      	beq.n	800a6c4 <__gethex+0x320>
 800a6b6:	f8da 3000 	ldr.w	r3, [sl]
 800a6ba:	ea49 0903 	orr.w	r9, r9, r3
 800a6be:	f019 0f01 	tst.w	r9, #1
 800a6c2:	d10e      	bne.n	800a6e2 <__gethex+0x33e>
 800a6c4:	f045 0510 	orr.w	r5, r5, #16
 800a6c8:	e032      	b.n	800a730 <__gethex+0x38c>
 800a6ca:	f04f 0901 	mov.w	r9, #1
 800a6ce:	e7d1      	b.n	800a674 <__gethex+0x2d0>
 800a6d0:	2501      	movs	r5, #1
 800a6d2:	e7e2      	b.n	800a69a <__gethex+0x2f6>
 800a6d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6d6:	f1c3 0301 	rsb	r3, r3, #1
 800a6da:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a6dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d0f0      	beq.n	800a6c4 <__gethex+0x320>
 800a6e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a6e6:	f104 0314 	add.w	r3, r4, #20
 800a6ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a6ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a6f2:	f04f 0c00 	mov.w	ip, #0
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6fc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a700:	d01b      	beq.n	800a73a <__gethex+0x396>
 800a702:	3201      	adds	r2, #1
 800a704:	6002      	str	r2, [r0, #0]
 800a706:	2d02      	cmp	r5, #2
 800a708:	f104 0314 	add.w	r3, r4, #20
 800a70c:	d13c      	bne.n	800a788 <__gethex+0x3e4>
 800a70e:	f8d8 2000 	ldr.w	r2, [r8]
 800a712:	3a01      	subs	r2, #1
 800a714:	42b2      	cmp	r2, r6
 800a716:	d109      	bne.n	800a72c <__gethex+0x388>
 800a718:	1171      	asrs	r1, r6, #5
 800a71a:	2201      	movs	r2, #1
 800a71c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a720:	f006 061f 	and.w	r6, r6, #31
 800a724:	fa02 f606 	lsl.w	r6, r2, r6
 800a728:	421e      	tst	r6, r3
 800a72a:	d13a      	bne.n	800a7a2 <__gethex+0x3fe>
 800a72c:	f045 0520 	orr.w	r5, r5, #32
 800a730:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a732:	601c      	str	r4, [r3, #0]
 800a734:	9b02      	ldr	r3, [sp, #8]
 800a736:	601f      	str	r7, [r3, #0]
 800a738:	e6b0      	b.n	800a49c <__gethex+0xf8>
 800a73a:	4299      	cmp	r1, r3
 800a73c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a740:	d8d9      	bhi.n	800a6f6 <__gethex+0x352>
 800a742:	68a3      	ldr	r3, [r4, #8]
 800a744:	459b      	cmp	fp, r3
 800a746:	db17      	blt.n	800a778 <__gethex+0x3d4>
 800a748:	6861      	ldr	r1, [r4, #4]
 800a74a:	9801      	ldr	r0, [sp, #4]
 800a74c:	3101      	adds	r1, #1
 800a74e:	f7fe f80b 	bl	8008768 <_Balloc>
 800a752:	4681      	mov	r9, r0
 800a754:	b918      	cbnz	r0, 800a75e <__gethex+0x3ba>
 800a756:	4b1a      	ldr	r3, [pc, #104]	@ (800a7c0 <__gethex+0x41c>)
 800a758:	4602      	mov	r2, r0
 800a75a:	2184      	movs	r1, #132	@ 0x84
 800a75c:	e6c5      	b.n	800a4ea <__gethex+0x146>
 800a75e:	6922      	ldr	r2, [r4, #16]
 800a760:	3202      	adds	r2, #2
 800a762:	f104 010c 	add.w	r1, r4, #12
 800a766:	0092      	lsls	r2, r2, #2
 800a768:	300c      	adds	r0, #12
 800a76a:	f7ff fd6b 	bl	800a244 <memcpy>
 800a76e:	4621      	mov	r1, r4
 800a770:	9801      	ldr	r0, [sp, #4]
 800a772:	f7fe f839 	bl	80087e8 <_Bfree>
 800a776:	464c      	mov	r4, r9
 800a778:	6923      	ldr	r3, [r4, #16]
 800a77a:	1c5a      	adds	r2, r3, #1
 800a77c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a780:	6122      	str	r2, [r4, #16]
 800a782:	2201      	movs	r2, #1
 800a784:	615a      	str	r2, [r3, #20]
 800a786:	e7be      	b.n	800a706 <__gethex+0x362>
 800a788:	6922      	ldr	r2, [r4, #16]
 800a78a:	455a      	cmp	r2, fp
 800a78c:	dd0b      	ble.n	800a7a6 <__gethex+0x402>
 800a78e:	2101      	movs	r1, #1
 800a790:	4620      	mov	r0, r4
 800a792:	f7ff fd9f 	bl	800a2d4 <rshift>
 800a796:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a79a:	3701      	adds	r7, #1
 800a79c:	42bb      	cmp	r3, r7
 800a79e:	f6ff aee0 	blt.w	800a562 <__gethex+0x1be>
 800a7a2:	2501      	movs	r5, #1
 800a7a4:	e7c2      	b.n	800a72c <__gethex+0x388>
 800a7a6:	f016 061f 	ands.w	r6, r6, #31
 800a7aa:	d0fa      	beq.n	800a7a2 <__gethex+0x3fe>
 800a7ac:	4453      	add	r3, sl
 800a7ae:	f1c6 0620 	rsb	r6, r6, #32
 800a7b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a7b6:	f7fe f8c9 	bl	800894c <__hi0bits>
 800a7ba:	42b0      	cmp	r0, r6
 800a7bc:	dbe7      	blt.n	800a78e <__gethex+0x3ea>
 800a7be:	e7f0      	b.n	800a7a2 <__gethex+0x3fe>
 800a7c0:	0800b0e5 	.word	0x0800b0e5

0800a7c4 <L_shift>:
 800a7c4:	f1c2 0208 	rsb	r2, r2, #8
 800a7c8:	0092      	lsls	r2, r2, #2
 800a7ca:	b570      	push	{r4, r5, r6, lr}
 800a7cc:	f1c2 0620 	rsb	r6, r2, #32
 800a7d0:	6843      	ldr	r3, [r0, #4]
 800a7d2:	6804      	ldr	r4, [r0, #0]
 800a7d4:	fa03 f506 	lsl.w	r5, r3, r6
 800a7d8:	432c      	orrs	r4, r5
 800a7da:	40d3      	lsrs	r3, r2
 800a7dc:	6004      	str	r4, [r0, #0]
 800a7de:	f840 3f04 	str.w	r3, [r0, #4]!
 800a7e2:	4288      	cmp	r0, r1
 800a7e4:	d3f4      	bcc.n	800a7d0 <L_shift+0xc>
 800a7e6:	bd70      	pop	{r4, r5, r6, pc}

0800a7e8 <__match>:
 800a7e8:	b530      	push	{r4, r5, lr}
 800a7ea:	6803      	ldr	r3, [r0, #0]
 800a7ec:	3301      	adds	r3, #1
 800a7ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7f2:	b914      	cbnz	r4, 800a7fa <__match+0x12>
 800a7f4:	6003      	str	r3, [r0, #0]
 800a7f6:	2001      	movs	r0, #1
 800a7f8:	bd30      	pop	{r4, r5, pc}
 800a7fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a802:	2d19      	cmp	r5, #25
 800a804:	bf98      	it	ls
 800a806:	3220      	addls	r2, #32
 800a808:	42a2      	cmp	r2, r4
 800a80a:	d0f0      	beq.n	800a7ee <__match+0x6>
 800a80c:	2000      	movs	r0, #0
 800a80e:	e7f3      	b.n	800a7f8 <__match+0x10>

0800a810 <__hexnan>:
 800a810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a814:	680b      	ldr	r3, [r1, #0]
 800a816:	6801      	ldr	r1, [r0, #0]
 800a818:	115e      	asrs	r6, r3, #5
 800a81a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a81e:	f013 031f 	ands.w	r3, r3, #31
 800a822:	b087      	sub	sp, #28
 800a824:	bf18      	it	ne
 800a826:	3604      	addne	r6, #4
 800a828:	2500      	movs	r5, #0
 800a82a:	1f37      	subs	r7, r6, #4
 800a82c:	4682      	mov	sl, r0
 800a82e:	4690      	mov	r8, r2
 800a830:	9301      	str	r3, [sp, #4]
 800a832:	f846 5c04 	str.w	r5, [r6, #-4]
 800a836:	46b9      	mov	r9, r7
 800a838:	463c      	mov	r4, r7
 800a83a:	9502      	str	r5, [sp, #8]
 800a83c:	46ab      	mov	fp, r5
 800a83e:	784a      	ldrb	r2, [r1, #1]
 800a840:	1c4b      	adds	r3, r1, #1
 800a842:	9303      	str	r3, [sp, #12]
 800a844:	b342      	cbz	r2, 800a898 <__hexnan+0x88>
 800a846:	4610      	mov	r0, r2
 800a848:	9105      	str	r1, [sp, #20]
 800a84a:	9204      	str	r2, [sp, #16]
 800a84c:	f7ff fd94 	bl	800a378 <__hexdig_fun>
 800a850:	2800      	cmp	r0, #0
 800a852:	d151      	bne.n	800a8f8 <__hexnan+0xe8>
 800a854:	9a04      	ldr	r2, [sp, #16]
 800a856:	9905      	ldr	r1, [sp, #20]
 800a858:	2a20      	cmp	r2, #32
 800a85a:	d818      	bhi.n	800a88e <__hexnan+0x7e>
 800a85c:	9b02      	ldr	r3, [sp, #8]
 800a85e:	459b      	cmp	fp, r3
 800a860:	dd13      	ble.n	800a88a <__hexnan+0x7a>
 800a862:	454c      	cmp	r4, r9
 800a864:	d206      	bcs.n	800a874 <__hexnan+0x64>
 800a866:	2d07      	cmp	r5, #7
 800a868:	dc04      	bgt.n	800a874 <__hexnan+0x64>
 800a86a:	462a      	mov	r2, r5
 800a86c:	4649      	mov	r1, r9
 800a86e:	4620      	mov	r0, r4
 800a870:	f7ff ffa8 	bl	800a7c4 <L_shift>
 800a874:	4544      	cmp	r4, r8
 800a876:	d952      	bls.n	800a91e <__hexnan+0x10e>
 800a878:	2300      	movs	r3, #0
 800a87a:	f1a4 0904 	sub.w	r9, r4, #4
 800a87e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a882:	f8cd b008 	str.w	fp, [sp, #8]
 800a886:	464c      	mov	r4, r9
 800a888:	461d      	mov	r5, r3
 800a88a:	9903      	ldr	r1, [sp, #12]
 800a88c:	e7d7      	b.n	800a83e <__hexnan+0x2e>
 800a88e:	2a29      	cmp	r2, #41	@ 0x29
 800a890:	d157      	bne.n	800a942 <__hexnan+0x132>
 800a892:	3102      	adds	r1, #2
 800a894:	f8ca 1000 	str.w	r1, [sl]
 800a898:	f1bb 0f00 	cmp.w	fp, #0
 800a89c:	d051      	beq.n	800a942 <__hexnan+0x132>
 800a89e:	454c      	cmp	r4, r9
 800a8a0:	d206      	bcs.n	800a8b0 <__hexnan+0xa0>
 800a8a2:	2d07      	cmp	r5, #7
 800a8a4:	dc04      	bgt.n	800a8b0 <__hexnan+0xa0>
 800a8a6:	462a      	mov	r2, r5
 800a8a8:	4649      	mov	r1, r9
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	f7ff ff8a 	bl	800a7c4 <L_shift>
 800a8b0:	4544      	cmp	r4, r8
 800a8b2:	d936      	bls.n	800a922 <__hexnan+0x112>
 800a8b4:	f1a8 0204 	sub.w	r2, r8, #4
 800a8b8:	4623      	mov	r3, r4
 800a8ba:	f853 1b04 	ldr.w	r1, [r3], #4
 800a8be:	f842 1f04 	str.w	r1, [r2, #4]!
 800a8c2:	429f      	cmp	r7, r3
 800a8c4:	d2f9      	bcs.n	800a8ba <__hexnan+0xaa>
 800a8c6:	1b3b      	subs	r3, r7, r4
 800a8c8:	f023 0303 	bic.w	r3, r3, #3
 800a8cc:	3304      	adds	r3, #4
 800a8ce:	3401      	adds	r4, #1
 800a8d0:	3e03      	subs	r6, #3
 800a8d2:	42b4      	cmp	r4, r6
 800a8d4:	bf88      	it	hi
 800a8d6:	2304      	movhi	r3, #4
 800a8d8:	4443      	add	r3, r8
 800a8da:	2200      	movs	r2, #0
 800a8dc:	f843 2b04 	str.w	r2, [r3], #4
 800a8e0:	429f      	cmp	r7, r3
 800a8e2:	d2fb      	bcs.n	800a8dc <__hexnan+0xcc>
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	b91b      	cbnz	r3, 800a8f0 <__hexnan+0xe0>
 800a8e8:	4547      	cmp	r7, r8
 800a8ea:	d128      	bne.n	800a93e <__hexnan+0x12e>
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	603b      	str	r3, [r7, #0]
 800a8f0:	2005      	movs	r0, #5
 800a8f2:	b007      	add	sp, #28
 800a8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8f8:	3501      	adds	r5, #1
 800a8fa:	2d08      	cmp	r5, #8
 800a8fc:	f10b 0b01 	add.w	fp, fp, #1
 800a900:	dd06      	ble.n	800a910 <__hexnan+0x100>
 800a902:	4544      	cmp	r4, r8
 800a904:	d9c1      	bls.n	800a88a <__hexnan+0x7a>
 800a906:	2300      	movs	r3, #0
 800a908:	f844 3c04 	str.w	r3, [r4, #-4]
 800a90c:	2501      	movs	r5, #1
 800a90e:	3c04      	subs	r4, #4
 800a910:	6822      	ldr	r2, [r4, #0]
 800a912:	f000 000f 	and.w	r0, r0, #15
 800a916:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a91a:	6020      	str	r0, [r4, #0]
 800a91c:	e7b5      	b.n	800a88a <__hexnan+0x7a>
 800a91e:	2508      	movs	r5, #8
 800a920:	e7b3      	b.n	800a88a <__hexnan+0x7a>
 800a922:	9b01      	ldr	r3, [sp, #4]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d0dd      	beq.n	800a8e4 <__hexnan+0xd4>
 800a928:	f1c3 0320 	rsb	r3, r3, #32
 800a92c:	f04f 32ff 	mov.w	r2, #4294967295
 800a930:	40da      	lsrs	r2, r3
 800a932:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a936:	4013      	ands	r3, r2
 800a938:	f846 3c04 	str.w	r3, [r6, #-4]
 800a93c:	e7d2      	b.n	800a8e4 <__hexnan+0xd4>
 800a93e:	3f04      	subs	r7, #4
 800a940:	e7d0      	b.n	800a8e4 <__hexnan+0xd4>
 800a942:	2004      	movs	r0, #4
 800a944:	e7d5      	b.n	800a8f2 <__hexnan+0xe2>

0800a946 <__ascii_mbtowc>:
 800a946:	b082      	sub	sp, #8
 800a948:	b901      	cbnz	r1, 800a94c <__ascii_mbtowc+0x6>
 800a94a:	a901      	add	r1, sp, #4
 800a94c:	b142      	cbz	r2, 800a960 <__ascii_mbtowc+0x1a>
 800a94e:	b14b      	cbz	r3, 800a964 <__ascii_mbtowc+0x1e>
 800a950:	7813      	ldrb	r3, [r2, #0]
 800a952:	600b      	str	r3, [r1, #0]
 800a954:	7812      	ldrb	r2, [r2, #0]
 800a956:	1e10      	subs	r0, r2, #0
 800a958:	bf18      	it	ne
 800a95a:	2001      	movne	r0, #1
 800a95c:	b002      	add	sp, #8
 800a95e:	4770      	bx	lr
 800a960:	4610      	mov	r0, r2
 800a962:	e7fb      	b.n	800a95c <__ascii_mbtowc+0x16>
 800a964:	f06f 0001 	mvn.w	r0, #1
 800a968:	e7f8      	b.n	800a95c <__ascii_mbtowc+0x16>

0800a96a <_realloc_r>:
 800a96a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a96e:	4607      	mov	r7, r0
 800a970:	4614      	mov	r4, r2
 800a972:	460d      	mov	r5, r1
 800a974:	b921      	cbnz	r1, 800a980 <_realloc_r+0x16>
 800a976:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a97a:	4611      	mov	r1, r2
 800a97c:	f7fd be68 	b.w	8008650 <_malloc_r>
 800a980:	b92a      	cbnz	r2, 800a98e <_realloc_r+0x24>
 800a982:	f7fd fdf1 	bl	8008568 <_free_r>
 800a986:	4625      	mov	r5, r4
 800a988:	4628      	mov	r0, r5
 800a98a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a98e:	f000 f840 	bl	800aa12 <_malloc_usable_size_r>
 800a992:	4284      	cmp	r4, r0
 800a994:	4606      	mov	r6, r0
 800a996:	d802      	bhi.n	800a99e <_realloc_r+0x34>
 800a998:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a99c:	d8f4      	bhi.n	800a988 <_realloc_r+0x1e>
 800a99e:	4621      	mov	r1, r4
 800a9a0:	4638      	mov	r0, r7
 800a9a2:	f7fd fe55 	bl	8008650 <_malloc_r>
 800a9a6:	4680      	mov	r8, r0
 800a9a8:	b908      	cbnz	r0, 800a9ae <_realloc_r+0x44>
 800a9aa:	4645      	mov	r5, r8
 800a9ac:	e7ec      	b.n	800a988 <_realloc_r+0x1e>
 800a9ae:	42b4      	cmp	r4, r6
 800a9b0:	4622      	mov	r2, r4
 800a9b2:	4629      	mov	r1, r5
 800a9b4:	bf28      	it	cs
 800a9b6:	4632      	movcs	r2, r6
 800a9b8:	f7ff fc44 	bl	800a244 <memcpy>
 800a9bc:	4629      	mov	r1, r5
 800a9be:	4638      	mov	r0, r7
 800a9c0:	f7fd fdd2 	bl	8008568 <_free_r>
 800a9c4:	e7f1      	b.n	800a9aa <_realloc_r+0x40>

0800a9c6 <__ascii_wctomb>:
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	4608      	mov	r0, r1
 800a9ca:	b141      	cbz	r1, 800a9de <__ascii_wctomb+0x18>
 800a9cc:	2aff      	cmp	r2, #255	@ 0xff
 800a9ce:	d904      	bls.n	800a9da <__ascii_wctomb+0x14>
 800a9d0:	228a      	movs	r2, #138	@ 0x8a
 800a9d2:	601a      	str	r2, [r3, #0]
 800a9d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9d8:	4770      	bx	lr
 800a9da:	700a      	strb	r2, [r1, #0]
 800a9dc:	2001      	movs	r0, #1
 800a9de:	4770      	bx	lr

0800a9e0 <fiprintf>:
 800a9e0:	b40e      	push	{r1, r2, r3}
 800a9e2:	b503      	push	{r0, r1, lr}
 800a9e4:	4601      	mov	r1, r0
 800a9e6:	ab03      	add	r3, sp, #12
 800a9e8:	4805      	ldr	r0, [pc, #20]	@ (800aa00 <fiprintf+0x20>)
 800a9ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9ee:	6800      	ldr	r0, [r0, #0]
 800a9f0:	9301      	str	r3, [sp, #4]
 800a9f2:	f000 f83f 	bl	800aa74 <_vfiprintf_r>
 800a9f6:	b002      	add	sp, #8
 800a9f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9fc:	b003      	add	sp, #12
 800a9fe:	4770      	bx	lr
 800aa00:	20000034 	.word	0x20000034

0800aa04 <abort>:
 800aa04:	b508      	push	{r3, lr}
 800aa06:	2006      	movs	r0, #6
 800aa08:	f000 fa08 	bl	800ae1c <raise>
 800aa0c:	2001      	movs	r0, #1
 800aa0e:	f7f9 f86f 	bl	8003af0 <_exit>

0800aa12 <_malloc_usable_size_r>:
 800aa12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa16:	1f18      	subs	r0, r3, #4
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	bfbc      	itt	lt
 800aa1c:	580b      	ldrlt	r3, [r1, r0]
 800aa1e:	18c0      	addlt	r0, r0, r3
 800aa20:	4770      	bx	lr

0800aa22 <__sfputc_r>:
 800aa22:	6893      	ldr	r3, [r2, #8]
 800aa24:	3b01      	subs	r3, #1
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	b410      	push	{r4}
 800aa2a:	6093      	str	r3, [r2, #8]
 800aa2c:	da08      	bge.n	800aa40 <__sfputc_r+0x1e>
 800aa2e:	6994      	ldr	r4, [r2, #24]
 800aa30:	42a3      	cmp	r3, r4
 800aa32:	db01      	blt.n	800aa38 <__sfputc_r+0x16>
 800aa34:	290a      	cmp	r1, #10
 800aa36:	d103      	bne.n	800aa40 <__sfputc_r+0x1e>
 800aa38:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa3c:	f000 b932 	b.w	800aca4 <__swbuf_r>
 800aa40:	6813      	ldr	r3, [r2, #0]
 800aa42:	1c58      	adds	r0, r3, #1
 800aa44:	6010      	str	r0, [r2, #0]
 800aa46:	7019      	strb	r1, [r3, #0]
 800aa48:	4608      	mov	r0, r1
 800aa4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa4e:	4770      	bx	lr

0800aa50 <__sfputs_r>:
 800aa50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa52:	4606      	mov	r6, r0
 800aa54:	460f      	mov	r7, r1
 800aa56:	4614      	mov	r4, r2
 800aa58:	18d5      	adds	r5, r2, r3
 800aa5a:	42ac      	cmp	r4, r5
 800aa5c:	d101      	bne.n	800aa62 <__sfputs_r+0x12>
 800aa5e:	2000      	movs	r0, #0
 800aa60:	e007      	b.n	800aa72 <__sfputs_r+0x22>
 800aa62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa66:	463a      	mov	r2, r7
 800aa68:	4630      	mov	r0, r6
 800aa6a:	f7ff ffda 	bl	800aa22 <__sfputc_r>
 800aa6e:	1c43      	adds	r3, r0, #1
 800aa70:	d1f3      	bne.n	800aa5a <__sfputs_r+0xa>
 800aa72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800aa74 <_vfiprintf_r>:
 800aa74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa78:	460d      	mov	r5, r1
 800aa7a:	b09d      	sub	sp, #116	@ 0x74
 800aa7c:	4614      	mov	r4, r2
 800aa7e:	4698      	mov	r8, r3
 800aa80:	4606      	mov	r6, r0
 800aa82:	b118      	cbz	r0, 800aa8c <_vfiprintf_r+0x18>
 800aa84:	6a03      	ldr	r3, [r0, #32]
 800aa86:	b90b      	cbnz	r3, 800aa8c <_vfiprintf_r+0x18>
 800aa88:	f7fc fdf2 	bl	8007670 <__sinit>
 800aa8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa8e:	07d9      	lsls	r1, r3, #31
 800aa90:	d405      	bmi.n	800aa9e <_vfiprintf_r+0x2a>
 800aa92:	89ab      	ldrh	r3, [r5, #12]
 800aa94:	059a      	lsls	r2, r3, #22
 800aa96:	d402      	bmi.n	800aa9e <_vfiprintf_r+0x2a>
 800aa98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa9a:	f7fc ff02 	bl	80078a2 <__retarget_lock_acquire_recursive>
 800aa9e:	89ab      	ldrh	r3, [r5, #12]
 800aaa0:	071b      	lsls	r3, r3, #28
 800aaa2:	d501      	bpl.n	800aaa8 <_vfiprintf_r+0x34>
 800aaa4:	692b      	ldr	r3, [r5, #16]
 800aaa6:	b99b      	cbnz	r3, 800aad0 <_vfiprintf_r+0x5c>
 800aaa8:	4629      	mov	r1, r5
 800aaaa:	4630      	mov	r0, r6
 800aaac:	f000 f938 	bl	800ad20 <__swsetup_r>
 800aab0:	b170      	cbz	r0, 800aad0 <_vfiprintf_r+0x5c>
 800aab2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aab4:	07dc      	lsls	r4, r3, #31
 800aab6:	d504      	bpl.n	800aac2 <_vfiprintf_r+0x4e>
 800aab8:	f04f 30ff 	mov.w	r0, #4294967295
 800aabc:	b01d      	add	sp, #116	@ 0x74
 800aabe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac2:	89ab      	ldrh	r3, [r5, #12]
 800aac4:	0598      	lsls	r0, r3, #22
 800aac6:	d4f7      	bmi.n	800aab8 <_vfiprintf_r+0x44>
 800aac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aaca:	f7fc feeb 	bl	80078a4 <__retarget_lock_release_recursive>
 800aace:	e7f3      	b.n	800aab8 <_vfiprintf_r+0x44>
 800aad0:	2300      	movs	r3, #0
 800aad2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aad4:	2320      	movs	r3, #32
 800aad6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aada:	f8cd 800c 	str.w	r8, [sp, #12]
 800aade:	2330      	movs	r3, #48	@ 0x30
 800aae0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ac90 <_vfiprintf_r+0x21c>
 800aae4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aae8:	f04f 0901 	mov.w	r9, #1
 800aaec:	4623      	mov	r3, r4
 800aaee:	469a      	mov	sl, r3
 800aaf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaf4:	b10a      	cbz	r2, 800aafa <_vfiprintf_r+0x86>
 800aaf6:	2a25      	cmp	r2, #37	@ 0x25
 800aaf8:	d1f9      	bne.n	800aaee <_vfiprintf_r+0x7a>
 800aafa:	ebba 0b04 	subs.w	fp, sl, r4
 800aafe:	d00b      	beq.n	800ab18 <_vfiprintf_r+0xa4>
 800ab00:	465b      	mov	r3, fp
 800ab02:	4622      	mov	r2, r4
 800ab04:	4629      	mov	r1, r5
 800ab06:	4630      	mov	r0, r6
 800ab08:	f7ff ffa2 	bl	800aa50 <__sfputs_r>
 800ab0c:	3001      	adds	r0, #1
 800ab0e:	f000 80a7 	beq.w	800ac60 <_vfiprintf_r+0x1ec>
 800ab12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab14:	445a      	add	r2, fp
 800ab16:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab18:	f89a 3000 	ldrb.w	r3, [sl]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	f000 809f 	beq.w	800ac60 <_vfiprintf_r+0x1ec>
 800ab22:	2300      	movs	r3, #0
 800ab24:	f04f 32ff 	mov.w	r2, #4294967295
 800ab28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab2c:	f10a 0a01 	add.w	sl, sl, #1
 800ab30:	9304      	str	r3, [sp, #16]
 800ab32:	9307      	str	r3, [sp, #28]
 800ab34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab38:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab3a:	4654      	mov	r4, sl
 800ab3c:	2205      	movs	r2, #5
 800ab3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab42:	4853      	ldr	r0, [pc, #332]	@ (800ac90 <_vfiprintf_r+0x21c>)
 800ab44:	f7f5 fb44 	bl	80001d0 <memchr>
 800ab48:	9a04      	ldr	r2, [sp, #16]
 800ab4a:	b9d8      	cbnz	r0, 800ab84 <_vfiprintf_r+0x110>
 800ab4c:	06d1      	lsls	r1, r2, #27
 800ab4e:	bf44      	itt	mi
 800ab50:	2320      	movmi	r3, #32
 800ab52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab56:	0713      	lsls	r3, r2, #28
 800ab58:	bf44      	itt	mi
 800ab5a:	232b      	movmi	r3, #43	@ 0x2b
 800ab5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab60:	f89a 3000 	ldrb.w	r3, [sl]
 800ab64:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab66:	d015      	beq.n	800ab94 <_vfiprintf_r+0x120>
 800ab68:	9a07      	ldr	r2, [sp, #28]
 800ab6a:	4654      	mov	r4, sl
 800ab6c:	2000      	movs	r0, #0
 800ab6e:	f04f 0c0a 	mov.w	ip, #10
 800ab72:	4621      	mov	r1, r4
 800ab74:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab78:	3b30      	subs	r3, #48	@ 0x30
 800ab7a:	2b09      	cmp	r3, #9
 800ab7c:	d94b      	bls.n	800ac16 <_vfiprintf_r+0x1a2>
 800ab7e:	b1b0      	cbz	r0, 800abae <_vfiprintf_r+0x13a>
 800ab80:	9207      	str	r2, [sp, #28]
 800ab82:	e014      	b.n	800abae <_vfiprintf_r+0x13a>
 800ab84:	eba0 0308 	sub.w	r3, r0, r8
 800ab88:	fa09 f303 	lsl.w	r3, r9, r3
 800ab8c:	4313      	orrs	r3, r2
 800ab8e:	9304      	str	r3, [sp, #16]
 800ab90:	46a2      	mov	sl, r4
 800ab92:	e7d2      	b.n	800ab3a <_vfiprintf_r+0xc6>
 800ab94:	9b03      	ldr	r3, [sp, #12]
 800ab96:	1d19      	adds	r1, r3, #4
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	9103      	str	r1, [sp, #12]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	bfbb      	ittet	lt
 800aba0:	425b      	neglt	r3, r3
 800aba2:	f042 0202 	orrlt.w	r2, r2, #2
 800aba6:	9307      	strge	r3, [sp, #28]
 800aba8:	9307      	strlt	r3, [sp, #28]
 800abaa:	bfb8      	it	lt
 800abac:	9204      	strlt	r2, [sp, #16]
 800abae:	7823      	ldrb	r3, [r4, #0]
 800abb0:	2b2e      	cmp	r3, #46	@ 0x2e
 800abb2:	d10a      	bne.n	800abca <_vfiprintf_r+0x156>
 800abb4:	7863      	ldrb	r3, [r4, #1]
 800abb6:	2b2a      	cmp	r3, #42	@ 0x2a
 800abb8:	d132      	bne.n	800ac20 <_vfiprintf_r+0x1ac>
 800abba:	9b03      	ldr	r3, [sp, #12]
 800abbc:	1d1a      	adds	r2, r3, #4
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	9203      	str	r2, [sp, #12]
 800abc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800abc6:	3402      	adds	r4, #2
 800abc8:	9305      	str	r3, [sp, #20]
 800abca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aca0 <_vfiprintf_r+0x22c>
 800abce:	7821      	ldrb	r1, [r4, #0]
 800abd0:	2203      	movs	r2, #3
 800abd2:	4650      	mov	r0, sl
 800abd4:	f7f5 fafc 	bl	80001d0 <memchr>
 800abd8:	b138      	cbz	r0, 800abea <_vfiprintf_r+0x176>
 800abda:	9b04      	ldr	r3, [sp, #16]
 800abdc:	eba0 000a 	sub.w	r0, r0, sl
 800abe0:	2240      	movs	r2, #64	@ 0x40
 800abe2:	4082      	lsls	r2, r0
 800abe4:	4313      	orrs	r3, r2
 800abe6:	3401      	adds	r4, #1
 800abe8:	9304      	str	r3, [sp, #16]
 800abea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abee:	4829      	ldr	r0, [pc, #164]	@ (800ac94 <_vfiprintf_r+0x220>)
 800abf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800abf4:	2206      	movs	r2, #6
 800abf6:	f7f5 faeb 	bl	80001d0 <memchr>
 800abfa:	2800      	cmp	r0, #0
 800abfc:	d03f      	beq.n	800ac7e <_vfiprintf_r+0x20a>
 800abfe:	4b26      	ldr	r3, [pc, #152]	@ (800ac98 <_vfiprintf_r+0x224>)
 800ac00:	bb1b      	cbnz	r3, 800ac4a <_vfiprintf_r+0x1d6>
 800ac02:	9b03      	ldr	r3, [sp, #12]
 800ac04:	3307      	adds	r3, #7
 800ac06:	f023 0307 	bic.w	r3, r3, #7
 800ac0a:	3308      	adds	r3, #8
 800ac0c:	9303      	str	r3, [sp, #12]
 800ac0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac10:	443b      	add	r3, r7
 800ac12:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac14:	e76a      	b.n	800aaec <_vfiprintf_r+0x78>
 800ac16:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	2001      	movs	r0, #1
 800ac1e:	e7a8      	b.n	800ab72 <_vfiprintf_r+0xfe>
 800ac20:	2300      	movs	r3, #0
 800ac22:	3401      	adds	r4, #1
 800ac24:	9305      	str	r3, [sp, #20]
 800ac26:	4619      	mov	r1, r3
 800ac28:	f04f 0c0a 	mov.w	ip, #10
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac32:	3a30      	subs	r2, #48	@ 0x30
 800ac34:	2a09      	cmp	r2, #9
 800ac36:	d903      	bls.n	800ac40 <_vfiprintf_r+0x1cc>
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d0c6      	beq.n	800abca <_vfiprintf_r+0x156>
 800ac3c:	9105      	str	r1, [sp, #20]
 800ac3e:	e7c4      	b.n	800abca <_vfiprintf_r+0x156>
 800ac40:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac44:	4604      	mov	r4, r0
 800ac46:	2301      	movs	r3, #1
 800ac48:	e7f0      	b.n	800ac2c <_vfiprintf_r+0x1b8>
 800ac4a:	ab03      	add	r3, sp, #12
 800ac4c:	9300      	str	r3, [sp, #0]
 800ac4e:	462a      	mov	r2, r5
 800ac50:	4b12      	ldr	r3, [pc, #72]	@ (800ac9c <_vfiprintf_r+0x228>)
 800ac52:	a904      	add	r1, sp, #16
 800ac54:	4630      	mov	r0, r6
 800ac56:	f7fb febb 	bl	80069d0 <_printf_float>
 800ac5a:	4607      	mov	r7, r0
 800ac5c:	1c78      	adds	r0, r7, #1
 800ac5e:	d1d6      	bne.n	800ac0e <_vfiprintf_r+0x19a>
 800ac60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac62:	07d9      	lsls	r1, r3, #31
 800ac64:	d405      	bmi.n	800ac72 <_vfiprintf_r+0x1fe>
 800ac66:	89ab      	ldrh	r3, [r5, #12]
 800ac68:	059a      	lsls	r2, r3, #22
 800ac6a:	d402      	bmi.n	800ac72 <_vfiprintf_r+0x1fe>
 800ac6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac6e:	f7fc fe19 	bl	80078a4 <__retarget_lock_release_recursive>
 800ac72:	89ab      	ldrh	r3, [r5, #12]
 800ac74:	065b      	lsls	r3, r3, #25
 800ac76:	f53f af1f 	bmi.w	800aab8 <_vfiprintf_r+0x44>
 800ac7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac7c:	e71e      	b.n	800aabc <_vfiprintf_r+0x48>
 800ac7e:	ab03      	add	r3, sp, #12
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	462a      	mov	r2, r5
 800ac84:	4b05      	ldr	r3, [pc, #20]	@ (800ac9c <_vfiprintf_r+0x228>)
 800ac86:	a904      	add	r1, sp, #16
 800ac88:	4630      	mov	r0, r6
 800ac8a:	f7fc f939 	bl	8006f00 <_printf_i>
 800ac8e:	e7e4      	b.n	800ac5a <_vfiprintf_r+0x1e6>
 800ac90:	0800b151 	.word	0x0800b151
 800ac94:	0800b15b 	.word	0x0800b15b
 800ac98:	080069d1 	.word	0x080069d1
 800ac9c:	0800aa51 	.word	0x0800aa51
 800aca0:	0800b157 	.word	0x0800b157

0800aca4 <__swbuf_r>:
 800aca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca6:	460e      	mov	r6, r1
 800aca8:	4614      	mov	r4, r2
 800acaa:	4605      	mov	r5, r0
 800acac:	b118      	cbz	r0, 800acb6 <__swbuf_r+0x12>
 800acae:	6a03      	ldr	r3, [r0, #32]
 800acb0:	b90b      	cbnz	r3, 800acb6 <__swbuf_r+0x12>
 800acb2:	f7fc fcdd 	bl	8007670 <__sinit>
 800acb6:	69a3      	ldr	r3, [r4, #24]
 800acb8:	60a3      	str	r3, [r4, #8]
 800acba:	89a3      	ldrh	r3, [r4, #12]
 800acbc:	071a      	lsls	r2, r3, #28
 800acbe:	d501      	bpl.n	800acc4 <__swbuf_r+0x20>
 800acc0:	6923      	ldr	r3, [r4, #16]
 800acc2:	b943      	cbnz	r3, 800acd6 <__swbuf_r+0x32>
 800acc4:	4621      	mov	r1, r4
 800acc6:	4628      	mov	r0, r5
 800acc8:	f000 f82a 	bl	800ad20 <__swsetup_r>
 800accc:	b118      	cbz	r0, 800acd6 <__swbuf_r+0x32>
 800acce:	f04f 37ff 	mov.w	r7, #4294967295
 800acd2:	4638      	mov	r0, r7
 800acd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acd6:	6823      	ldr	r3, [r4, #0]
 800acd8:	6922      	ldr	r2, [r4, #16]
 800acda:	1a98      	subs	r0, r3, r2
 800acdc:	6963      	ldr	r3, [r4, #20]
 800acde:	b2f6      	uxtb	r6, r6
 800ace0:	4283      	cmp	r3, r0
 800ace2:	4637      	mov	r7, r6
 800ace4:	dc05      	bgt.n	800acf2 <__swbuf_r+0x4e>
 800ace6:	4621      	mov	r1, r4
 800ace8:	4628      	mov	r0, r5
 800acea:	f7ff fa47 	bl	800a17c <_fflush_r>
 800acee:	2800      	cmp	r0, #0
 800acf0:	d1ed      	bne.n	800acce <__swbuf_r+0x2a>
 800acf2:	68a3      	ldr	r3, [r4, #8]
 800acf4:	3b01      	subs	r3, #1
 800acf6:	60a3      	str	r3, [r4, #8]
 800acf8:	6823      	ldr	r3, [r4, #0]
 800acfa:	1c5a      	adds	r2, r3, #1
 800acfc:	6022      	str	r2, [r4, #0]
 800acfe:	701e      	strb	r6, [r3, #0]
 800ad00:	6962      	ldr	r2, [r4, #20]
 800ad02:	1c43      	adds	r3, r0, #1
 800ad04:	429a      	cmp	r2, r3
 800ad06:	d004      	beq.n	800ad12 <__swbuf_r+0x6e>
 800ad08:	89a3      	ldrh	r3, [r4, #12]
 800ad0a:	07db      	lsls	r3, r3, #31
 800ad0c:	d5e1      	bpl.n	800acd2 <__swbuf_r+0x2e>
 800ad0e:	2e0a      	cmp	r6, #10
 800ad10:	d1df      	bne.n	800acd2 <__swbuf_r+0x2e>
 800ad12:	4621      	mov	r1, r4
 800ad14:	4628      	mov	r0, r5
 800ad16:	f7ff fa31 	bl	800a17c <_fflush_r>
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	d0d9      	beq.n	800acd2 <__swbuf_r+0x2e>
 800ad1e:	e7d6      	b.n	800acce <__swbuf_r+0x2a>

0800ad20 <__swsetup_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	4b29      	ldr	r3, [pc, #164]	@ (800adc8 <__swsetup_r+0xa8>)
 800ad24:	4605      	mov	r5, r0
 800ad26:	6818      	ldr	r0, [r3, #0]
 800ad28:	460c      	mov	r4, r1
 800ad2a:	b118      	cbz	r0, 800ad34 <__swsetup_r+0x14>
 800ad2c:	6a03      	ldr	r3, [r0, #32]
 800ad2e:	b90b      	cbnz	r3, 800ad34 <__swsetup_r+0x14>
 800ad30:	f7fc fc9e 	bl	8007670 <__sinit>
 800ad34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad38:	0719      	lsls	r1, r3, #28
 800ad3a:	d422      	bmi.n	800ad82 <__swsetup_r+0x62>
 800ad3c:	06da      	lsls	r2, r3, #27
 800ad3e:	d407      	bmi.n	800ad50 <__swsetup_r+0x30>
 800ad40:	2209      	movs	r2, #9
 800ad42:	602a      	str	r2, [r5, #0]
 800ad44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad48:	81a3      	strh	r3, [r4, #12]
 800ad4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad4e:	e033      	b.n	800adb8 <__swsetup_r+0x98>
 800ad50:	0758      	lsls	r0, r3, #29
 800ad52:	d512      	bpl.n	800ad7a <__swsetup_r+0x5a>
 800ad54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad56:	b141      	cbz	r1, 800ad6a <__swsetup_r+0x4a>
 800ad58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad5c:	4299      	cmp	r1, r3
 800ad5e:	d002      	beq.n	800ad66 <__swsetup_r+0x46>
 800ad60:	4628      	mov	r0, r5
 800ad62:	f7fd fc01 	bl	8008568 <_free_r>
 800ad66:	2300      	movs	r3, #0
 800ad68:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad6a:	89a3      	ldrh	r3, [r4, #12]
 800ad6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ad70:	81a3      	strh	r3, [r4, #12]
 800ad72:	2300      	movs	r3, #0
 800ad74:	6063      	str	r3, [r4, #4]
 800ad76:	6923      	ldr	r3, [r4, #16]
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	89a3      	ldrh	r3, [r4, #12]
 800ad7c:	f043 0308 	orr.w	r3, r3, #8
 800ad80:	81a3      	strh	r3, [r4, #12]
 800ad82:	6923      	ldr	r3, [r4, #16]
 800ad84:	b94b      	cbnz	r3, 800ad9a <__swsetup_r+0x7a>
 800ad86:	89a3      	ldrh	r3, [r4, #12]
 800ad88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ad8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad90:	d003      	beq.n	800ad9a <__swsetup_r+0x7a>
 800ad92:	4621      	mov	r1, r4
 800ad94:	4628      	mov	r0, r5
 800ad96:	f000 f883 	bl	800aea0 <__smakebuf_r>
 800ad9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad9e:	f013 0201 	ands.w	r2, r3, #1
 800ada2:	d00a      	beq.n	800adba <__swsetup_r+0x9a>
 800ada4:	2200      	movs	r2, #0
 800ada6:	60a2      	str	r2, [r4, #8]
 800ada8:	6962      	ldr	r2, [r4, #20]
 800adaa:	4252      	negs	r2, r2
 800adac:	61a2      	str	r2, [r4, #24]
 800adae:	6922      	ldr	r2, [r4, #16]
 800adb0:	b942      	cbnz	r2, 800adc4 <__swsetup_r+0xa4>
 800adb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800adb6:	d1c5      	bne.n	800ad44 <__swsetup_r+0x24>
 800adb8:	bd38      	pop	{r3, r4, r5, pc}
 800adba:	0799      	lsls	r1, r3, #30
 800adbc:	bf58      	it	pl
 800adbe:	6962      	ldrpl	r2, [r4, #20]
 800adc0:	60a2      	str	r2, [r4, #8]
 800adc2:	e7f4      	b.n	800adae <__swsetup_r+0x8e>
 800adc4:	2000      	movs	r0, #0
 800adc6:	e7f7      	b.n	800adb8 <__swsetup_r+0x98>
 800adc8:	20000034 	.word	0x20000034

0800adcc <_raise_r>:
 800adcc:	291f      	cmp	r1, #31
 800adce:	b538      	push	{r3, r4, r5, lr}
 800add0:	4605      	mov	r5, r0
 800add2:	460c      	mov	r4, r1
 800add4:	d904      	bls.n	800ade0 <_raise_r+0x14>
 800add6:	2316      	movs	r3, #22
 800add8:	6003      	str	r3, [r0, #0]
 800adda:	f04f 30ff 	mov.w	r0, #4294967295
 800adde:	bd38      	pop	{r3, r4, r5, pc}
 800ade0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ade2:	b112      	cbz	r2, 800adea <_raise_r+0x1e>
 800ade4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ade8:	b94b      	cbnz	r3, 800adfe <_raise_r+0x32>
 800adea:	4628      	mov	r0, r5
 800adec:	f000 f830 	bl	800ae50 <_getpid_r>
 800adf0:	4622      	mov	r2, r4
 800adf2:	4601      	mov	r1, r0
 800adf4:	4628      	mov	r0, r5
 800adf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adfa:	f000 b817 	b.w	800ae2c <_kill_r>
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d00a      	beq.n	800ae18 <_raise_r+0x4c>
 800ae02:	1c59      	adds	r1, r3, #1
 800ae04:	d103      	bne.n	800ae0e <_raise_r+0x42>
 800ae06:	2316      	movs	r3, #22
 800ae08:	6003      	str	r3, [r0, #0]
 800ae0a:	2001      	movs	r0, #1
 800ae0c:	e7e7      	b.n	800adde <_raise_r+0x12>
 800ae0e:	2100      	movs	r1, #0
 800ae10:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ae14:	4620      	mov	r0, r4
 800ae16:	4798      	blx	r3
 800ae18:	2000      	movs	r0, #0
 800ae1a:	e7e0      	b.n	800adde <_raise_r+0x12>

0800ae1c <raise>:
 800ae1c:	4b02      	ldr	r3, [pc, #8]	@ (800ae28 <raise+0xc>)
 800ae1e:	4601      	mov	r1, r0
 800ae20:	6818      	ldr	r0, [r3, #0]
 800ae22:	f7ff bfd3 	b.w	800adcc <_raise_r>
 800ae26:	bf00      	nop
 800ae28:	20000034 	.word	0x20000034

0800ae2c <_kill_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d07      	ldr	r5, [pc, #28]	@ (800ae4c <_kill_r+0x20>)
 800ae30:	2300      	movs	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	4611      	mov	r1, r2
 800ae38:	602b      	str	r3, [r5, #0]
 800ae3a:	f7f8 fe51 	bl	8003ae0 <_kill>
 800ae3e:	1c43      	adds	r3, r0, #1
 800ae40:	d102      	bne.n	800ae48 <_kill_r+0x1c>
 800ae42:	682b      	ldr	r3, [r5, #0]
 800ae44:	b103      	cbz	r3, 800ae48 <_kill_r+0x1c>
 800ae46:	6023      	str	r3, [r4, #0]
 800ae48:	bd38      	pop	{r3, r4, r5, pc}
 800ae4a:	bf00      	nop
 800ae4c:	20001ff0 	.word	0x20001ff0

0800ae50 <_getpid_r>:
 800ae50:	f7f8 be44 	b.w	8003adc <_getpid>

0800ae54 <__swhatbuf_r>:
 800ae54:	b570      	push	{r4, r5, r6, lr}
 800ae56:	460c      	mov	r4, r1
 800ae58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae5c:	2900      	cmp	r1, #0
 800ae5e:	b096      	sub	sp, #88	@ 0x58
 800ae60:	4615      	mov	r5, r2
 800ae62:	461e      	mov	r6, r3
 800ae64:	da0d      	bge.n	800ae82 <__swhatbuf_r+0x2e>
 800ae66:	89a3      	ldrh	r3, [r4, #12]
 800ae68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ae6c:	f04f 0100 	mov.w	r1, #0
 800ae70:	bf14      	ite	ne
 800ae72:	2340      	movne	r3, #64	@ 0x40
 800ae74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ae78:	2000      	movs	r0, #0
 800ae7a:	6031      	str	r1, [r6, #0]
 800ae7c:	602b      	str	r3, [r5, #0]
 800ae7e:	b016      	add	sp, #88	@ 0x58
 800ae80:	bd70      	pop	{r4, r5, r6, pc}
 800ae82:	466a      	mov	r2, sp
 800ae84:	f000 f848 	bl	800af18 <_fstat_r>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	dbec      	blt.n	800ae66 <__swhatbuf_r+0x12>
 800ae8c:	9901      	ldr	r1, [sp, #4]
 800ae8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ae92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ae96:	4259      	negs	r1, r3
 800ae98:	4159      	adcs	r1, r3
 800ae9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ae9e:	e7eb      	b.n	800ae78 <__swhatbuf_r+0x24>

0800aea0 <__smakebuf_r>:
 800aea0:	898b      	ldrh	r3, [r1, #12]
 800aea2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aea4:	079d      	lsls	r5, r3, #30
 800aea6:	4606      	mov	r6, r0
 800aea8:	460c      	mov	r4, r1
 800aeaa:	d507      	bpl.n	800aebc <__smakebuf_r+0x1c>
 800aeac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	6123      	str	r3, [r4, #16]
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	6163      	str	r3, [r4, #20]
 800aeb8:	b003      	add	sp, #12
 800aeba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aebc:	ab01      	add	r3, sp, #4
 800aebe:	466a      	mov	r2, sp
 800aec0:	f7ff ffc8 	bl	800ae54 <__swhatbuf_r>
 800aec4:	9f00      	ldr	r7, [sp, #0]
 800aec6:	4605      	mov	r5, r0
 800aec8:	4639      	mov	r1, r7
 800aeca:	4630      	mov	r0, r6
 800aecc:	f7fd fbc0 	bl	8008650 <_malloc_r>
 800aed0:	b948      	cbnz	r0, 800aee6 <__smakebuf_r+0x46>
 800aed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aed6:	059a      	lsls	r2, r3, #22
 800aed8:	d4ee      	bmi.n	800aeb8 <__smakebuf_r+0x18>
 800aeda:	f023 0303 	bic.w	r3, r3, #3
 800aede:	f043 0302 	orr.w	r3, r3, #2
 800aee2:	81a3      	strh	r3, [r4, #12]
 800aee4:	e7e2      	b.n	800aeac <__smakebuf_r+0xc>
 800aee6:	89a3      	ldrh	r3, [r4, #12]
 800aee8:	6020      	str	r0, [r4, #0]
 800aeea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeee:	81a3      	strh	r3, [r4, #12]
 800aef0:	9b01      	ldr	r3, [sp, #4]
 800aef2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aef6:	b15b      	cbz	r3, 800af10 <__smakebuf_r+0x70>
 800aef8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aefc:	4630      	mov	r0, r6
 800aefe:	f000 f81d 	bl	800af3c <_isatty_r>
 800af02:	b128      	cbz	r0, 800af10 <__smakebuf_r+0x70>
 800af04:	89a3      	ldrh	r3, [r4, #12]
 800af06:	f023 0303 	bic.w	r3, r3, #3
 800af0a:	f043 0301 	orr.w	r3, r3, #1
 800af0e:	81a3      	strh	r3, [r4, #12]
 800af10:	89a3      	ldrh	r3, [r4, #12]
 800af12:	431d      	orrs	r5, r3
 800af14:	81a5      	strh	r5, [r4, #12]
 800af16:	e7cf      	b.n	800aeb8 <__smakebuf_r+0x18>

0800af18 <_fstat_r>:
 800af18:	b538      	push	{r3, r4, r5, lr}
 800af1a:	4d07      	ldr	r5, [pc, #28]	@ (800af38 <_fstat_r+0x20>)
 800af1c:	2300      	movs	r3, #0
 800af1e:	4604      	mov	r4, r0
 800af20:	4608      	mov	r0, r1
 800af22:	4611      	mov	r1, r2
 800af24:	602b      	str	r3, [r5, #0]
 800af26:	f7f8 fe09 	bl	8003b3c <_fstat>
 800af2a:	1c43      	adds	r3, r0, #1
 800af2c:	d102      	bne.n	800af34 <_fstat_r+0x1c>
 800af2e:	682b      	ldr	r3, [r5, #0]
 800af30:	b103      	cbz	r3, 800af34 <_fstat_r+0x1c>
 800af32:	6023      	str	r3, [r4, #0]
 800af34:	bd38      	pop	{r3, r4, r5, pc}
 800af36:	bf00      	nop
 800af38:	20001ff0 	.word	0x20001ff0

0800af3c <_isatty_r>:
 800af3c:	b538      	push	{r3, r4, r5, lr}
 800af3e:	4d06      	ldr	r5, [pc, #24]	@ (800af58 <_isatty_r+0x1c>)
 800af40:	2300      	movs	r3, #0
 800af42:	4604      	mov	r4, r0
 800af44:	4608      	mov	r0, r1
 800af46:	602b      	str	r3, [r5, #0]
 800af48:	f7f8 fdfe 	bl	8003b48 <_isatty>
 800af4c:	1c43      	adds	r3, r0, #1
 800af4e:	d102      	bne.n	800af56 <_isatty_r+0x1a>
 800af50:	682b      	ldr	r3, [r5, #0]
 800af52:	b103      	cbz	r3, 800af56 <_isatty_r+0x1a>
 800af54:	6023      	str	r3, [r4, #0]
 800af56:	bd38      	pop	{r3, r4, r5, pc}
 800af58:	20001ff0 	.word	0x20001ff0

0800af5c <_init>:
 800af5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af5e:	bf00      	nop
 800af60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af62:	bc08      	pop	{r3}
 800af64:	469e      	mov	lr, r3
 800af66:	4770      	bx	lr

0800af68 <_fini>:
 800af68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af6a:	bf00      	nop
 800af6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af6e:	bc08      	pop	{r3}
 800af70:	469e      	mov	lr, r3
 800af72:	4770      	bx	lr
