// Seed: 1469678069
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 ();
  id_2(
      .id_0(id_1), .id_1(1), .id_2(id_3), .id_3(id_3), .id_4(id_3)
  );
  wire id_4;
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  always begin : LABEL_0
    id_3 <= #1 1'b0;
  end
  always id_6 = id_5;
  always_latch
    if (id_1[1]) begin : LABEL_0
      id_6[1 : 1] <= 1;
    end
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
