
---------- Begin Simulation Statistics ----------
final_tick                               27118744050500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 784689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670688                       # Number of bytes of host memory used
host_op_rate                                   917102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12662.08                       # Real time elapsed on the host
host_tick_rate                             2141728599                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9935802543                       # Number of instructions simulated
sim_ops                                   11612424581                       # Number of ops (including micro ops) simulated
sim_seconds                                 27.118744                       # Number of seconds simulated
sim_ticks                                27118744050500                       # Number of ticks simulated
system.cpu.Branches                         222820250                       # Number of branches fetched
system.cpu.committedInsts                  9935802543                       # Number of instructions committed
system.cpu.committedOps                   11612424581                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                      54237488101                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                54237488101                       # Number of busy cycles
system.cpu.num_cc_register_reads           1884179082                       # number of times the CC registers were read
system.cpu.num_cc_register_writes          6029759241                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    213645323                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                9340873                       # Number of float alu accesses
system.cpu.num_fp_insts                       9340873                       # number of float instructions
system.cpu.num_fp_register_reads             15691071                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8219022                       # number of times the floating registers were written
system.cpu.num_func_calls                     4868936                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses           11600837599                       # Number of integer alu accesses
system.cpu.num_int_insts                  11600837599                       # number of integer instructions
system.cpu.num_int_register_reads         26848273981                       # number of times the integer registers were read
system.cpu.num_int_register_writes        11160482663                       # number of times the integer registers were written
system.cpu.num_load_insts                  4257469866                       # Number of load instructions
system.cpu.num_mem_refs                    4668068866                       # number of memory refs
system.cpu.num_store_insts                  410599000                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               4865790      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                6740265329     58.04%     58.08% # Class of executed instruction
system.cpu.op_class::IntMult                191381682      1.65%     59.73% # Class of executed instruction
system.cpu.op_class::IntDiv                   1308285      0.01%     59.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                  373786      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                      318      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                  1494359      0.01%     59.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     59.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                  1494408      0.01%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                 3361621      0.03%     59.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdShift                     85      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.80% # Class of executed instruction
system.cpu.op_class::MemRead               4256348749     36.65%     96.45% # Class of executed instruction
system.cpu.op_class::MemWrite               410224418      3.53%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1121117      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             374582      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                11612614567                       # Class of executed instruction
system.cpu.workload.numSyscalls                186840                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     96098394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     192215945                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    103448157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     92827126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    206901359                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       92827126                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data   4564613481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4564613481                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   4564613481                       # number of overall hits
system.cpu.dcache.overall_hits::total      4564613481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    103452243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      103452243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    103452243                       # number of overall misses
system.cpu.dcache.overall_misses::total     103452243                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 9493202379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 9493202379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 9493202379000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 9493202379000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   4668065724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4668065724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   4668065724                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4668065724                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 91764.103935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91764.103935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 91764.103935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91764.103935                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       842690                       # number of writebacks
system.cpu.dcache.writebacks::total            842690                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data    103452243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    103452243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data    103452243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    103452243                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 9389750136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 9389750136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 9389750136000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9389750136000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022162                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022162                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022162                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90764.103935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90764.103935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90764.103935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90764.103935                       # average overall mshr miss latency
system.cpu.dcache.replacements              103448147                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   4154746484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      4154746484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data    102723343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     102723343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 9470074630000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 9470074630000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   4257469827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   4257469827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92190.093833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92190.093833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data    102723343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    102723343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 9367351287000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 9367351287000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91190.093833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91190.093833                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    409866997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      409866997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       728900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       728900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23127749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23127749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    410595897                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    410595897                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31729.659761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31729.659761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       728900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       728900                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22398849000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22398849000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30729.659761                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30729.659761                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.861427                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4668065724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         103452243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.122905                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4095.861427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2042                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1319                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        9439583691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       9439583691                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  4257469870                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   410599000                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                     194136782                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        196001                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst  13060851669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      13060851669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst  13060851669                       # number of overall hits
system.cpu.icache.overall_hits::total     13060851669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          959                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            959                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          959                       # number of overall misses
system.cpu.icache.overall_misses::total           959                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76525500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76525500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76525500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76525500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst  13060852628                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  13060852628                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst  13060852628                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  13060852628                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79797.184567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79797.184567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79797.184567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79797.184567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          959                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          959                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          959                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          959                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75566500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75566500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75566500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78797.184567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78797.184567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78797.184567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78797.184567                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst  13060851669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     13060851669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          959                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           959                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76525500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76525500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst  13060852628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  13060852628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79797.184567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79797.184567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75566500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78797.184567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78797.184567                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           948.669673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4470918036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               959                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4662062.602711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   948.669673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.231609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.231609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          949                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.231689                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       26121706215                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      26121706215                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                 13060852666                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           149                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 27118744050500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data              7335651                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7335651                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data             7335651                       # number of overall hits
system.l2.overall_hits::total                 7335651                       # number of overall hits
system.l2.demand_misses::.cpu.inst                959                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           96116592                       # number of demand (read+write) misses
system.l2.demand_misses::total               96117551                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               959                       # number of overall misses
system.l2.overall_misses::.cpu.data          96116592                       # number of overall misses
system.l2.overall_misses::total              96117551                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 9157544843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     9157618967500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74124500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 9157544843000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    9157618967500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data        103452243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            103453202                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data       103452243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           103453202                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.929091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929092                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.929091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929092                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77293.534932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95275.380165                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95275.200754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77293.534932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95275.380165                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95275.200754                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              233142                       # number of writebacks
system.l2.writebacks::total                    233142                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      96116592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          96117551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     96116592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         96117551                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 8196378923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 8196443457500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 8196378923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8196443457500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.929091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.929092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.929091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929092                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67293.534932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85275.380165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85275.200754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67293.534932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85275.380165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85275.200754                       # average overall mshr miss latency
system.l2.replacements                       96197401                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       842690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           842690                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       842690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       842690                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     92728119                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      92728119                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            516443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                516443                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          212457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              212457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15882847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15882847000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        728900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            728900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.291476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.291476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74757.936900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74757.936900                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       212457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         212457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13758277000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13758277000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.291476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.291476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64757.936900                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64757.936900                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77293.534932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77293.534932                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64534500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64534500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67293.534932                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67293.534932                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       6819208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6819208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data     95904135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        95904135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 9141661996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 9141661996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data    102723343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     102723343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.933616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.933616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95320.832579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95320.832579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data     95904135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     95904135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 8182620646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 8182620646000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.933616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.933616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85320.832579                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85320.832579                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16381.653898                       # Cycle average of tags in use
system.l2.tags.total_refs                   114173240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  96213785                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.186662                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.950965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.473577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16338.229356                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999857                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14953                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 303115144                       # Number of tag accesses
system.l2.tags.data_accesses                303115144                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    216167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  96094535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.455648366250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12033                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12033                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           199389481                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             204259                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    96117551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     233142                       # Number of write requests accepted
system.mem_ctrls.readBursts                  96117551                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   233142                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22057                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16975                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              96117551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               233142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                96095494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    7983.921549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.354649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  31271.890265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        11217     93.22%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535           30      0.25%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303          190      1.58%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071          357      2.97%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839          208      1.73%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607           11      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-229375            6      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-294911            4      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-327679            5      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-360447            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-393215            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::524288-557055            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12033                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.963018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.960799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.272361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              219      1.82%      1.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.17%      1.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11781     97.91%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12033                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 1411648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              6151523264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14921088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    226.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  27118743678500                       # Total gap between requests
system.mem_ctrls.avgGap                     281458.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        61376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data   6150050240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     13833536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2263.231655776787                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 226782266.485036909580                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 510109.759295616997                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          959                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     96116592                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       233142                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25388000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 4243814097500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 638817328546250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26473.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44152.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2740035379.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        61376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data   6151461888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    6151523264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        61376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        61376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     14921088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     14921088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          959                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     96116592                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       96117551                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       233142                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        233142                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         2263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    226834321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        226836584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         2263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total         2263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       550213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          550213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       550213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         2263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    226834321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       227386797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             96095494                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              216149                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      5885499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      8477097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      6269332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      8799727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      5147298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      5963397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      5458983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      5050436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      5528666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      5917152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      5865066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      5621069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      5605936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      5304069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      5450579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      5751188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        13341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        13405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        13440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        13365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        13473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        13492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        13212                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            2442048973000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          480477470000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4243839485500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25412.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           44162.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              205911                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             176802                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate             0.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     95928919                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    64.255331                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    64.086669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    11.772846                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     95823493     99.89%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        65444      0.07%     99.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        12560      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         7514      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         4307      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4476      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2415      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2185      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6525      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     95928919                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            6150111616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           13833536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              226.784530                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.510110                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate                0.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    363841219560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    193386171660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   364509630660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     560278260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2140730270640.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 11869734965100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 418031429280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  15350793965160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.058440                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 991447065500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF 905554260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 25221742725000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    321091340640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    170664075945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   321612196500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     568019520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2140730270640.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 11747433781500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 521021899680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  15223121584425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   561.350539                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1259765339000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF 905554260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 24953424451500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           95905094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       233142                       # Transaction distribution
system.membus.trans_dist::CleanEvict         95865252                       # Transaction distribution
system.membus.trans_dist::ReadExReq            212457                       # Transaction distribution
system.membus.trans_dist::ReadExResp           212457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      95905094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    288333496                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total    288333496                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              288333496                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   6166444352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   6166444352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              6166444352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          96117551                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                96117551    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            96117551                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy        193148518000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       540651472500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp         102724302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1075832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       198569716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           728900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          728900                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           959                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    102723343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1928                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    310352633                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             310354561                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   6674875712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             6674937728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        96197401                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14921088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        199650603                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.464948                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498770                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              106823477     53.51%     53.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1               92827126     46.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          199650603                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 27118744050500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       104293379500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1438500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      155178364500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
