{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713649193031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713649193032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lab3_1.v " "Can't analyze file -- file ../lab3_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1713649198849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/legion/quartus and verilog/verilog/third year/5th semester/lab3/lab3_2/lab3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/legion/quartus and verilog/verilog/third year/5th semester/lab3/lab3_2/lab3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_2 " "Found entity 1: lab3_2" {  } { { "../lab3_2/lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713649198851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713649198851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/legion/quartus and verilog/verilog/third year/5th semester/lab3/lab3_3/lab3_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/legion/quartus and verilog/verilog/third year/5th semester/lab3/lab3_3/lab3_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_3 " "Found entity 1: lab3_3" {  } { { "../lab3_3/lab3_3.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_3/lab3_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713649198852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713649198852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_4 " "Found entity 1: lab3_4" {  } { { "lab3_4.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_4/lab3_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713649198858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713649198858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_4 " "Elaborating entity \"lab3_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713649198870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_2 lab3_2:par2 " "Elaborating entity \"lab3_2\" for hierarchy \"lab3_2:par2\"" {  } { { "lab3_4.v" "par2" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_4/lab3_4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713649198888 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_codes.data_a 0 lab3_2.v(6) " "Net \"segment_codes.data_a\" at lab3_2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../lab3_2/lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713649198889 "|lab3_4|lab3_2:par2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_codes.waddr_a 0 lab3_2.v(6) " "Net \"segment_codes.waddr_a\" at lab3_2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../lab3_2/lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713649198889 "|lab3_4|lab3_2:par2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_codes.we_a 0 lab3_2.v(6) " "Net \"segment_codes.we_a\" at lab3_2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../lab3_2/lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713649198889 "|lab3_4|lab3_2:par2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_3 lab3_3:par4 " "Elaborating entity \"lab3_3\" for hierarchy \"lab3_3:par4\"" {  } { { "lab3_4.v" "par4" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_4/lab3_4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713649198893 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "par1 lab3_1 " "Node instance \"par1\" instantiates undefined entity \"lab3_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "lab3_4.v" "par1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_4/lab3_4.v" 16 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1713649198896 ""}
