0.6
2018.3
Dec  7 2018
00:33:28
E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sim_1/new/DataMemory_tb.v,1621394280,verilog,,,,DataMemory_tb,,,,,,,,
E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sim_1/new/Registers_tb.v,1621396610,verilog,,,,Registers_tb,,,,,,,,
E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sim_1/new/Signext_tb.v,1621394875,verilog,,,,Signext_tb,,,,,,,,
E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sources_1/new/DataMemory.v,1621394089,verilog,,E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sim_1/new/DataMemory_tb.v,,DataMemory,,,,,,,,
E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sources_1/new/Registers.v,1621396802,verilog,,E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sim_1/new/Registers_tb.v,,Registers,,,,,,,,
E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sources_1/new/Signext.v,1621394882,verilog,,E:/arch/my_files/SSC_CS145/project_files/projects/lab04/lab04.srcs/sim_1/new/Signext_tb.v,,Signext,,,,,,,,
