LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY Decoder IS
	PORT (
		OPCODE : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
		FUNCT : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
		OPERACAO : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		OUTPUT : OUT STD_LOGIC_VECTOR(8 DOWNTO 0)
	);
END ENTITY;

ARCHITECTURE arch_name OF Decoder IS
	CONSTANT ADDR : STD_LOGIC_VECTOR(5 DOWNTO 0) := "100000";
	CONSTANT SUBR : STD_LOGIC_VECTOR(5 DOWNTO 0) := "100010";
	CONSTANT LW : STD_LOGIC_VECTOR(5 DOWNTO 0) := "100011";
	CONSTANT SW : STD_LOGIC_VECTOR(5 DOWNTO 0) := "101011";
	CONSTANT BEQ : STD_LOGIC_VECTOR(5 DOWNTO 0) := "000100";
	CONSTANT J : STD_LOGIC_VECTOR(5 DOWNTO 0) := "000010";
	CONSTANT SLT : STD_LOGIC_VECTOR(5 DOWNTO 0) := "101010";
	CONSTANT ANDR : STD_LOGIC_VECTOR(5 DOWNTO 0) := "100100";
	CONSTANT ORR : STD_LOGIC_VECTOR(5 DOWNTO 0) := "100101";

	CONSTANT ORI : STD_LOGIC_VECTOR(5 DOWNTO 0) := "001101";
	CONSTANT ADDI : STD_LOGIC_VECTOR(5 DOWNTO 0) := "001000";
	CONSTANT ANDI : STD_LOGIC_VECTOR(5 DOWNTO 0) := "001100";
	CONSTANT SLTI : STD_LOGIC_VECTOR(5 DOWNTO 0) := "001010";
	
	CONSTANT JAL : STD_LOGIC_VECTOR(5 DOWNTO 0) := "000011";
	CONSTANT JR : STD_LOGIC_VECTOR(5 DOWNTO 0) := "001000";
	CONSTANT LUI : STD_LOGIC_VECTOR(5 DOWNTO 0) := "001111";
	CONSTANT BNE : STD_LOGIC_VECTOR(5 DOWNTO 0) := "000101";
	-- TipoR|SelMuxJump|SelMuxRtRd|write_REG(1)|habMUX(rt/imediato)|SelMuxMEMULA|habFlagEqual|read_RAM|write_RAM
BEGIN

	OUTPUT <= "0" & "0011"  & "1010" WHEN (OPCODE = LW) ELSE
		"0" & "0001"   & "0001" WHEN (OPCODE = SW) ELSE
		"0" & "0000"  & "0100" WHEN (OPCODE = BEQ) ELSE
		"1" & "0110"  & "0000" WHEN (((FUNCT = ADDR) OR (FUNCT = SUBR) OR (FUNCT = ORR) OR (FUNCT = ANDR) OR (FUNCT = SLT)) AND OPCODE = "000000") ELSE

		"0" & "0111" & "0000" WHEN ((FUNCT = ADDI) OR (FUNCT = ORI) OR (FUNCT = ANDI) OR (FUNCT = SLTI)) ELSE

		"0" & "1000"  & "0000" WHEN (OPCODE = J) ELSE
		"000000000";
END ARCHITECTURE;