Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2e9809e7a60444b0b8fdba8a87ff44c7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'DMType' [E:/Works/com_labs/5-level-pipeline/5-level-pipeline.srcs/sources_1/new/my_SCPU.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=64)
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=177)
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=167)
Compiling module xil_defaultlib.Pipeline_reg(WIDTH=163)
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.my_dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
