.TH "TIM_TypeDef" 3 "Mon May 24 2021" "gdmx-display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
TIM_TypeDef \- TIM Timers\&.  

.SH SYNOPSIS
.br
.PP
.PP
\fC#include <stm32f103xb\&.h>\fP
.SS "Data Fields"

.in +1c
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCR1\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCR2\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBSMCR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDIER\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBSR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBEGR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCCMR1\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCCMR2\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCCER\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCNT\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBPSC\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBARR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBRCR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCCR1\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCCR2\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCCR3\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBCCR4\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBBDTR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDCR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBDMAR\fP"
.br
.ti -1c
.RI "\fB__IO\fP uint32_t \fBOR\fP"
.br
.in -1c
.SH "Detailed Description"
.PP 
TIM Timers\&. 
.SH "Field Documentation"
.PP 
.SS "\fB__IO\fP uint32_t ARR"
TIM auto-reload register, Address offset: 0x2C 
.SS "\fB__IO\fP uint32_t BDTR"
TIM break and dead-time register, Address offset: 0x44 
.SS "\fB__IO\fP uint32_t CCER"
TIM capture/compare enable register, Address offset: 0x20 
.SS "\fB__IO\fP uint32_t CCMR1"
TIM capture/compare mode register 1, Address offset: 0x18 
.SS "\fB__IO\fP uint32_t CCMR2"
TIM capture/compare mode register 2, Address offset: 0x1C 
.SS "\fB__IO\fP uint32_t CCR1"
TIM capture/compare register 1, Address offset: 0x34 
.SS "\fB__IO\fP uint32_t CCR2"
TIM capture/compare register 2, Address offset: 0x38 
.SS "\fB__IO\fP uint32_t CCR3"
TIM capture/compare register 3, Address offset: 0x3C 
.SS "\fB__IO\fP uint32_t CCR4"
TIM capture/compare register 4, Address offset: 0x40 
.SS "\fB__IO\fP uint32_t CNT"
TIM counter register, Address offset: 0x24 
.SS "\fB__IO\fP uint32_t CR1"
TIM control register 1, Address offset: 0x00 
.SS "\fB__IO\fP uint32_t CR2"
TIM control register 2, Address offset: 0x04 
.SS "\fB__IO\fP uint32_t DCR"
TIM DMA control register, Address offset: 0x48 
.SS "\fB__IO\fP uint32_t DIER"
TIM DMA/interrupt enable register, Address offset: 0x0C 
.SS "\fB__IO\fP uint32_t DMAR"
TIM DMA address for full transfer register, Address offset: 0x4C 
.SS "\fB__IO\fP uint32_t EGR"
TIM event generation register, Address offset: 0x14 
.SS "\fB__IO\fP uint32_t OR"
TIM option register, Address offset: 0x50 
.SS "\fB__IO\fP uint32_t PSC"
TIM prescaler register, Address offset: 0x28 
.SS "\fB__IO\fP uint32_t RCR"
TIM repetition counter register, Address offset: 0x30 
.SS "\fB__IO\fP uint32_t SMCR"
TIM slave Mode Control register, Address offset: 0x08 
.SS "\fB__IO\fP uint32_t SR"
TIM status register, Address offset: 0x10 

.SH "Author"
.PP 
Generated automatically by Doxygen for gdmx-display from the source code\&.
