{
  "module_name": "tidss_dispc.h",
  "hash_id": "6f50737e56c5e2863a3cd4391cca9ba372fec31dcf498a1b393da0a15a4e4c52",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/tidss/tidss_dispc.h",
  "human_readable_source": " \n \n\n#ifndef __TIDSS_DISPC_H__\n#define __TIDSS_DISPC_H__\n\n#include \"tidss_drv.h\"\n\nstruct dispc_device;\n\nstruct drm_crtc_state;\n\nenum tidss_gamma_type { TIDSS_GAMMA_8BIT, TIDSS_GAMMA_10BIT };\n\nstruct tidss_vp_feat {\n\tstruct tidss_vp_color_feat {\n\t\tu32 gamma_size;\n\t\tenum tidss_gamma_type gamma_type;\n\t\tbool has_ctm;\n\t} color;\n};\n\nstruct tidss_plane_feat {\n\tstruct tidss_plane_color_feat {\n\t\tu32 encodings;\n\t\tu32 ranges;\n\t\tenum drm_color_encoding default_encoding;\n\t\tenum drm_color_range default_range;\n\t} color;\n\tstruct tidss_plane_blend_feat {\n\t\tbool global_alpha;\n\t} blend;\n};\n\nstruct dispc_features_scaling {\n\tu32 in_width_max_5tap_rgb;\n\tu32 in_width_max_3tap_rgb;\n\tu32 in_width_max_5tap_yuv;\n\tu32 in_width_max_3tap_yuv;\n\tu32 upscale_limit;\n\tu32 downscale_limit_5tap;\n\tu32 downscale_limit_3tap;\n\tu32 xinc_max;\n};\n\nstruct dispc_errata {\n\tbool i2000;  \n};\n\nenum dispc_vp_bus_type {\n\tDISPC_VP_DPI,\t\t \n\tDISPC_VP_OLDI,\t\t \n\tDISPC_VP_INTERNAL,\t \n\tDISPC_VP_MAX_BUS_TYPE,\n};\n\nenum dispc_dss_subrevision {\n\tDISPC_K2G,\n\tDISPC_AM625,\n\tDISPC_AM65X,\n\tDISPC_J721E,\n};\n\nstruct dispc_features {\n\tint min_pclk_khz;\n\tint max_pclk_khz[DISPC_VP_MAX_BUS_TYPE];\n\n\tstruct dispc_features_scaling scaling;\n\n\tenum dispc_dss_subrevision subrev;\n\n\tconst char *common;\n\tconst u16 *common_regs;\n\tu32 num_vps;\n\tconst char *vp_name[TIDSS_MAX_PORTS];  \n\tconst char *ovr_name[TIDSS_MAX_PORTS];  \n\tconst char *vpclk_name[TIDSS_MAX_PORTS];  \n\tconst enum dispc_vp_bus_type vp_bus_type[TIDSS_MAX_PORTS];\n\tstruct tidss_vp_feat vp_feat;\n\tu32 num_planes;\n\tconst char *vid_name[TIDSS_MAX_PLANES];  \n\tbool vid_lite[TIDSS_MAX_PLANES];\n\tu32 vid_order[TIDSS_MAX_PLANES];\n};\n\nextern const struct dispc_features dispc_k2g_feats;\nextern const struct dispc_features dispc_am625_feats;\nextern const struct dispc_features dispc_am65x_feats;\nextern const struct dispc_features dispc_j721e_feats;\n\nvoid dispc_set_irqenable(struct dispc_device *dispc, dispc_irq_t mask);\ndispc_irq_t dispc_read_and_clear_irqstatus(struct dispc_device *dispc);\n\nvoid dispc_ovr_set_plane(struct dispc_device *dispc, u32 hw_plane,\n\t\t\t u32 hw_videoport, u32 x, u32 y, u32 layer);\nvoid dispc_ovr_enable_layer(struct dispc_device *dispc,\n\t\t\t    u32 hw_videoport, u32 layer, bool enable);\n\nvoid dispc_vp_prepare(struct dispc_device *dispc, u32 hw_videoport,\n\t\t      const struct drm_crtc_state *state);\nvoid dispc_vp_enable(struct dispc_device *dispc, u32 hw_videoport,\n\t\t     const struct drm_crtc_state *state);\nvoid dispc_vp_disable(struct dispc_device *dispc, u32 hw_videoport);\nvoid dispc_vp_unprepare(struct dispc_device *dispc, u32 hw_videoport);\nbool dispc_vp_go_busy(struct dispc_device *dispc, u32 hw_videoport);\nvoid dispc_vp_go(struct dispc_device *dispc, u32 hw_videoport);\nint dispc_vp_bus_check(struct dispc_device *dispc, u32 hw_videoport,\n\t\t       const struct drm_crtc_state *state);\nenum drm_mode_status dispc_vp_mode_valid(struct dispc_device *dispc,\n\t\t\t\t\t u32 hw_videoport,\n\t\t\t\t\t const struct drm_display_mode *mode);\nint dispc_vp_enable_clk(struct dispc_device *dispc, u32 hw_videoport);\nvoid dispc_vp_disable_clk(struct dispc_device *dispc, u32 hw_videoport);\nint dispc_vp_set_clk_rate(struct dispc_device *dispc, u32 hw_videoport,\n\t\t\t  unsigned long rate);\nvoid dispc_vp_setup(struct dispc_device *dispc, u32 hw_videoport,\n\t\t    const struct drm_crtc_state *state, bool newmodeset);\n\nint dispc_runtime_suspend(struct dispc_device *dispc);\nint dispc_runtime_resume(struct dispc_device *dispc);\n\nint dispc_plane_check(struct dispc_device *dispc, u32 hw_plane,\n\t\t      const struct drm_plane_state *state,\n\t\t      u32 hw_videoport);\nvoid dispc_plane_setup(struct dispc_device *dispc, u32 hw_plane,\n\t\t       const struct drm_plane_state *state,\n\t\t       u32 hw_videoport);\nvoid dispc_plane_enable(struct dispc_device *dispc, u32 hw_plane, bool enable);\nconst u32 *dispc_plane_formats(struct dispc_device *dispc, unsigned int *len);\n\nint dispc_init(struct tidss_device *tidss);\nvoid dispc_remove(struct tidss_device *tidss);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}