Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  8 05:19:04 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sample_control_TOP_control_sets_placed.rpt
| Design       : sample_control_TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     4 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           13 |
| No           | No                    | Yes                    |              21 |           10 |
| No           | Yes                   | No                     |              34 |           12 |
| Yes          | No                    | No                     |              73 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                        Enable Signal                        |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  PLL_1/inst/clk_out1                |                                                             | PulseGen2/done_i_2_n_0                             |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                |                                                             | PulseGen2/pulse_complete_reg_n_0                   |                1 |              1 |         1.00 |
| ~PLL_1/inst/clk_out1                |                                                             |                                                    |                1 |              1 |         1.00 |
|  PULSE_OUT_BUFG                     | EXT_MEM_RW1/nWE_i_1_n_0                                     |                                                    |                1 |              1 |         1.00 |
|  PULSE_OUT_BUFG                     | EXT_MEM_RW1/nOE_i_2_n_0                                     | EXT_MEM_RW1/nOE_i_1_n_0                            |                1 |              1 |         1.00 |
|  MEM_DIST1/CLK_TO_MEM_DIST_OUT      |                                                             | MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_LOWBYTE2    |                1 |              1 |         1.00 |
|  MEM_DIST1/PulseExtReadWriteTrigger |                                                             | PulseGen2/done                                     |                1 |              1 |         1.00 |
|  PulseGen2/done                     |                                                             | MEM_DIST1/PulseExtReadWriteTrigger                 |                1 |              1 |         1.00 |
|  PulseGen2/output_state[1]          |                                                             | PulseGen2/done                                     |                1 |              1 |         1.00 |
|  PLL_1/inst/clk_out1                |                                                             |                                                    |                3 |              4 |         1.33 |
|  PULSE_OUT_BUFG                     | i_ADC_DnB_IBUF                                              |                                                    |                1 |              4 |         4.00 |
|  PULSE_OUT_BUFG                     | EXT_MEM_RW1/w_ADC_DnB_n                                     |                                                    |                1 |              4 |         4.00 |
|  w_MEM_CLK_BUFG                     |                                                             |                                                    |                2 |              4 |         2.00 |
|  w_MEM_CLK_BUFG                     | PulseGen2/E[0]                                              | MEM_DIST1/FSM_onehot_s_byte[4]_i_1_n_0             |                2 |              5 |         2.50 |
| ~IV_SAVER/o_pulse_out_OBUF          |                                                             | IV_SAVER/sample_count[14]_i_1_n_0                  |                2 |              5 |         2.50 |
|  PULSE_OUT_BUFG                     | EXT_MEM_RW1/ExtMemDataToRam[6]_i_1_n_0                      |                                                    |                3 |              7 |         2.33 |
| ~divOut                             |                                                             | count[6]_i_1_n_0                                   |                2 |              7 |         3.50 |
|  w_MEM_CLK_BUFG                     | MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_2_n_0           | MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0  |                2 |              7 |         3.50 |
|  PULSE_OUT_BUFG                     | EXT_MEM_RW1/SampleByteFromRam[7]_i_1_n_0                    |                                                    |                1 |              8 |         8.00 |
|  w_MEM_CLK_BUFG                     | MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]_i_1_n_0            |                                                    |                1 |              8 |         8.00 |
|  w_MEM_CLK_BUFG                     | PulseGen2/ACTIVE_reg_0[0]                                   |                                                    |                1 |              8 |         8.00 |
| ~IV_SAVER/o_pulse_out_OBUF          |                                                             | IV_SAVER/sample_count[13]_i_1_n_0                  |                5 |             10 |         2.00 |
|  PLL_1/inst/clk_out1                |                                                             | count2[0]_i_1_n_0                                  |                3 |             12 |         4.00 |
|  PLL_1/inst/clk_out1                | PulseGen2/clk_count                                         | PulseGen2/s_toggle4_out                            |                4 |             14 |         3.50 |
|  PLL_1/inst/clk_out1                | PulseGen2/pulses_generated0                                 | PulseGen2/done0                                    |                4 |             14 |         3.50 |
| ~i_COMM_CLK_IBUF_BUFG               |                                                             | i_ADC_RDY_IBUF                                     |                4 |             15 |         3.75 |
|  w_MEM_CLK_BUFG                     | MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[14]_i_2_n_0          | MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[14]_i_1_n_0 |                3 |             15 |         5.00 |
|  i_COMM_RW_IBUF_BUFG                |                                                             |                                                    |                7 |             16 |         2.29 |
|  MEM_DIST1/CLK_TO_MEM_DIST_OUT      | MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0 |                                                    |                4 |             16 |         4.00 |
|  PULSE_OUT_BUFG                     | EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0                      |                                                    |                7 |             17 |         2.43 |
+-------------------------------------+-------------------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


