@W: MT530 :"e:\repos\ecen5863_hw\hw7\hw7p3\hw7p3\hdl\counter16.vhd":40:0:40:1|Found inferred clock counter16|clock which controls 16 sequential elements including count[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
