vsim -gui work.main
add wave -position insertpoint  \
sim:/main/clk
add wave -position insertpoint  \
sim:/main/reset_sg
add wave -position insertpoint  \
sim:/main/interrupt_sg
add wave -position insertpoint  \
sim:/main/in_port \
sim:/main/out_port
add wave -position 25  sim:/main/Memory_stage_component/flag_from_execute
add wave -position 26  sim:/main/Memory_stage_component/flag_to_execute
add wave -position insertpoint  \
sim:/main/PC_IF_ID
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(0)/regs/q
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(1)/regs/q
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(2)/regs/q
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(3)/regs/q
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(4)/regs/q
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(5)/regs/q
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(6)/regs/q
add wave -position insertpoint  \
sim:/main/Decode/reg_file1/loop1(7)/regs/q
add wave -position insertpoint  \
sim:/main/fetchStage/IR_Buff
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/main/reset_sg 1 0
mem load -i {D:/College/3rd Year/2nd Term/Computer Architecture/test cases/Piplined-Processor/Assembler/instructionMemory.mem} /main/fetchStage/memory/ram
mem load -i {D:/College/3rd Year/2nd Term/Computer Architecture/test cases/Piplined-Processor/Assembler/dataMemory.mem} /main/Memory_stage_component/dataMemComponent/ram
run
force -freeze sim:/main/reset_sg 0 0
run
run
run
run
run
run
run
run
force -freeze sim:/main/in_port 1'h5 0
run
force -freeze sim:/main/in_port 1'h10 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run