[cpu]
word_width = 32
address_width = 32
frequency = 1G
trace_file = complex.vca
rand_seed = 1234

[cache2]
line_size = 16
size = 512
associativity = 1
write_policy = wb
replacement_policy = lfu
separated = no
access_time = 50m

column_bit_mask= 1111111111

[cache1]
line_size = 16
size = 256
associativity = 1
write_policy = wb
replacement_policy = lru
separated = yes
access_time = 25m

column_bit_mask= 1111111111

[memory]
size = 2G
access_time_1 = 1
access_time_burst = 250m
page_base_address = 0x8000000
page_size = 1k
