--
-- VHDL Test Bench CAD_lib.MemorySystem_tb.MemorySystem_tester
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 21:49:41 04/21/2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;
LIBRARY std;
USE std.textio.all;


ENTITY MemorySystem_tb IS
END MemorySystem_tb;


LIBRARY CAD_lib;
USE CAD_lib.ALL;


ARCHITECTURE rtl OF MemorySystem_tb IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL Addr    : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL DataIn  : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL clock   : std_ulogic;
   SIGNAL we      : std_ulogic;
   SIGNAL re      : std_ulogic;
   SIGNAL mdelay  : std_ulogic;
   SIGNAL DataOut : std_ulogic_vector(31 DOWNTO 0);


   -- Component declarations
   COMPONENT MemorySystem
      PORT (
         Addr    : IN     std_ulogic_vector(31 DOWNTO 0);
         DataIn  : IN     std_ulogic_vector(31 DOWNTO 0);
         clock   : IN     std_ulogic;
         we      : IN     std_ulogic;
         re      : IN     std_ulogic;
         mdelay  : OUT    std_ulogic;
         DataOut : OUT    std_ulogic_vector(31 DOWNTO 0)
      );
   END COMPONENT;

   -- embedded configurations
   -- pragma synthesis_off
   FOR U_0 : MemorySystem USE ENTITY CAD_lib.MemorySystem;
   -- pragma synthesis_on

BEGIN

         U_0 : MemorySystem
            PORT MAP (
               Addr    => Addr,
               DataIn  => DataIn,
               clock   => clock,
               we      => we,
               re      => re,
               mdelay  => mdelay,
               DataOut => DataOut
            );
process
begin
          Addr<=x"00000060";
         DataIn<=x"00000000";
       
         we<='0';
         re<='1';  
          clock<='0'; wait for 100ns;
          clock<='1'; wait for 100ns;
end process;

END rtl;