#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jun 20 00:55:45 2025
# Process ID: 16152
# Current directory: E:/wav/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21856 E:\wav\final\project_1.xpr
# Log file: E:/wav/final/vivado.log
# Journal file: E:/wav/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/wav/final/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Downloads/619/final' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'E:/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0', nor could it be found using path 'C:/Users/User/Downloads/619/final/project_1.ip_user_files/ip/blk_mem_gen_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 769.047 ; gain = 170.848
update_compile_order -fileset sources_1
open_bd_design {E:/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:module_ref:simple_filter:1.0 - simple_filter_0
Successfully read diagram <design_1> from BD file <E:/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 897.320 ; gain = 5.855
update_module_reference design_1_simple_filter_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'simple_filter'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
update_module_reference design_1_simple_filter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/wav/final/project_1.ip_user_files/ip/blk_mem_gen_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'E:/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_simple_filter_0_0 from simple_filter_v1_0 1.0 to simple_filter_v1_0 1.0
Wrote  : <E:\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/wav/final/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /simple_filter_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.156 ; gain = 60.258
generate_target all [get_files  E:/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/ena has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/dina has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/addra has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/clka has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /blk_mem_gen_0/wea has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <E:\wav\final\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : E:/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : E:/wav/final/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : E:/wav/final/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(clock)' for design_1_rst_ps7_0_50M_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_xbar_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block simple_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLKIF)' for design_1_axi_bram_ctrl_0_4.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_3.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_1.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_2.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
Exporting to file E:/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/wav/final/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/wav/final/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1139.078 ; gain = 132.922
export_ip_user_files -of_objects [get_files E:/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/wav/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/wav/final/project_1.ip_user_files -ipstatic_source_dir E:/wav/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/wav/final/project_1.cache/compile_simlib/modelsim} {questa=E:/wav/final/project_1.cache/compile_simlib/questa} {riviera=E:/wav/final/project_1.cache/compile_simlib/riviera} {activehdl=E:/wav/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/wav/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jun 20 01:07:38 2025] Launched synth_1...
Run output will be captured here: E:/wav/final/project_1.runs/synth_1/runme.log
[Fri Jun 20 01:07:39 2025] Launched impl_1...
Run output will be captured here: E:/wav/final/project_1.runs/impl_1/runme.log
open_hw
file copy -force E:/wav/final/project_1.runs/impl_1/design_1_wrapper.sysdef E:/wav/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace E:/wav/final/project_1.sdk -hwspec E:/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/wav/final/project_1.sdk -hwspec E:/wav/final/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 20 01:52:27 2025...
