
build/debug/Flight_comp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a30  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08007bb8  08007bb8  00008bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c40  08007c40  00009100  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007c40  08007c40  00008c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c48  08007c48  00009100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c48  08007c48  00008c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c4c  08007c4c  00008c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  08007c50  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009100  2**0
                  CONTENTS
 10 .bss          000010b8  20000100  20000100  00009100  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200011b8  200011b8  00009100  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009100  2**0
                  CONTENTS, READONLY
 13 .comment      00000039  00000000  00000000  00009130  2**0
                  CONTENTS, READONLY
 14 .debug_info   00046642  00000000  00000000  00009169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005894  00000000  00000000  0004f7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 000203dd  00000000  00000000  0005503f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000029f8  00000000  00000000  00075420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002054  00000000  00000000  00077e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002eacf  00000000  00000000  00079e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0000fd64  00000000  00000000  000a893b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000855c  00000000  00000000  000b86a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  000c0bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__aeabi_uldivmod>:
 8000188:	b953      	cbnz	r3, 80001a0 <__aeabi_uldivmod+0x18>
 800018a:	b94a      	cbnz	r2, 80001a0 <__aeabi_uldivmod+0x18>
 800018c:	2900      	cmp	r1, #0
 800018e:	bf08      	it	eq
 8000190:	2800      	cmpeq	r0, #0
 8000192:	bf1c      	itt	ne
 8000194:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000198:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800019c:	f000 b80c 	b.w	80001b8 <__aeabi_idiv0>
 80001a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a8:	f007 fb9c 	bl	80078e4 <__udivmoddi4>
 80001ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b4:	b004      	add	sp, #16
 80001b6:	4770      	bx	lr

080001b8 <__aeabi_idiv0>:
 80001b8:	4770      	bx	lr
 80001ba:	bf00      	nop

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000100 	.word	0x20000100
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08007ba0 	.word	0x08007ba0

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000104 	.word	0x20000104
 80001f8:	08007ba0 	.word	0x08007ba0

080001fc <MX25FLASH_SPI_Write>:
#include "25flash.h"

void MX25FLASH_SPI_Write (uint8_t *data, uint16_t len){
 80001fc:	b508      	push	{r3, lr}
 80001fe:	460a      	mov	r2, r1
	HAL_SPI_Transmit(&FLASH_SPI, data, len, 2000);
 8000200:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000204:	4601      	mov	r1, r0
 8000206:	4802      	ldr	r0, [pc, #8]	@ (8000210 <MX25FLASH_SPI_Write+0x14>)
 8000208:	f003 fc0d 	bl	8003a26 <HAL_SPI_Transmit>
}
 800020c:	bd08      	pop	{r3, pc}
 800020e:	bf00      	nop
 8000210:	20000384 	.word	0x20000384

08000214 <MX25FLASH_SPI_Read>:

HAL_StatusTypeDef MX25FLASH_SPI_Read (uint8_t *data, uint16_t len){
 8000214:	b508      	push	{r3, lr}
 8000216:	460a      	mov	r2, r1
	return HAL_SPI_Receive(&FLASH_SPI, data, len, 5000);
 8000218:	f241 3388 	movw	r3, #5000	@ 0x1388
 800021c:	4601      	mov	r1, r0
 800021e:	4802      	ldr	r0, [pc, #8]	@ (8000228 <MX25FLASH_SPI_Read+0x14>)
 8000220:	f003 fe0d 	bl	8003e3e <HAL_SPI_Receive>
}
 8000224:	bd08      	pop	{r3, pc}
 8000226:	bf00      	nop
 8000228:	20000384 	.word	0x20000384

0800022c <MX25FLASH_Read>:
	MX25FLASH_SPI_Read(rData, 3);
	FLASH_CS_HIGH();  // pull the HIGH
	return ((rData[0]<<16)|(rData[1]<<8)|rData[2]); // MFN ID : MEM ID : CAPACITY ID
}

uint8_t MX25FLASH_Read(uint32_t address){
 800022c:	b510      	push	{r4, lr}
 800022e:	b082      	sub	sp, #8
    uint8_t tData[4];
	tData[0] = 0x03;
 8000230:	2303      	movs	r3, #3
 8000232:	f88d 3004 	strb.w	r3, [sp, #4]
    tData[1] = (address >> 16) & 0xFF;  // Most significant byte
 8000236:	0c03      	lsrs	r3, r0, #16
 8000238:	f88d 3005 	strb.w	r3, [sp, #5]
    tData[2] = (address >> 8) & 0xFF;
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	f88d 3006 	strb.w	r3, [sp, #6]
    tData[3] = address & 0xFF;          // Least significant byte
 8000242:	f88d 0007 	strb.w	r0, [sp, #7]
	uint8_t rData[1];
	FLASH_CS_LOW();  // pull the CS LOW
 8000246:	4c0c      	ldr	r4, [pc, #48]	@ (8000278 <MX25FLASH_Read+0x4c>)
 8000248:	2200      	movs	r2, #0
 800024a:	2110      	movs	r1, #16
 800024c:	4620      	mov	r0, r4
 800024e:	f001 fbf9 	bl	8001a44 <HAL_GPIO_WritePin>
    MX25FLASH_SPI_Write(tData, 4);
 8000252:	2104      	movs	r1, #4
 8000254:	eb0d 0001 	add.w	r0, sp, r1
 8000258:	f7ff ffd0 	bl	80001fc <MX25FLASH_SPI_Write>
	MX25FLASH_SPI_Read(rData, 1);
 800025c:	2101      	movs	r1, #1
 800025e:	4668      	mov	r0, sp
 8000260:	f7ff ffd8 	bl	8000214 <MX25FLASH_SPI_Read>
	FLASH_CS_HIGH();  // pull the HIGH
 8000264:	2201      	movs	r2, #1
 8000266:	2110      	movs	r1, #16
 8000268:	4620      	mov	r0, r4
 800026a:	f001 fbeb 	bl	8001a44 <HAL_GPIO_WritePin>
    return rData[0];
}
 800026e:	f89d 0000 	ldrb.w	r0, [sp]
 8000272:	b002      	add	sp, #8
 8000274:	bd10      	pop	{r4, pc}
 8000276:	bf00      	nop
 8000278:	40020800 	.word	0x40020800

0800027c <MX25FLASH_WE>:
    MX25FLASH_SPI_Write(tData, 260);
	FLASH_CS_HIGH();  // pull the HIGH
	MX25FLASH_WFE();
}

void MX25FLASH_WE(void){
 800027c:	b510      	push	{r4, lr}
 800027e:	b082      	sub	sp, #8
    uint8_t cmd = 0x06;
 8000280:	2306      	movs	r3, #6
 8000282:	f88d 3007 	strb.w	r3, [sp, #7]
    FLASH_CS_LOW();
 8000286:	4c09      	ldr	r4, [pc, #36]	@ (80002ac <MX25FLASH_WE+0x30>)
 8000288:	2200      	movs	r2, #0
 800028a:	2110      	movs	r1, #16
 800028c:	4620      	mov	r0, r4
 800028e:	f001 fbd9 	bl	8001a44 <HAL_GPIO_WritePin>
    MX25FLASH_SPI_Write(&cmd, 1);
 8000292:	2101      	movs	r1, #1
 8000294:	f10d 0007 	add.w	r0, sp, #7
 8000298:	f7ff ffb0 	bl	80001fc <MX25FLASH_SPI_Write>
    FLASH_CS_HIGH();
 800029c:	2201      	movs	r2, #1
 800029e:	2110      	movs	r1, #16
 80002a0:	4620      	mov	r0, r4
 80002a2:	f001 fbcf 	bl	8001a44 <HAL_GPIO_WritePin>
}
 80002a6:	b002      	add	sp, #8
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	bf00      	nop
 80002ac:	40020800 	.word	0x40020800

080002b0 <MX25FLASH_Read_Sector>:
        FLASH_CS_HIGH();  // pull the HIGH
    }
    return MX25FLASH_WFE();
}

void MX25FLASH_Read_Sector(uint32_t sector, uint8_t *data){
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	4606      	mov	r6, r0
 80002b4:	460d      	mov	r5, r1
    for (uint32_t addr = 0; addr < 4096; addr++){
 80002b6:	2400      	movs	r4, #0
 80002b8:	e005      	b.n	80002c6 <MX25FLASH_Read_Sector+0x16>
        data[addr] = MX25FLASH_Read(sector*0x1000+addr);
 80002ba:	eb04 3006 	add.w	r0, r4, r6, lsl #12
 80002be:	f7ff ffb5 	bl	800022c <MX25FLASH_Read>
 80002c2:	5528      	strb	r0, [r5, r4]
    for (uint32_t addr = 0; addr < 4096; addr++){
 80002c4:	3401      	adds	r4, #1
 80002c6:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 80002ca:	d3f6      	bcc.n	80002ba <MX25FLASH_Read_Sector+0xa>
    }
}
 80002cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080002d0 <MX25FLASH_WFE>:


uint8_t MX25FLASH_WFE(void){
 80002d0:	b530      	push	{r4, r5, lr}
 80002d2:	b083      	sub	sp, #12
    uint8_t cmd = 0x05;
 80002d4:	2305      	movs	r3, #5
 80002d6:	f88d 3007 	strb.w	r3, [sp, #7]
	uint32_t tmr = HAL_GetTick();
 80002da:	f000 fecd 	bl	8001078 <HAL_GetTick>
 80002de:	4605      	mov	r5, r0
    uint8_t status;
    do {
        FLASH_CS_LOW();
 80002e0:	4c11      	ldr	r4, [pc, #68]	@ (8000328 <MX25FLASH_WFE+0x58>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	2110      	movs	r1, #16
 80002e6:	4620      	mov	r0, r4
 80002e8:	f001 fbac 	bl	8001a44 <HAL_GPIO_WritePin>
        MX25FLASH_SPI_Write(&cmd, 1);
 80002ec:	2101      	movs	r1, #1
 80002ee:	f10d 0007 	add.w	r0, sp, #7
 80002f2:	f7ff ff83 	bl	80001fc <MX25FLASH_SPI_Write>
        MX25FLASH_SPI_Read(&status, 1);
 80002f6:	2101      	movs	r1, #1
 80002f8:	f10d 0006 	add.w	r0, sp, #6
 80002fc:	f7ff ff8a 	bl	8000214 <MX25FLASH_SPI_Read>
        FLASH_CS_HIGH();
 8000300:	2201      	movs	r2, #1
 8000302:	2110      	movs	r1, #16
 8000304:	4620      	mov	r0, r4
 8000306:	f001 fb9d 	bl	8001a44 <HAL_GPIO_WritePin>
		if(HAL_GetTick() - tmr > FLASH_TIMEOUT){
 800030a:	f000 feb5 	bl	8001078 <HAL_GetTick>
 800030e:	1b40      	subs	r0, r0, r5
 8000310:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8000314:	d805      	bhi.n	8000322 <MX25FLASH_WFE+0x52>
			return FL_FAIL;
		}
    } while (status & 0x01);  // Wait while WIP bit is set
 8000316:	f89d 0006 	ldrb.w	r0, [sp, #6]
 800031a:	f010 0001 	ands.w	r0, r0, #1
 800031e:	d1df      	bne.n	80002e0 <MX25FLASH_WFE+0x10>
 8000320:	e000      	b.n	8000324 <MX25FLASH_WFE+0x54>
			return FL_FAIL;
 8000322:	2001      	movs	r0, #1
    return FL_OK;
 8000324:	b003      	add	sp, #12
 8000326:	bd30      	pop	{r4, r5, pc}
 8000328:	40020800 	.word	0x40020800

0800032c <MX25FLASH_Sector_Erase>:
uint8_t MX25FLASH_Sector_Erase(uint32_t sector){
 800032c:	b510      	push	{r4, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	4604      	mov	r4, r0
	MX25FLASH_WE();
 8000332:	f7ff ffa3 	bl	800027c <MX25FLASH_WE>
    cmd[0] = 0x20;  // 4KB Sector Erase
 8000336:	2320      	movs	r3, #32
 8000338:	f88d 3004 	strb.w	r3, [sp, #4]
    cmd[1] = (sector >> 16) & 0xFF;
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	f88d 3005 	strb.w	r3, [sp, #5]
    cmd[2] = (sector >> 8) & 0xFF;
 8000342:	0a23      	lsrs	r3, r4, #8
 8000344:	f88d 3006 	strb.w	r3, [sp, #6]
    cmd[3] = sector & 0xFF;
 8000348:	f88d 4007 	strb.w	r4, [sp, #7]
    FLASH_CS_LOW();
 800034c:	4c09      	ldr	r4, [pc, #36]	@ (8000374 <MX25FLASH_Sector_Erase+0x48>)
 800034e:	2200      	movs	r2, #0
 8000350:	2110      	movs	r1, #16
 8000352:	4620      	mov	r0, r4
 8000354:	f001 fb76 	bl	8001a44 <HAL_GPIO_WritePin>
    MX25FLASH_SPI_Write(cmd, 4);
 8000358:	2104      	movs	r1, #4
 800035a:	eb0d 0001 	add.w	r0, sp, r1
 800035e:	f7ff ff4d 	bl	80001fc <MX25FLASH_SPI_Write>
    FLASH_CS_HIGH();
 8000362:	2201      	movs	r2, #1
 8000364:	2110      	movs	r1, #16
 8000366:	4620      	mov	r0, r4
 8000368:	f001 fb6c 	bl	8001a44 <HAL_GPIO_WritePin>
	return MX25FLASH_WFE();
 800036c:	f7ff ffb0 	bl	80002d0 <MX25FLASH_WFE>
}
 8000370:	b002      	add	sp, #8
 8000372:	bd10      	pop	{r4, pc}
 8000374:	40020800 	.word	0x40020800

08000378 <MX25FLASH_Program_Sector>:
uint8_t MX25FLASH_Program_Sector(uint32_t sector, uint8_t *data){
 8000378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800037a:	b0c3      	sub	sp, #268	@ 0x10c
 800037c:	4607      	mov	r7, r0
 800037e:	460e      	mov	r6, r1
    MX25FLASH_WE();
 8000380:	f7ff ff7c 	bl	800027c <MX25FLASH_WE>
    for (uint8_t pg = 0; pg < 16; pg++){
 8000384:	2400      	movs	r4, #0
 8000386:	e025      	b.n	80003d4 <MX25FLASH_Program_Sector+0x5c>
        uint32_t address = sector*0x1000 + pg * 0x100;
 8000388:	0221      	lsls	r1, r4, #8
 800038a:	eb01 3307 	add.w	r3, r1, r7, lsl #12
        tData[0] = 0x02;
 800038e:	2202      	movs	r2, #2
 8000390:	f88d 2004 	strb.w	r2, [sp, #4]
        tData[1] = (address >> 16) & 0xFF;  // Most significant byte
 8000394:	0c1a      	lsrs	r2, r3, #16
 8000396:	f88d 2005 	strb.w	r2, [sp, #5]
        tData[2] = (address >> 8) & 0xFF;
 800039a:	0a1a      	lsrs	r2, r3, #8
 800039c:	f88d 2006 	strb.w	r2, [sp, #6]
        tData[3] = address & 0xFF;          // Least significant byte
 80003a0:	f88d 3007 	strb.w	r3, [sp, #7]
        memcpy(&tData[4], &data[pg*256], 256); 
 80003a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80003a8:	4431      	add	r1, r6
 80003aa:	a802      	add	r0, sp, #8
 80003ac:	f007 fa8c 	bl	80078c8 <memcpy>
        FLASH_CS_LOW();  // pull the CS LOW
 80003b0:	4d0b      	ldr	r5, [pc, #44]	@ (80003e0 <MX25FLASH_Program_Sector+0x68>)
 80003b2:	2200      	movs	r2, #0
 80003b4:	2110      	movs	r1, #16
 80003b6:	4628      	mov	r0, r5
 80003b8:	f001 fb44 	bl	8001a44 <HAL_GPIO_WritePin>
        MX25FLASH_SPI_Write(tData, 260);
 80003bc:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80003c0:	a801      	add	r0, sp, #4
 80003c2:	f7ff ff1b 	bl	80001fc <MX25FLASH_SPI_Write>
        FLASH_CS_HIGH();  // pull the HIGH
 80003c6:	2201      	movs	r2, #1
 80003c8:	2110      	movs	r1, #16
 80003ca:	4628      	mov	r0, r5
 80003cc:	f001 fb3a 	bl	8001a44 <HAL_GPIO_WritePin>
    for (uint8_t pg = 0; pg < 16; pg++){
 80003d0:	3401      	adds	r4, #1
 80003d2:	b2e4      	uxtb	r4, r4
 80003d4:	2c0f      	cmp	r4, #15
 80003d6:	d9d7      	bls.n	8000388 <MX25FLASH_Program_Sector+0x10>
    return MX25FLASH_WFE();
 80003d8:	f7ff ff7a 	bl	80002d0 <MX25FLASH_WFE>
}
 80003dc:	b043      	add	sp, #268	@ 0x10c
 80003de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003e0:	40020800 	.word	0x40020800

080003e4 <LSM6DSO_Init>:
  * @brief  Initialize the LSM6DSO sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSO_Init(LSM6DSO_Object_t *pObj)
{
 80003e4:	b538      	push	{r3, r4, r5, lr}
 80003e6:	4605      	mov	r5, r0
  /* Disable I3C */
  if (lsm6dso_i3c_disable_set(&(pObj->Ctx), LSM6DSO_I3C_DISABLE) != LSM6DSO_OK)
 80003e8:	f100 0420 	add.w	r4, r0, #32
 80003ec:	2180      	movs	r1, #128	@ 0x80
 80003ee:	4620      	mov	r0, r4
 80003f0:	f000 f8cd 	bl	800058e <lsm6dso_i3c_disable_set>
 80003f4:	bb60      	cbnz	r0, 8000450 <LSM6DSO_Init+0x6c>
    return LSM6DSO_ERROR;
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dso_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 80003f6:	2101      	movs	r1, #1
 80003f8:	4620      	mov	r0, r4
 80003fa:	f000 f8af 	bl	800055c <lsm6dso_auto_increment_set>
 80003fe:	bb50      	cbnz	r0, 8000456 <LSM6DSO_Init+0x72>
  {
    return LSM6DSO_ERROR;
  }

  /* Enable BDU */
  if (lsm6dso_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSO_OK)
 8000400:	2101      	movs	r1, #1
 8000402:	4620      	mov	r0, r4
 8000404:	f000 f878 	bl	80004f8 <lsm6dso_block_data_update_set>
 8000408:	bb40      	cbnz	r0, 800045c <LSM6DSO_Init+0x78>
  {
    return LSM6DSO_ERROR;
  }

  /* FIFO mode selection */
  if (lsm6dso_fifo_mode_set(&(pObj->Ctx), LSM6DSO_BYPASS_MODE) != LSM6DSO_OK)
 800040a:	2100      	movs	r1, #0
 800040c:	4620      	mov	r0, r4
 800040e:	f000 f8f3 	bl	80005f8 <lsm6dso_fifo_mode_set>
 8000412:	bb30      	cbnz	r0, 8000462 <LSM6DSO_Init+0x7e>
  {
    return LSM6DSO_ERROR;
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSO_XL_ODR_104Hz;
 8000414:	2304      	movs	r3, #4
 8000416:	f885 3033 	strb.w	r3, [r5, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (lsm6dso_xl_data_rate_set(&(pObj->Ctx), LSM6DSO_XL_ODR_OFF) != LSM6DSO_OK)
 800041a:	2100      	movs	r1, #0
 800041c:	4620      	mov	r0, r4
 800041e:	f000 f948 	bl	80006b2 <lsm6dso_xl_data_rate_set>
 8000422:	bb08      	cbnz	r0, 8000468 <LSM6DSO_Init+0x84>
  {
    return LSM6DSO_ERROR;
  }

  /* Full scale selection. */
  if (lsm6dso_xl_full_scale_set(&(pObj->Ctx), LSM6DSO_2g) != LSM6DSO_OK)
 8000424:	2100      	movs	r1, #0
 8000426:	4620      	mov	r0, r4
 8000428:	f000 f834 	bl	8000494 <lsm6dso_xl_full_scale_set>
 800042c:	b9f8      	cbnz	r0, 800046e <LSM6DSO_Init+0x8a>
  {
    return LSM6DSO_ERROR;
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSO_GY_ODR_104Hz;
 800042e:	2304      	movs	r3, #4
 8000430:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (lsm6dso_gy_data_rate_set(&(pObj->Ctx), LSM6DSO_GY_ODR_OFF) != LSM6DSO_OK)
 8000434:	2100      	movs	r1, #0
 8000436:	4620      	mov	r0, r4
 8000438:	f000 f9c0 	bl	80007bc <lsm6dso_gy_data_rate_set>
 800043c:	b9d0      	cbnz	r0, 8000474 <LSM6DSO_Init+0x90>
  {
    return LSM6DSO_ERROR;
  }

  /* Full scale selection. */
  if (lsm6dso_gy_full_scale_set(&(pObj->Ctx), LSM6DSO_2000dps) != LSM6DSO_OK)
 800043e:	2106      	movs	r1, #6
 8000440:	4620      	mov	r0, r4
 8000442:	f000 f840 	bl	80004c6 <lsm6dso_gy_full_scale_set>
 8000446:	b9c0      	cbnz	r0, 800047a <LSM6DSO_Init+0x96>
  {
    return LSM6DSO_ERROR;
  }

  pObj->is_initialized = 1;
 8000448:	2301      	movs	r3, #1
 800044a:	f885 3030 	strb.w	r3, [r5, #48]	@ 0x30

  return LSM6DSO_OK;
}
 800044e:	bd38      	pop	{r3, r4, r5, pc}
    return LSM6DSO_ERROR;
 8000450:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000454:	e7fb      	b.n	800044e <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000456:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800045a:	e7f8      	b.n	800044e <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 800045c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000460:	e7f5      	b.n	800044e <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000462:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000466:	e7f2      	b.n	800044e <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000468:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800046c:	e7ef      	b.n	800044e <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 800046e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000472:	e7ec      	b.n	800044e <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 8000474:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000478:	e7e9      	b.n	800044e <LSM6DSO_Init+0x6a>
    return LSM6DSO_ERROR;
 800047a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800047e:	e7e6      	b.n	800044e <LSM6DSO_Init+0x6a>

08000480 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8000480:	b510      	push	{r4, lr}
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000482:	6844      	ldr	r4, [r0, #4]
 8000484:	68c0      	ldr	r0, [r0, #12]
 8000486:	47a0      	blx	r4

  return ret;
}
 8000488:	bd10      	pop	{r4, pc}

0800048a <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 800048a:	b510      	push	{r4, lr}
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800048c:	6804      	ldr	r4, [r0, #0]
 800048e:	68c0      	ldr	r0, [r0, #12]
 8000490:	47a0      	blx	r4

  return ret;
}
 8000492:	bd10      	pop	{r4, pc}

08000494 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	b083      	sub	sp, #12
 8000498:	4604      	mov	r4, r0
 800049a:	460d      	mov	r5, r1
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800049c:	2301      	movs	r3, #1
 800049e:	aa01      	add	r2, sp, #4
 80004a0:	2110      	movs	r1, #16
 80004a2:	f7ff ffed 	bl	8000480 <lsm6dso_read_reg>

  if (ret == 0)
 80004a6:	b108      	cbz	r0, 80004ac <lsm6dso_xl_full_scale_set+0x18>
    reg.fs_xl = (uint8_t) val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
  }

  return ret;
}
 80004a8:	b003      	add	sp, #12
 80004aa:	bd30      	pop	{r4, r5, pc}
    reg.fs_xl = (uint8_t) val;
 80004ac:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80004b0:	f365 0383 	bfi	r3, r5, #2, #2
 80004b4:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80004b8:	2301      	movs	r3, #1
 80004ba:	aa01      	add	r2, sp, #4
 80004bc:	2110      	movs	r1, #16
 80004be:	4620      	mov	r0, r4
 80004c0:	f7ff ffe3 	bl	800048a <lsm6dso_write_reg>
  return ret;
 80004c4:	e7f0      	b.n	80004a8 <lsm6dso_xl_full_scale_set+0x14>

080004c6 <lsm6dso_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dso_fs_g_t val)
{
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	b083      	sub	sp, #12
 80004ca:	4604      	mov	r4, r0
 80004cc:	460d      	mov	r5, r1
  lsm6dso_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80004ce:	2301      	movs	r3, #1
 80004d0:	aa01      	add	r2, sp, #4
 80004d2:	2111      	movs	r1, #17
 80004d4:	f7ff ffd4 	bl	8000480 <lsm6dso_read_reg>

  if (ret == 0)
 80004d8:	b108      	cbz	r0, 80004de <lsm6dso_gy_full_scale_set+0x18>
    reg.fs_g = (uint8_t) val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
  }

  return ret;
}
 80004da:	b003      	add	sp, #12
 80004dc:	bd30      	pop	{r4, r5, pc}
    reg.fs_g = (uint8_t) val;
 80004de:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80004e2:	f365 0343 	bfi	r3, r5, #1, #3
 80004e6:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80004ea:	2301      	movs	r3, #1
 80004ec:	aa01      	add	r2, sp, #4
 80004ee:	2111      	movs	r1, #17
 80004f0:	4620      	mov	r0, r4
 80004f2:	f7ff ffca 	bl	800048a <lsm6dso_write_reg>
  return ret;
 80004f6:	e7f0      	b.n	80004da <lsm6dso_gy_full_scale_set+0x14>

080004f8 <lsm6dso_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	b083      	sub	sp, #12
 80004fc:	4604      	mov	r4, r0
 80004fe:	460d      	mov	r5, r1
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8000500:	2301      	movs	r3, #1
 8000502:	aa01      	add	r2, sp, #4
 8000504:	2112      	movs	r1, #18
 8000506:	f7ff ffbb 	bl	8000480 <lsm6dso_read_reg>

  if (ret == 0)
 800050a:	b108      	cbz	r0, 8000510 <lsm6dso_block_data_update_set+0x18>
    reg.bdu = val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
  }

  return ret;
}
 800050c:	b003      	add	sp, #12
 800050e:	bd30      	pop	{r4, r5, pc}
    reg.bdu = val;
 8000510:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000514:	f365 1386 	bfi	r3, r5, #6, #1
 8000518:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 800051c:	2301      	movs	r3, #1
 800051e:	aa01      	add	r2, sp, #4
 8000520:	2112      	movs	r1, #18
 8000522:	4620      	mov	r0, r4
 8000524:	f7ff ffb1 	bl	800048a <lsm6dso_write_reg>
  return ret;
 8000528:	e7f0      	b.n	800050c <lsm6dso_block_data_update_set+0x14>

0800052a <lsm6dso_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	b083      	sub	sp, #12
 800052e:	4604      	mov	r4, r0
 8000530:	460d      	mov	r5, r1
  lsm6dso_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8000532:	2301      	movs	r3, #1
 8000534:	aa01      	add	r2, sp, #4
 8000536:	4619      	mov	r1, r3
 8000538:	f7ff ffa2 	bl	8000480 <lsm6dso_read_reg>

  if (ret == 0)
 800053c:	b108      	cbz	r0, 8000542 <lsm6dso_mem_bank_set+0x18>
    reg.reg_access = (uint8_t)val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
  }

  return ret;
}
 800053e:	b003      	add	sp, #12
 8000540:	bd30      	pop	{r4, r5, pc}
    reg.reg_access = (uint8_t)val;
 8000542:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000546:	f365 1387 	bfi	r3, r5, #6, #2
 800054a:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 800054e:	2301      	movs	r3, #1
 8000550:	aa01      	add	r2, sp, #4
 8000552:	4619      	mov	r1, r3
 8000554:	4620      	mov	r0, r4
 8000556:	f7ff ff98 	bl	800048a <lsm6dso_write_reg>
  return ret;
 800055a:	e7f0      	b.n	800053e <lsm6dso_mem_bank_set+0x14>

0800055c <lsm6dso_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	b083      	sub	sp, #12
 8000560:	4604      	mov	r4, r0
 8000562:	460d      	mov	r5, r1
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8000564:	2301      	movs	r3, #1
 8000566:	aa01      	add	r2, sp, #4
 8000568:	2112      	movs	r1, #18
 800056a:	f7ff ff89 	bl	8000480 <lsm6dso_read_reg>

  if (ret == 0)
 800056e:	b108      	cbz	r0, 8000574 <lsm6dso_auto_increment_set+0x18>
    reg.if_inc = val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
  }

  return ret;
}
 8000570:	b003      	add	sp, #12
 8000572:	bd30      	pop	{r4, r5, pc}
    reg.if_inc = val;
 8000574:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000578:	f365 0382 	bfi	r3, r5, #2, #1
 800057c:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8000580:	2301      	movs	r3, #1
 8000582:	aa01      	add	r2, sp, #4
 8000584:	2112      	movs	r1, #18
 8000586:	4620      	mov	r0, r4
 8000588:	f7ff ff7f 	bl	800048a <lsm6dso_write_reg>
  return ret;
 800058c:	e7f0      	b.n	8000570 <lsm6dso_auto_increment_set+0x14>

0800058e <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	b083      	sub	sp, #12
 8000592:	4605      	mov	r5, r0
 8000594:	460c      	mov	r4, r1
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8000596:	2301      	movs	r3, #1
 8000598:	466a      	mov	r2, sp
 800059a:	2118      	movs	r1, #24
 800059c:	f7ff ff70 	bl	8000480 <lsm6dso_read_reg>

  if (ret == 0)
 80005a0:	4603      	mov	r3, r0
 80005a2:	b118      	cbz	r0, 80005ac <lsm6dso_i3c_disable_set+0x1e>
  {
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 80005a4:	b1d3      	cbz	r3, 80005dc <lsm6dso_i3c_disable_set+0x4e>
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
}
 80005a6:	4618      	mov	r0, r3
 80005a8:	b003      	add	sp, #12
 80005aa:	bd30      	pop	{r4, r5, pc}
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 80005ac:	09e3      	lsrs	r3, r4, #7
 80005ae:	f89d 2000 	ldrb.w	r2, [sp]
 80005b2:	f363 0241 	bfi	r2, r3, #1, #1
 80005b6:	f88d 2000 	strb.w	r2, [sp]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80005ba:	2301      	movs	r3, #1
 80005bc:	466a      	mov	r2, sp
 80005be:	2118      	movs	r1, #24
 80005c0:	4628      	mov	r0, r5
 80005c2:	f7ff ff62 	bl	800048a <lsm6dso_write_reg>
  if (ret == 0)
 80005c6:	4603      	mov	r3, r0
 80005c8:	2800      	cmp	r0, #0
 80005ca:	d1ec      	bne.n	80005a6 <lsm6dso_i3c_disable_set+0x18>
    ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 80005cc:	2301      	movs	r3, #1
 80005ce:	aa01      	add	r2, sp, #4
 80005d0:	2162      	movs	r1, #98	@ 0x62
 80005d2:	4628      	mov	r0, r5
 80005d4:	f7ff ff54 	bl	8000480 <lsm6dso_read_reg>
 80005d8:	4603      	mov	r3, r0
 80005da:	e7e3      	b.n	80005a4 <lsm6dso_i3c_disable_set+0x16>
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80005dc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80005e0:	f364 03c4 	bfi	r3, r4, #3, #2
 80005e4:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB,
 80005e8:	2301      	movs	r3, #1
 80005ea:	aa01      	add	r2, sp, #4
 80005ec:	2162      	movs	r1, #98	@ 0x62
 80005ee:	4628      	mov	r0, r5
 80005f0:	f7ff ff4b 	bl	800048a <lsm6dso_write_reg>
 80005f4:	4603      	mov	r3, r0
  return ret;
 80005f6:	e7d6      	b.n	80005a6 <lsm6dso_i3c_disable_set+0x18>

080005f8 <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 80005f8:	b530      	push	{r4, r5, lr}
 80005fa:	b083      	sub	sp, #12
 80005fc:	4604      	mov	r4, r0
 80005fe:	460d      	mov	r5, r1
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8000600:	2301      	movs	r3, #1
 8000602:	aa01      	add	r2, sp, #4
 8000604:	210a      	movs	r1, #10
 8000606:	f7ff ff3b 	bl	8000480 <lsm6dso_read_reg>

  if (ret == 0)
 800060a:	b108      	cbz	r0, 8000610 <lsm6dso_fifo_mode_set+0x18>
    reg.fifo_mode = (uint8_t)val;
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
  }

  return ret;
}
 800060c:	b003      	add	sp, #12
 800060e:	bd30      	pop	{r4, r5, pc}
    reg.fifo_mode = (uint8_t)val;
 8000610:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8000614:	f365 0302 	bfi	r3, r5, #0, #3
 8000618:	f88d 3004 	strb.w	r3, [sp, #4]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 800061c:	2301      	movs	r3, #1
 800061e:	aa01      	add	r2, sp, #4
 8000620:	210a      	movs	r1, #10
 8000622:	4620      	mov	r0, r4
 8000624:	f7ff ff31 	bl	800048a <lsm6dso_write_reg>
  return ret;
 8000628:	e7f0      	b.n	800060c <lsm6dso_fifo_mode_set+0x14>

0800062a <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 800062a:	b538      	push	{r3, r4, r5, lr}
 800062c:	4604      	mov	r4, r0
 800062e:	460d      	mov	r5, r1
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8000630:	2102      	movs	r1, #2
 8000632:	f7ff ff7a 	bl	800052a <lsm6dso_mem_bank_set>

  if (ret == 0)
 8000636:	b100      	cbz	r0, 800063a <lsm6dso_fsm_enable_get+0x10>
  {
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
  }

  return ret;
}
 8000638:	bd38      	pop	{r3, r4, r5, pc}
    ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 800063a:	2302      	movs	r3, #2
 800063c:	462a      	mov	r2, r5
 800063e:	2146      	movs	r1, #70	@ 0x46
 8000640:	4620      	mov	r0, r4
 8000642:	f7ff ff1d 	bl	8000480 <lsm6dso_read_reg>
  if (ret == 0)
 8000646:	2800      	cmp	r0, #0
 8000648:	d1f6      	bne.n	8000638 <lsm6dso_fsm_enable_get+0xe>
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 800064a:	2100      	movs	r1, #0
 800064c:	4620      	mov	r0, r4
 800064e:	f7ff ff6c 	bl	800052a <lsm6dso_mem_bank_set>
  return ret;
 8000652:	e7f1      	b.n	8000638 <lsm6dso_fsm_enable_get+0xe>

08000654 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	b083      	sub	sp, #12
 8000658:	4605      	mov	r5, r0
 800065a:	460c      	mov	r4, r1
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 800065c:	2102      	movs	r1, #2
 800065e:	f7ff ff64 	bl	800052a <lsm6dso_mem_bank_set>

  if (ret == 0)
 8000662:	b108      	cbz	r0, 8000668 <lsm6dso_fsm_data_rate_get+0x14>

    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
  }

  return ret;
}
 8000664:	b003      	add	sp, #12
 8000666:	bd30      	pop	{r4, r5, pc}
    ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B,
 8000668:	2301      	movs	r3, #1
 800066a:	aa01      	add	r2, sp, #4
 800066c:	215f      	movs	r1, #95	@ 0x5f
 800066e:	4628      	mov	r0, r5
 8000670:	f7ff ff06 	bl	8000480 <lsm6dso_read_reg>
  if (ret == 0)
 8000674:	2800      	cmp	r0, #0
 8000676:	d1f5      	bne.n	8000664 <lsm6dso_fsm_data_rate_get+0x10>
    switch (reg.fsm_odr)
 8000678:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800067c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8000680:	2b03      	cmp	r3, #3
 8000682:	d813      	bhi.n	80006ac <lsm6dso_fsm_data_rate_get+0x58>
 8000684:	e8df f003 	tbb	[pc, r3]
 8000688:	0f0c0902 	.word	0x0f0c0902
        *val = LSM6DSO_ODR_FSM_12Hz5;
 800068c:	2300      	movs	r3, #0
 800068e:	7023      	strb	r3, [r4, #0]
    ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8000690:	2100      	movs	r1, #0
 8000692:	4628      	mov	r0, r5
 8000694:	f7ff ff49 	bl	800052a <lsm6dso_mem_bank_set>
  return ret;
 8000698:	e7e4      	b.n	8000664 <lsm6dso_fsm_data_rate_get+0x10>
        *val = LSM6DSO_ODR_FSM_26Hz;
 800069a:	2301      	movs	r3, #1
 800069c:	7023      	strb	r3, [r4, #0]
        break;
 800069e:	e7f7      	b.n	8000690 <lsm6dso_fsm_data_rate_get+0x3c>
        *val = LSM6DSO_ODR_FSM_52Hz;
 80006a0:	2302      	movs	r3, #2
 80006a2:	7023      	strb	r3, [r4, #0]
        break;
 80006a4:	e7f4      	b.n	8000690 <lsm6dso_fsm_data_rate_get+0x3c>
        *val = LSM6DSO_ODR_FSM_104Hz;
 80006a6:	2303      	movs	r3, #3
 80006a8:	7023      	strb	r3, [r4, #0]
        break;
 80006aa:	e7f1      	b.n	8000690 <lsm6dso_fsm_data_rate_get+0x3c>
        *val = LSM6DSO_ODR_FSM_12Hz5;
 80006ac:	2300      	movs	r3, #0
 80006ae:	7023      	strb	r3, [r4, #0]
        break;
 80006b0:	e7ee      	b.n	8000690 <lsm6dso_fsm_data_rate_get+0x3c>

080006b2 <lsm6dso_xl_data_rate_set>:
{
 80006b2:	b530      	push	{r4, r5, lr}
 80006b4:	b083      	sub	sp, #12
 80006b6:	4604      	mov	r4, r0
 80006b8:	460d      	mov	r5, r1
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 80006ba:	a901      	add	r1, sp, #4
 80006bc:	f7ff ffb5 	bl	800062a <lsm6dso_fsm_enable_get>
  if (ret == 0)
 80006c0:	4602      	mov	r2, r0
 80006c2:	bbc8      	cbnz	r0, 8000738 <lsm6dso_xl_data_rate_set+0x86>
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80006c4:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80006c8:	f001 0301 	and.w	r3, r1, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 80006cc:	f3c1 0040 	ubfx	r0, r1, #1, #1
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80006d0:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm3_en  |
 80006d2:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 80006d6:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm4_en  |
 80006d8:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_a.fsm3_en  |
 80006dc:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm5_en  |
 80006de:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_a.fsm4_en  |
 80006e2:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm6_en  |
 80006e4:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_a.fsm5_en  |
 80006e8:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 80006ea:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_a.fsm6_en  |
 80006ee:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 80006f0:	ea43 13d1 	orr.w	r3, r3, r1, lsr #7
         fsm_enable.fsm_enable_b.fsm9_en  |
 80006f4:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80006f8:	f001 0001 	and.w	r0, r1, #1
         fsm_enable.fsm_enable_a.fsm8_en  |
 80006fc:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm10_en |
 80006fe:	f3c1 0040 	ubfx	r0, r1, #1, #1
         fsm_enable.fsm_enable_b.fsm9_en  |
 8000702:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm11_en |
 8000704:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_b.fsm10_en |
 8000708:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm12_en |
 800070a:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_b.fsm11_en |
 800070e:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm13_en |
 8000710:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_b.fsm12_en |
 8000714:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm14_en |
 8000716:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_b.fsm13_en |
 800071a:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm15_en |
 800071c:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_b.fsm14_en |
 8000720:	4303      	orrs	r3, r0
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8000722:	ea53 13d1 	orrs.w	r3, r3, r1, lsr #7
 8000726:	d10c      	bne.n	8000742 <lsm6dso_xl_data_rate_set+0x90>
  if (ret == 0)
 8000728:	b942      	cbnz	r2, 800073c <lsm6dso_xl_data_rate_set+0x8a>
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800072a:	2301      	movs	r3, #1
 800072c:	466a      	mov	r2, sp
 800072e:	2110      	movs	r1, #16
 8000730:	4620      	mov	r0, r4
 8000732:	f7ff fea5 	bl	8000480 <lsm6dso_read_reg>
 8000736:	4602      	mov	r2, r0
  if (ret == 0)
 8000738:	2a00      	cmp	r2, #0
 800073a:	d031      	beq.n	80007a0 <lsm6dso_xl_data_rate_set+0xee>
}
 800073c:	4610      	mov	r0, r2
 800073e:	b003      	add	sp, #12
 8000740:	bd30      	pop	{r4, r5, pc}
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 8000742:	f10d 0103 	add.w	r1, sp, #3
 8000746:	4620      	mov	r0, r4
 8000748:	f7ff ff84 	bl	8000654 <lsm6dso_fsm_data_rate_get>
      if (ret == 0)
 800074c:	4602      	mov	r2, r0
 800074e:	2800      	cmp	r0, #0
 8000750:	d1f4      	bne.n	800073c <lsm6dso_xl_data_rate_set+0x8a>
        switch (fsm_odr)
 8000752:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000756:	2b03      	cmp	r3, #3
 8000758:	d8e6      	bhi.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
 800075a:	e8df f003 	tbb	[pc, r3]
 800075e:	0602      	.short	0x0602
 8000760:	130b      	.short	0x130b
            if (val == LSM6DSO_XL_ODR_OFF)
 8000762:	2d00      	cmp	r5, #0
 8000764:	d1e0      	bne.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
              odr_xl = LSM6DSO_XL_ODR_12Hz5;
 8000766:	2501      	movs	r5, #1
 8000768:	e7de      	b.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
            if (val == LSM6DSO_XL_ODR_OFF)
 800076a:	b18d      	cbz	r5, 8000790 <lsm6dso_xl_data_rate_set+0xde>
            else if (val == LSM6DSO_XL_ODR_12Hz5)
 800076c:	2d01      	cmp	r5, #1
 800076e:	d1db      	bne.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8000770:	2502      	movs	r5, #2
 8000772:	e7d9      	b.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
            if (val == LSM6DSO_XL_ODR_OFF)
 8000774:	2d01      	cmp	r5, #1
 8000776:	d00d      	beq.n	8000794 <lsm6dso_xl_data_rate_set+0xe2>
 8000778:	2d02      	cmp	r5, #2
 800077a:	d00d      	beq.n	8000798 <lsm6dso_xl_data_rate_set+0xe6>
 800077c:	2d00      	cmp	r5, #0
 800077e:	d1d3      	bne.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
        switch (fsm_odr)
 8000780:	2503      	movs	r5, #3
 8000782:	e7d1      	b.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
            if (val == LSM6DSO_XL_ODR_OFF)
 8000784:	2d03      	cmp	r5, #3
 8000786:	d8cf      	bhi.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
 8000788:	e8df f005 	tbb	[pc, r5]
 800078c:	08080808 	.word	0x08080808
              odr_xl = LSM6DSO_XL_ODR_26Hz;
 8000790:	2502      	movs	r5, #2
 8000792:	e7c9      	b.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
        switch (fsm_odr)
 8000794:	2503      	movs	r5, #3
 8000796:	e7c7      	b.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
 8000798:	2503      	movs	r5, #3
 800079a:	e7c5      	b.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
 800079c:	2504      	movs	r5, #4
 800079e:	e7c3      	b.n	8000728 <lsm6dso_xl_data_rate_set+0x76>
    reg.odr_xl = (uint8_t) odr_xl;
 80007a0:	f89d 3000 	ldrb.w	r3, [sp]
 80007a4:	f365 1307 	bfi	r3, r5, #4, #4
 80007a8:	f88d 3000 	strb.w	r3, [sp]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 80007ac:	2301      	movs	r3, #1
 80007ae:	466a      	mov	r2, sp
 80007b0:	2110      	movs	r1, #16
 80007b2:	4620      	mov	r0, r4
 80007b4:	f7ff fe69 	bl	800048a <lsm6dso_write_reg>
 80007b8:	4602      	mov	r2, r0
  return ret;
 80007ba:	e7bf      	b.n	800073c <lsm6dso_xl_data_rate_set+0x8a>

080007bc <lsm6dso_gy_data_rate_set>:
{
 80007bc:	b530      	push	{r4, r5, lr}
 80007be:	b083      	sub	sp, #12
 80007c0:	4604      	mov	r4, r0
 80007c2:	460d      	mov	r5, r1
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 80007c4:	a901      	add	r1, sp, #4
 80007c6:	f7ff ff30 	bl	800062a <lsm6dso_fsm_enable_get>
  if (ret == 0)
 80007ca:	4602      	mov	r2, r0
 80007cc:	bbc8      	cbnz	r0, 8000842 <lsm6dso_gy_data_rate_set+0x86>
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80007ce:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80007d2:	f001 0301 	and.w	r3, r1, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 80007d6:	f3c1 0040 	ubfx	r0, r1, #1, #1
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80007da:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm3_en  |
 80007dc:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_a.fsm2_en  |
 80007e0:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm4_en  |
 80007e2:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_a.fsm3_en  |
 80007e6:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm5_en  |
 80007e8:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_a.fsm4_en  |
 80007ec:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm6_en  |
 80007ee:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_a.fsm5_en  |
 80007f2:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 80007f4:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_a.fsm6_en  |
 80007f8:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_a.fsm7_en  |
 80007fa:	ea43 13d1 	orr.w	r3, r3, r1, lsr #7
         fsm_enable.fsm_enable_b.fsm9_en  |
 80007fe:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8000802:	f001 0001 	and.w	r0, r1, #1
         fsm_enable.fsm_enable_a.fsm8_en  |
 8000806:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm10_en |
 8000808:	f3c1 0040 	ubfx	r0, r1, #1, #1
         fsm_enable.fsm_enable_b.fsm9_en  |
 800080c:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm11_en |
 800080e:	f3c1 0080 	ubfx	r0, r1, #2, #1
         fsm_enable.fsm_enable_b.fsm10_en |
 8000812:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm12_en |
 8000814:	f3c1 00c0 	ubfx	r0, r1, #3, #1
         fsm_enable.fsm_enable_b.fsm11_en |
 8000818:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm13_en |
 800081a:	f3c1 1000 	ubfx	r0, r1, #4, #1
         fsm_enable.fsm_enable_b.fsm12_en |
 800081e:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm14_en |
 8000820:	f3c1 1040 	ubfx	r0, r1, #5, #1
         fsm_enable.fsm_enable_b.fsm13_en |
 8000824:	4303      	orrs	r3, r0
         fsm_enable.fsm_enable_b.fsm15_en |
 8000826:	f3c1 1080 	ubfx	r0, r1, #6, #1
         fsm_enable.fsm_enable_b.fsm14_en |
 800082a:	4303      	orrs	r3, r0
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800082c:	ea53 13d1 	orrs.w	r3, r3, r1, lsr #7
 8000830:	d10c      	bne.n	800084c <lsm6dso_gy_data_rate_set+0x90>
  if (ret == 0)
 8000832:	b942      	cbnz	r2, 8000846 <lsm6dso_gy_data_rate_set+0x8a>
    ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 8000834:	2301      	movs	r3, #1
 8000836:	466a      	mov	r2, sp
 8000838:	2111      	movs	r1, #17
 800083a:	4620      	mov	r0, r4
 800083c:	f7ff fe20 	bl	8000480 <lsm6dso_read_reg>
 8000840:	4602      	mov	r2, r0
  if (ret == 0)
 8000842:	2a00      	cmp	r2, #0
 8000844:	d031      	beq.n	80008aa <lsm6dso_gy_data_rate_set+0xee>
}
 8000846:	4610      	mov	r0, r2
 8000848:	b003      	add	sp, #12
 800084a:	bd30      	pop	{r4, r5, pc}
      ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 800084c:	f10d 0103 	add.w	r1, sp, #3
 8000850:	4620      	mov	r0, r4
 8000852:	f7ff feff 	bl	8000654 <lsm6dso_fsm_data_rate_get>
      if (ret == 0)
 8000856:	4602      	mov	r2, r0
 8000858:	2800      	cmp	r0, #0
 800085a:	d1f4      	bne.n	8000846 <lsm6dso_gy_data_rate_set+0x8a>
        switch (fsm_odr)
 800085c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000860:	2b03      	cmp	r3, #3
 8000862:	d8e6      	bhi.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
 8000864:	e8df f003 	tbb	[pc, r3]
 8000868:	130b0602 	.word	0x130b0602
            if (val == LSM6DSO_GY_ODR_OFF)
 800086c:	2d00      	cmp	r5, #0
 800086e:	d1e0      	bne.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
              odr_gy = LSM6DSO_GY_ODR_12Hz5;
 8000870:	2501      	movs	r5, #1
 8000872:	e7de      	b.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
            if (val == LSM6DSO_GY_ODR_OFF)
 8000874:	b18d      	cbz	r5, 800089a <lsm6dso_gy_data_rate_set+0xde>
            else if (val == LSM6DSO_GY_ODR_12Hz5)
 8000876:	2d01      	cmp	r5, #1
 8000878:	d1db      	bne.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 800087a:	2502      	movs	r5, #2
 800087c:	e7d9      	b.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
            if (val == LSM6DSO_GY_ODR_OFF)
 800087e:	2d01      	cmp	r5, #1
 8000880:	d00d      	beq.n	800089e <lsm6dso_gy_data_rate_set+0xe2>
 8000882:	2d02      	cmp	r5, #2
 8000884:	d00d      	beq.n	80008a2 <lsm6dso_gy_data_rate_set+0xe6>
 8000886:	2d00      	cmp	r5, #0
 8000888:	d1d3      	bne.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
        switch (fsm_odr)
 800088a:	2503      	movs	r5, #3
 800088c:	e7d1      	b.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
            if (val == LSM6DSO_GY_ODR_OFF)
 800088e:	2d03      	cmp	r5, #3
 8000890:	d8cf      	bhi.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
 8000892:	e8df f005 	tbb	[pc, r5]
 8000896:	0808      	.short	0x0808
 8000898:	0808      	.short	0x0808
              odr_gy = LSM6DSO_GY_ODR_26Hz;
 800089a:	2502      	movs	r5, #2
 800089c:	e7c9      	b.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
        switch (fsm_odr)
 800089e:	2503      	movs	r5, #3
 80008a0:	e7c7      	b.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
 80008a2:	2503      	movs	r5, #3
 80008a4:	e7c5      	b.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
 80008a6:	2504      	movs	r5, #4
 80008a8:	e7c3      	b.n	8000832 <lsm6dso_gy_data_rate_set+0x76>
    reg.odr_g = (uint8_t) odr_gy;
 80008aa:	f89d 3000 	ldrb.w	r3, [sp]
 80008ae:	f365 1307 	bfi	r3, r5, #4, #4
 80008b2:	f88d 3000 	strb.w	r3, [sp]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL2_G, (uint8_t *)&reg, 1);
 80008b6:	2301      	movs	r3, #1
 80008b8:	466a      	mov	r2, sp
 80008ba:	2111      	movs	r1, #17
 80008bc:	4620      	mov	r0, r4
 80008be:	f7ff fde4 	bl	800048a <lsm6dso_write_reg>
 80008c2:	4602      	mov	r2, r0
  return ret;
 80008c4:	e7bf      	b.n	8000846 <lsm6dso_gy_data_rate_set+0x8a>
	...

080008c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008cc:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ce:	2400      	movs	r4, #0
 80008d0:	9405      	str	r4, [sp, #20]
 80008d2:	9406      	str	r4, [sp, #24]
 80008d4:	9407      	str	r4, [sp, #28]
 80008d6:	9408      	str	r4, [sp, #32]
 80008d8:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008da:	9400      	str	r4, [sp, #0]
 80008dc:	4b49      	ldr	r3, [pc, #292]	@ (8000a04 <MX_GPIO_Init+0x13c>)
 80008de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008e0:	f042 0204 	orr.w	r2, r2, #4
 80008e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80008e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008e8:	f002 0204 	and.w	r2, r2, #4
 80008ec:	9200      	str	r2, [sp, #0]
 80008ee:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f0:	9401      	str	r4, [sp, #4]
 80008f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80008f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80008fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80008fc:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000900:	9201      	str	r2, [sp, #4]
 8000902:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000904:	9402      	str	r4, [sp, #8]
 8000906:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000908:	f042 0201 	orr.w	r2, r2, #1
 800090c:	631a      	str	r2, [r3, #48]	@ 0x30
 800090e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000910:	f002 0201 	and.w	r2, r2, #1
 8000914:	9202      	str	r2, [sp, #8]
 8000916:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000918:	9403      	str	r4, [sp, #12]
 800091a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800091c:	f042 0202 	orr.w	r2, r2, #2
 8000920:	631a      	str	r2, [r3, #48]	@ 0x30
 8000922:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000924:	f002 0202 	and.w	r2, r2, #2
 8000928:	9203      	str	r2, [sp, #12]
 800092a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800092c:	9404      	str	r4, [sp, #16]
 800092e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000930:	f042 0208 	orr.w	r2, r2, #8
 8000934:	631a      	str	r2, [r3, #48]	@ 0x30
 8000936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000938:	f003 0308 	and.w	r3, r3, #8
 800093c:	9304      	str	r3, [sp, #16]
 800093e:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 8000940:	4d31      	ldr	r5, [pc, #196]	@ (8000a08 <MX_GPIO_Init+0x140>)
 8000942:	4622      	mov	r2, r4
 8000944:	f240 1189 	movw	r1, #393	@ 0x189
 8000948:	4628      	mov	r0, r5
 800094a:	f001 f87b 	bl	8001a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 800094e:	2201      	movs	r2, #1
 8000950:	2130      	movs	r1, #48	@ 0x30
 8000952:	4628      	mov	r0, r5
 8000954:	f001 f876 	bl	8001a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 8000958:	4f2c      	ldr	r7, [pc, #176]	@ (8000a0c <MX_GPIO_Init+0x144>)
 800095a:	4622      	mov	r2, r4
 800095c:	2121      	movs	r1, #33	@ 0x21
 800095e:	4638      	mov	r0, r7
 8000960:	f001 f870 	bl	8001a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
 8000964:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 8000a10 <MX_GPIO_Init+0x148>
 8000968:	4622      	mov	r2, r4
 800096a:	2104      	movs	r1, #4
 800096c:	4640      	mov	r0, r8
 800096e:	f001 f869 	bl	8001a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
  GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 8000972:	f240 1389 	movw	r3, #393	@ 0x189
 8000976:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000978:	2601      	movs	r6, #1
 800097a:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000980:	a905      	add	r1, sp, #20
 8000982:	4628      	mov	r0, r5
 8000984:	f000 ff68 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
  GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
 8000988:	2330      	movs	r3, #48	@ 0x30
 800098a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000990:	2303      	movs	r3, #3
 8000992:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000994:	a905      	add	r1, sp, #20
 8000996:	4628      	mov	r0, r5
 8000998:	f000 ff5e 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_DIO1_Pin EEP_WP_Pin */
  GPIO_InitStruct.Pin = LORA_DIO1_Pin|EEP_WP_Pin;
 800099c:	2321      	movs	r3, #33	@ 0x21
 800099e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a6:	a905      	add	r1, sp, #20
 80009a8:	4638      	mov	r0, r7
 80009aa:	f000 ff55 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IO0_Pin */
  GPIO_InitStruct.Pin = LORA_IO0_Pin;
 80009ae:	2302      	movs	r3, #2
 80009b0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 80009b6:	a905      	add	r1, sp, #20
 80009b8:	4638      	mov	r0, r7
 80009ba:	f000 ff4d 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP_INT_Pin */
  GPIO_InitStruct.Pin = BMP_INT_Pin;
 80009be:	f04f 0904 	mov.w	r9, #4
 80009c2:	f8cd 9014 	str.w	r9, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009c6:	f44f 1a88 	mov.w	sl, #1114112	@ 0x110000
 80009ca:	f8cd a018 	str.w	sl, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 80009d0:	a905      	add	r1, sp, #20
 80009d2:	4638      	mov	r0, r7
 80009d4:	f000 ff40 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 80009d8:	2340      	movs	r3, #64	@ 0x40
 80009da:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009dc:	f8cd a018 	str.w	sl, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 80009e2:	a905      	add	r1, sp, #20
 80009e4:	4628      	mov	r0, r5
 80009e6:	f000 ff37 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_NRST_Pin */
  GPIO_InitStruct.Pin = LORA_NRST_Pin;
 80009ea:	f8cd 9014 	str.w	r9, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ee:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 80009f4:	a905      	add	r1, sp, #20
 80009f6:	4640      	mov	r0, r8
 80009f8:	f000 ff2e 	bl	8001858 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009fc:	b00a      	add	sp, #40	@ 0x28
 80009fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020800 	.word	0x40020800
 8000a0c:	40020400 	.word	0x40020400
 8000a10:	40020c00 	.word	0x40020c00

08000a14 <MX_DMA_Init>:
{
 8000a14:	b500      	push	{lr}
 8000a16:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a18:	2100      	movs	r1, #0
 8000a1a:	9101      	str	r1, [sp, #4]
 8000a1c:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <MX_DMA_Init+0x30>)
 8000a1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a20:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8000a24:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a2c:	9301      	str	r3, [sp, #4]
 8000a2e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000a30:	460a      	mov	r2, r1
 8000a32:	200f      	movs	r0, #15
 8000a34:	f000 fd1e 	bl	8001474 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000a38:	200f      	movs	r0, #15
 8000a3a:	f000 fd2b 	bl	8001494 <HAL_NVIC_EnableIRQ>
}
 8000a3e:	b003      	add	sp, #12
 8000a40:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a44:	40023800 	.word	0x40023800

08000a48 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4a:	e7fe      	b.n	8000a4a <Error_Handler+0x2>

08000a4c <MX_ADC1_Init>:
{
 8000a4c:	b500      	push	{lr}
 8000a4e:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a50:	2300      	movs	r3, #0
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	9302      	str	r3, [sp, #8]
 8000a58:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8000a5a:	4813      	ldr	r0, [pc, #76]	@ (8000aa8 <MX_ADC1_Init+0x5c>)
 8000a5c:	4a13      	ldr	r2, [pc, #76]	@ (8000aac <MX_ADC1_Init+0x60>)
 8000a5e:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a60:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a62:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000a64:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a66:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a68:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a6c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a6e:	4a10      	ldr	r2, [pc, #64]	@ (8000ab0 <MX_ADC1_Init+0x64>)
 8000a70:	6282      	str	r2, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a72:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000a74:	2201      	movs	r2, #1
 8000a76:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a78:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a7c:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a7e:	f000 fbaf 	bl	80011e0 <HAL_ADC_Init>
 8000a82:	b968      	cbnz	r0, 8000aa0 <MX_ADC1_Init+0x54>
  sConfig.Channel = ADC_CHANNEL_4;
 8000a84:	2304      	movs	r3, #4
 8000a86:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a90:	4669      	mov	r1, sp
 8000a92:	4805      	ldr	r0, [pc, #20]	@ (8000aa8 <MX_ADC1_Init+0x5c>)
 8000a94:	f000 fbd0 	bl	8001238 <HAL_ADC_ConfigChannel>
 8000a98:	b920      	cbnz	r0, 8000aa4 <MX_ADC1_Init+0x58>
}
 8000a9a:	b005      	add	sp, #20
 8000a9c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000aa0:	f7ff ffd2 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000aa4:	f7ff ffd0 	bl	8000a48 <Error_Handler>
 8000aa8:	20000500 	.word	0x20000500
 8000aac:	40012000 	.word	0x40012000
 8000ab0:	0f000001 	.word	0x0f000001

08000ab4 <MX_I2C1_Init>:
{
 8000ab4:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8000ab6:	480a      	ldr	r0, [pc, #40]	@ (8000ae0 <MX_I2C1_Init+0x2c>)
 8000ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae4 <MX_I2C1_Init+0x30>)
 8000aba:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000abc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <MX_I2C1_Init+0x34>)
 8000abe:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ac4:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ac6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aca:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000acc:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ace:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ad0:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ad2:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ad4:	f000 ffbc 	bl	8001a50 <HAL_I2C_Init>
 8000ad8:	b900      	cbnz	r0, 8000adc <MX_I2C1_Init+0x28>
}
 8000ada:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000adc:	f7ff ffb4 	bl	8000a48 <Error_Handler>
 8000ae0:	200004a4 	.word	0x200004a4
 8000ae4:	40005400 	.word	0x40005400
 8000ae8:	00061a80 	.word	0x00061a80

08000aec <MX_I2C2_Init>:
{
 8000aec:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 8000aee:	480a      	ldr	r0, [pc, #40]	@ (8000b18 <MX_I2C2_Init+0x2c>)
 8000af0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <MX_I2C2_Init+0x30>)
 8000af2:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000af4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b20 <MX_I2C2_Init+0x34>)
 8000af6:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000af8:	2300      	movs	r3, #0
 8000afa:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000afc:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000afe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b02:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b04:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000b06:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b08:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b0a:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b0c:	f000 ffa0 	bl	8001a50 <HAL_I2C_Init>
 8000b10:	b900      	cbnz	r0, 8000b14 <MX_I2C2_Init+0x28>
}
 8000b12:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000b14:	f7ff ff98 	bl	8000a48 <Error_Handler>
 8000b18:	20000450 	.word	0x20000450
 8000b1c:	40005800 	.word	0x40005800
 8000b20:	00061a80 	.word	0x00061a80

08000b24 <MX_I2C3_Init>:
{
 8000b24:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 8000b26:	480a      	ldr	r0, [pc, #40]	@ (8000b50 <MX_I2C3_Init+0x2c>)
 8000b28:	4b0a      	ldr	r3, [pc, #40]	@ (8000b54 <MX_I2C3_Init+0x30>)
 8000b2a:	6003      	str	r3, [r0, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b58 <MX_I2C3_Init+0x34>)
 8000b2e:	6043      	str	r3, [r0, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b30:	2300      	movs	r3, #0
 8000b32:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000b34:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b36:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b3a:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b3c:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000b3e:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b40:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b42:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000b44:	f000 ff84 	bl	8001a50 <HAL_I2C_Init>
 8000b48:	b900      	cbnz	r0, 8000b4c <MX_I2C3_Init+0x28>
}
 8000b4a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000b4c:	f7ff ff7c 	bl	8000a48 <Error_Handler>
 8000b50:	200003fc 	.word	0x200003fc
 8000b54:	40005c00 	.word	0x40005c00
 8000b58:	000186a0 	.word	0x000186a0

08000b5c <MX_RTC_Init>:
{
 8000b5c:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 8000b5e:	4809      	ldr	r0, [pc, #36]	@ (8000b84 <MX_RTC_Init+0x28>)
 8000b60:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_RTC_Init+0x2c>)
 8000b62:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000b64:	2300      	movs	r3, #0
 8000b66:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000b68:	227f      	movs	r2, #127	@ 0x7f
 8000b6a:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8000b6c:	22ff      	movs	r2, #255	@ 0xff
 8000b6e:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b70:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b72:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b74:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b76:	f002 fdbd 	bl	80036f4 <HAL_RTC_Init>
 8000b7a:	b900      	cbnz	r0, 8000b7e <MX_RTC_Init+0x22>
}
 8000b7c:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000b7e:	f7ff ff63 	bl	8000a48 <Error_Handler>
 8000b82:	bf00      	nop
 8000b84:	200003dc 	.word	0x200003dc
 8000b88:	40002800 	.word	0x40002800

08000b8c <MX_SPI1_Init>:
{
 8000b8c:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000b8e:	480d      	ldr	r0, [pc, #52]	@ (8000bc4 <MX_SPI1_Init+0x38>)
 8000b90:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc8 <MX_SPI1_Init+0x3c>)
 8000b92:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b94:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000b98:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b9e:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba0:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba2:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ba4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ba8:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000baa:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bac:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bae:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bb0:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bb2:	230a      	movs	r3, #10
 8000bb4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bb6:	f002 fed7 	bl	8003968 <HAL_SPI_Init>
 8000bba:	b900      	cbnz	r0, 8000bbe <MX_SPI1_Init+0x32>
}
 8000bbc:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000bbe:	f7ff ff43 	bl	8000a48 <Error_Handler>
 8000bc2:	bf00      	nop
 8000bc4:	20000384 	.word	0x20000384
 8000bc8:	40013000 	.word	0x40013000

08000bcc <MX_SPI2_Init>:
{
 8000bcc:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 8000bce:	480d      	ldr	r0, [pc, #52]	@ (8000c04 <MX_SPI2_Init+0x38>)
 8000bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8000c08 <MX_SPI2_Init+0x3c>)
 8000bd2:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bd4:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000bd8:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bde:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000be0:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000be2:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000be4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000be8:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000bea:	2208      	movs	r2, #8
 8000bec:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bee:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bf0:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bf2:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000bf4:	230a      	movs	r3, #10
 8000bf6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000bf8:	f002 feb6 	bl	8003968 <HAL_SPI_Init>
 8000bfc:	b900      	cbnz	r0, 8000c00 <MX_SPI2_Init+0x34>
}
 8000bfe:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c00:	f7ff ff22 	bl	8000a48 <Error_Handler>
 8000c04:	2000032c 	.word	0x2000032c
 8000c08:	40003800 	.word	0x40003800

08000c0c <MX_SPI3_Init>:
{
 8000c0c:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 8000c0e:	480d      	ldr	r0, [pc, #52]	@ (8000c44 <MX_SPI3_Init+0x38>)
 8000c10:	4b0d      	ldr	r3, [pc, #52]	@ (8000c48 <MX_SPI3_Init+0x3c>)
 8000c12:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c14:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000c18:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c1e:	60c3      	str	r3, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c20:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c22:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000c24:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000c28:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c2a:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c2c:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c2e:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c30:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000c32:	230a      	movs	r3, #10
 8000c34:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c36:	f002 fe97 	bl	8003968 <HAL_SPI_Init>
 8000c3a:	b900      	cbnz	r0, 8000c3e <MX_SPI3_Init+0x32>
}
 8000c3c:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000c3e:	f7ff ff03 	bl	8000a48 <Error_Handler>
 8000c42:	bf00      	nop
 8000c44:	200002d4 	.word	0x200002d4
 8000c48:	40003c00 	.word	0x40003c00

08000c4c <MX_TIM3_Init>:
{
 8000c4c:	b500      	push	{lr}
 8000c4e:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c50:	2300      	movs	r3, #0
 8000c52:	930a      	str	r3, [sp, #40]	@ 0x28
 8000c54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000c56:	930c      	str	r3, [sp, #48]	@ 0x30
 8000c58:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c5a:	9308      	str	r3, [sp, #32]
 8000c5c:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c5e:	9301      	str	r3, [sp, #4]
 8000c60:	9302      	str	r3, [sp, #8]
 8000c62:	9303      	str	r3, [sp, #12]
 8000c64:	9304      	str	r3, [sp, #16]
 8000c66:	9305      	str	r3, [sp, #20]
 8000c68:	9306      	str	r3, [sp, #24]
 8000c6a:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 8000c6c:	481d      	ldr	r0, [pc, #116]	@ (8000ce4 <MX_TIM3_Init+0x98>)
 8000c6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ce8 <MX_TIM3_Init+0x9c>)
 8000c70:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 8000c72:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c74:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 90-1;
 8000c76:	2259      	movs	r2, #89	@ 0x59
 8000c78:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c7a:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c7c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c7e:	f003 fad3 	bl	8004228 <HAL_TIM_Base_Init>
 8000c82:	bb20      	cbnz	r0, 8000cce <MX_TIM3_Init+0x82>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c88:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c8a:	a90a      	add	r1, sp, #40	@ 0x28
 8000c8c:	4815      	ldr	r0, [pc, #84]	@ (8000ce4 <MX_TIM3_Init+0x98>)
 8000c8e:	f003 fc31 	bl	80044f4 <HAL_TIM_ConfigClockSource>
 8000c92:	b9f0      	cbnz	r0, 8000cd2 <MX_TIM3_Init+0x86>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c94:	4813      	ldr	r0, [pc, #76]	@ (8000ce4 <MX_TIM3_Init+0x98>)
 8000c96:	f003 fb1f 	bl	80042d8 <HAL_TIM_PWM_Init>
 8000c9a:	b9e0      	cbnz	r0, 8000cd6 <MX_TIM3_Init+0x8a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca0:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ca2:	a908      	add	r1, sp, #32
 8000ca4:	480f      	ldr	r0, [pc, #60]	@ (8000ce4 <MX_TIM3_Init+0x98>)
 8000ca6:	f003 fca5 	bl	80045f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000caa:	b9b0      	cbnz	r0, 8000cda <MX_TIM3_Init+0x8e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cac:	2360      	movs	r3, #96	@ 0x60
 8000cae:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cb4:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cb6:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cb8:	a901      	add	r1, sp, #4
 8000cba:	480a      	ldr	r0, [pc, #40]	@ (8000ce4 <MX_TIM3_Init+0x98>)
 8000cbc:	f003 fb9f 	bl	80043fe <HAL_TIM_PWM_ConfigChannel>
 8000cc0:	b968      	cbnz	r0, 8000cde <MX_TIM3_Init+0x92>
  HAL_TIM_MspPostInit(&htim3);
 8000cc2:	4808      	ldr	r0, [pc, #32]	@ (8000ce4 <MX_TIM3_Init+0x98>)
 8000cc4:	f001 f9e6 	bl	8002094 <HAL_TIM_MspPostInit>
}
 8000cc8:	b00f      	add	sp, #60	@ 0x3c
 8000cca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000cce:	f7ff febb 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000cd2:	f7ff feb9 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000cd6:	f7ff feb7 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000cda:	f7ff feb5 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000cde:	f7ff feb3 	bl	8000a48 <Error_Handler>
 8000ce2:	bf00      	nop
 8000ce4:	2000028c 	.word	0x2000028c
 8000ce8:	40000400 	.word	0x40000400

08000cec <MX_TIM4_Init>:
{
 8000cec:	b500      	push	{lr}
 8000cee:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	930a      	str	r3, [sp, #40]	@ 0x28
 8000cf4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000cf6:	930c      	str	r3, [sp, #48]	@ 0x30
 8000cf8:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cfa:	9308      	str	r3, [sp, #32]
 8000cfc:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cfe:	9301      	str	r3, [sp, #4]
 8000d00:	9302      	str	r3, [sp, #8]
 8000d02:	9303      	str	r3, [sp, #12]
 8000d04:	9304      	str	r3, [sp, #16]
 8000d06:	9305      	str	r3, [sp, #20]
 8000d08:	9306      	str	r3, [sp, #24]
 8000d0a:	9307      	str	r3, [sp, #28]
  htim4.Instance = TIM4;
 8000d0c:	4822      	ldr	r0, [pc, #136]	@ (8000d98 <MX_TIM4_Init+0xac>)
 8000d0e:	4a23      	ldr	r2, [pc, #140]	@ (8000d9c <MX_TIM4_Init+0xb0>)
 8000d10:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8000d12:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d14:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 8000d16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d1a:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d1c:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000d20:	f003 fa82 	bl	8004228 <HAL_TIM_Base_Init>
 8000d24:	bb58      	cbnz	r0, 8000d7e <MX_TIM4_Init+0x92>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d2a:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000d2c:	a90a      	add	r1, sp, #40	@ 0x28
 8000d2e:	481a      	ldr	r0, [pc, #104]	@ (8000d98 <MX_TIM4_Init+0xac>)
 8000d30:	f003 fbe0 	bl	80044f4 <HAL_TIM_ConfigClockSource>
 8000d34:	bb28      	cbnz	r0, 8000d82 <MX_TIM4_Init+0x96>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000d36:	4818      	ldr	r0, [pc, #96]	@ (8000d98 <MX_TIM4_Init+0xac>)
 8000d38:	f003 face 	bl	80042d8 <HAL_TIM_PWM_Init>
 8000d3c:	bb18      	cbnz	r0, 8000d86 <MX_TIM4_Init+0x9a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d42:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000d44:	a908      	add	r1, sp, #32
 8000d46:	4814      	ldr	r0, [pc, #80]	@ (8000d98 <MX_TIM4_Init+0xac>)
 8000d48:	f003 fc54 	bl	80045f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000d4c:	b9e8      	cbnz	r0, 8000d8a <MX_TIM4_Init+0x9e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d4e:	2360      	movs	r3, #96	@ 0x60
 8000d50:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d56:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d58:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d5a:	2208      	movs	r2, #8
 8000d5c:	a901      	add	r1, sp, #4
 8000d5e:	480e      	ldr	r0, [pc, #56]	@ (8000d98 <MX_TIM4_Init+0xac>)
 8000d60:	f003 fb4d 	bl	80043fe <HAL_TIM_PWM_ConfigChannel>
 8000d64:	b998      	cbnz	r0, 8000d8e <MX_TIM4_Init+0xa2>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d66:	220c      	movs	r2, #12
 8000d68:	a901      	add	r1, sp, #4
 8000d6a:	480b      	ldr	r0, [pc, #44]	@ (8000d98 <MX_TIM4_Init+0xac>)
 8000d6c:	f003 fb47 	bl	80043fe <HAL_TIM_PWM_ConfigChannel>
 8000d70:	b978      	cbnz	r0, 8000d92 <MX_TIM4_Init+0xa6>
  HAL_TIM_MspPostInit(&htim4);
 8000d72:	4809      	ldr	r0, [pc, #36]	@ (8000d98 <MX_TIM4_Init+0xac>)
 8000d74:	f001 f98e 	bl	8002094 <HAL_TIM_MspPostInit>
}
 8000d78:	b00f      	add	sp, #60	@ 0x3c
 8000d7a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000d7e:	f7ff fe63 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000d82:	f7ff fe61 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000d86:	f7ff fe5f 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000d8a:	f7ff fe5d 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000d8e:	f7ff fe5b 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000d92:	f7ff fe59 	bl	8000a48 <Error_Handler>
 8000d96:	bf00      	nop
 8000d98:	20000244 	.word	0x20000244
 8000d9c:	40000800 	.word	0x40000800

08000da0 <MX_TIM5_Init>:
{
 8000da0:	b500      	push	{lr}
 8000da2:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000da4:	2300      	movs	r3, #0
 8000da6:	930a      	str	r3, [sp, #40]	@ 0x28
 8000da8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000daa:	930c      	str	r3, [sp, #48]	@ 0x30
 8000dac:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dae:	9308      	str	r3, [sp, #32]
 8000db0:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000db2:	9301      	str	r3, [sp, #4]
 8000db4:	9302      	str	r3, [sp, #8]
 8000db6:	9303      	str	r3, [sp, #12]
 8000db8:	9304      	str	r3, [sp, #16]
 8000dba:	9305      	str	r3, [sp, #20]
 8000dbc:	9306      	str	r3, [sp, #24]
 8000dbe:	9307      	str	r3, [sp, #28]
  htim5.Instance = TIM5;
 8000dc0:	4830      	ldr	r0, [pc, #192]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000dc2:	4a31      	ldr	r2, [pc, #196]	@ (8000e88 <MX_TIM5_Init+0xe8>)
 8000dc4:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 0;
 8000dc6:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc8:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 4294967295;
 8000dca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dce:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd0:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000dd4:	f003 fa28 	bl	8004228 <HAL_TIM_Base_Init>
 8000dd8:	2800      	cmp	r0, #0
 8000dda:	d140      	bne.n	8000e5e <MX_TIM5_Init+0xbe>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ddc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000de0:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000de2:	a90a      	add	r1, sp, #40	@ 0x28
 8000de4:	4827      	ldr	r0, [pc, #156]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000de6:	f003 fb85 	bl	80044f4 <HAL_TIM_ConfigClockSource>
 8000dea:	2800      	cmp	r0, #0
 8000dec:	d139      	bne.n	8000e62 <MX_TIM5_Init+0xc2>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8000dee:	4825      	ldr	r0, [pc, #148]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000df0:	f003 fa72 	bl	80042d8 <HAL_TIM_PWM_Init>
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d136      	bne.n	8000e66 <MX_TIM5_Init+0xc6>
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8000df8:	4822      	ldr	r0, [pc, #136]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000dfa:	f003 fa41 	bl	8004280 <HAL_TIM_OC_Init>
 8000dfe:	2800      	cmp	r0, #0
 8000e00:	d133      	bne.n	8000e6a <MX_TIM5_Init+0xca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e02:	2300      	movs	r3, #0
 8000e04:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e06:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000e08:	a908      	add	r1, sp, #32
 8000e0a:	481e      	ldr	r0, [pc, #120]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000e0c:	f003 fbf2 	bl	80045f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000e10:	bb68      	cbnz	r0, 8000e6e <MX_TIM5_Init+0xce>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e12:	2360      	movs	r3, #96	@ 0x60
 8000e14:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8000e16:	2200      	movs	r2, #0
 8000e18:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e1a:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e1c:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e1e:	a901      	add	r1, sp, #4
 8000e20:	4818      	ldr	r0, [pc, #96]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000e22:	f003 faec 	bl	80043fe <HAL_TIM_PWM_ConfigChannel>
 8000e26:	bb20      	cbnz	r0, 8000e72 <MX_TIM5_Init+0xd2>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e28:	2204      	movs	r2, #4
 8000e2a:	eb0d 0102 	add.w	r1, sp, r2
 8000e2e:	4815      	ldr	r0, [pc, #84]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000e30:	f003 fae5 	bl	80043fe <HAL_TIM_PWM_ConfigChannel>
 8000e34:	b9f8      	cbnz	r0, 8000e76 <MX_TIM5_Init+0xd6>
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e36:	2208      	movs	r2, #8
 8000e38:	a901      	add	r1, sp, #4
 8000e3a:	4812      	ldr	r0, [pc, #72]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000e3c:	f003 fadf 	bl	80043fe <HAL_TIM_PWM_ConfigChannel>
 8000e40:	b9d8      	cbnz	r0, 8000e7a <MX_TIM5_Init+0xda>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e42:	2300      	movs	r3, #0
 8000e44:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e46:	220c      	movs	r2, #12
 8000e48:	a901      	add	r1, sp, #4
 8000e4a:	480e      	ldr	r0, [pc, #56]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000e4c:	f003 faa8 	bl	80043a0 <HAL_TIM_OC_ConfigChannel>
 8000e50:	b9a8      	cbnz	r0, 8000e7e <MX_TIM5_Init+0xde>
  HAL_TIM_MspPostInit(&htim5);
 8000e52:	480c      	ldr	r0, [pc, #48]	@ (8000e84 <MX_TIM5_Init+0xe4>)
 8000e54:	f001 f91e 	bl	8002094 <HAL_TIM_MspPostInit>
}
 8000e58:	b00f      	add	sp, #60	@ 0x3c
 8000e5a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000e5e:	f7ff fdf3 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e62:	f7ff fdf1 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e66:	f7ff fdef 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e6a:	f7ff fded 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e6e:	f7ff fdeb 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e72:	f7ff fde9 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e76:	f7ff fde7 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e7a:	f7ff fde5 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000e7e:	f7ff fde3 	bl	8000a48 <Error_Handler>
 8000e82:	bf00      	nop
 8000e84:	200001fc 	.word	0x200001fc
 8000e88:	40000c00 	.word	0x40000c00

08000e8c <MX_USART1_UART_Init>:
{
 8000e8c:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000e8e:	480a      	ldr	r0, [pc, #40]	@ (8000eb8 <MX_USART1_UART_Init+0x2c>)
 8000e90:	4b0a      	ldr	r3, [pc, #40]	@ (8000ebc <MX_USART1_UART_Init+0x30>)
 8000e92:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000e94:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000e98:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e9e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ea0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ea2:	220c      	movs	r2, #12
 8000ea4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ea6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ea8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eaa:	f003 fc71 	bl	8004790 <HAL_UART_Init>
 8000eae:	b900      	cbnz	r0, 8000eb2 <MX_USART1_UART_Init+0x26>
}
 8000eb0:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000eb2:	f7ff fdc9 	bl	8000a48 <Error_Handler>
 8000eb6:	bf00      	nop
 8000eb8:	20000154 	.word	0x20000154
 8000ebc:	40011000 	.word	0x40011000

08000ec0 <MX_CRC_Init>:
{
 8000ec0:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8000ec2:	4804      	ldr	r0, [pc, #16]	@ (8000ed4 <MX_CRC_Init+0x14>)
 8000ec4:	4b04      	ldr	r3, [pc, #16]	@ (8000ed8 <MX_CRC_Init+0x18>)
 8000ec6:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000ec8:	f000 fafc 	bl	80014c4 <HAL_CRC_Init>
 8000ecc:	b900      	cbnz	r0, 8000ed0 <MX_CRC_Init+0x10>
}
 8000ece:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000ed0:	f7ff fdba 	bl	8000a48 <Error_Handler>
 8000ed4:	200004f8 	.word	0x200004f8
 8000ed8:	40023000 	.word	0x40023000

08000edc <SystemClock_Config>:
{
 8000edc:	b500      	push	{lr}
 8000ede:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ee0:	2230      	movs	r2, #48	@ 0x30
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	a808      	add	r0, sp, #32
 8000ee6:	f006 fcc2 	bl	800786e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eea:	2300      	movs	r3, #0
 8000eec:	9303      	str	r3, [sp, #12]
 8000eee:	9304      	str	r3, [sp, #16]
 8000ef0:	9305      	str	r3, [sp, #20]
 8000ef2:	9306      	str	r3, [sp, #24]
 8000ef4:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef6:	9301      	str	r3, [sp, #4]
 8000ef8:	4a21      	ldr	r2, [pc, #132]	@ (8000f80 <SystemClock_Config+0xa4>)
 8000efa:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000efc:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000f00:	6411      	str	r1, [r2, #64]	@ 0x40
 8000f02:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000f04:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000f08:	9201      	str	r2, [sp, #4]
 8000f0a:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f0c:	9302      	str	r3, [sp, #8]
 8000f0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000f84 <SystemClock_Config+0xa8>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f1e:	9302      	str	r3, [sp, #8]
 8000f20:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000f22:	2309      	movs	r3, #9
 8000f24:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f2a:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f30:	2302      	movs	r3, #2
 8000f32:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f34:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000f38:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000f3e:	2290      	movs	r2, #144	@ 0x90
 8000f40:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f42:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000f44:	2306      	movs	r3, #6
 8000f46:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f48:	a808      	add	r0, sp, #32
 8000f4a:	f001 ff97 	bl	8002e7c <HAL_RCC_OscConfig>
 8000f4e:	b998      	cbnz	r0, 8000f78 <SystemClock_Config+0x9c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f50:	230f      	movs	r3, #15
 8000f52:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f54:	2302      	movs	r3, #2
 8000f56:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f5c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f60:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f66:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f68:	2104      	movs	r1, #4
 8000f6a:	a803      	add	r0, sp, #12
 8000f6c:	f002 f9f0 	bl	8003350 <HAL_RCC_ClockConfig>
 8000f70:	b920      	cbnz	r0, 8000f7c <SystemClock_Config+0xa0>
}
 8000f72:	b015      	add	sp, #84	@ 0x54
 8000f74:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f78:	f7ff fd66 	bl	8000a48 <Error_Handler>
    Error_Handler();
 8000f7c:	f7ff fd64 	bl	8000a48 <Error_Handler>
 8000f80:	40023800 	.word	0x40023800
 8000f84:	40007000 	.word	0x40007000

08000f88 <main>:
{
 8000f88:	b508      	push	{r3, lr}
  HAL_Init();
 8000f8a:	f000 f84f 	bl	800102c <HAL_Init>
  SystemClock_Config();
 8000f8e:	f7ff ffa5 	bl	8000edc <SystemClock_Config>
  MX_GPIO_Init();
 8000f92:	f7ff fc99 	bl	80008c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f96:	f7ff fd3d 	bl	8000a14 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f9a:	f7ff fd57 	bl	8000a4c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000f9e:	f7ff fd89 	bl	8000ab4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000fa2:	f7ff fda3 	bl	8000aec <MX_I2C2_Init>
  MX_I2C3_Init();
 8000fa6:	f7ff fdbd 	bl	8000b24 <MX_I2C3_Init>
  MX_RTC_Init();
 8000faa:	f7ff fdd7 	bl	8000b5c <MX_RTC_Init>
  MX_SPI1_Init();
 8000fae:	f7ff fded 	bl	8000b8c <MX_SPI1_Init>
  MX_SPI2_Init();
 8000fb2:	f7ff fe0b 	bl	8000bcc <MX_SPI2_Init>
  MX_SPI3_Init();
 8000fb6:	f7ff fe29 	bl	8000c0c <MX_SPI3_Init>
  MX_TIM3_Init();
 8000fba:	f7ff fe47 	bl	8000c4c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fbe:	f7ff fe95 	bl	8000cec <MX_TIM4_Init>
  MX_TIM5_Init();
 8000fc2:	f7ff feed 	bl	8000da0 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8000fc6:	f7ff ff61 	bl	8000e8c <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000fca:	f004 f9f7 	bl	80053bc <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 8000fce:	f7ff ff77 	bl	8000ec0 <MX_CRC_Init>
  LSM6DSO_Init(&lsm6dso1);
 8000fd2:	4802      	ldr	r0, [pc, #8]	@ (8000fdc <main+0x54>)
 8000fd4:	f7ff fa06 	bl	80003e4 <LSM6DSO_Init>
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <main+0x50>
 8000fda:	bf00      	nop
 8000fdc:	2000011c 	.word	0x2000011c

08000fe0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fe0:	b510      	push	{r4, lr}
 8000fe2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <HAL_InitTick+0x40>)
 8000fe6:	781a      	ldrb	r2, [r3, #0]
 8000fe8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fec:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8001024 <HAL_InitTick+0x44>)
 8000ff2:	6810      	ldr	r0, [r2, #0]
 8000ff4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ff8:	f000 fa50 	bl	800149c <HAL_SYSTICK_Config>
 8000ffc:	b968      	cbnz	r0, 800101a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffe:	2c0f      	cmp	r4, #15
 8001000:	d901      	bls.n	8001006 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001002:	2001      	movs	r0, #1
 8001004:	e00a      	b.n	800101c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001006:	2200      	movs	r2, #0
 8001008:	4621      	mov	r1, r4
 800100a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800100e:	f000 fa31 	bl	8001474 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001012:	4b05      	ldr	r3, [pc, #20]	@ (8001028 <HAL_InitTick+0x48>)
 8001014:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001016:	2000      	movs	r0, #0
 8001018:	e000      	b.n	800101c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800101a:	2001      	movs	r0, #1
}
 800101c:	bd10      	pop	{r4, pc}
 800101e:	bf00      	nop
 8001020:	20000000 	.word	0x20000000
 8001024:	20000008 	.word	0x20000008
 8001028:	20000004 	.word	0x20000004

0800102c <HAL_Init>:
{
 800102c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800102e:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <HAL_Init+0x30>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001036:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800103e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001046:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001048:	2003      	movs	r0, #3
 800104a:	f000 fa01 	bl	8001450 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800104e:	200f      	movs	r0, #15
 8001050:	f7ff ffc6 	bl	8000fe0 <HAL_InitTick>
  HAL_MspInit();
 8001054:	f000 fdda 	bl	8001c0c <HAL_MspInit>
}
 8001058:	2000      	movs	r0, #0
 800105a:	bd08      	pop	{r3, pc}
 800105c:	40023c00 	.word	0x40023c00

08001060 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001060:	4a03      	ldr	r2, [pc, #12]	@ (8001070 <HAL_IncTick+0x10>)
 8001062:	6811      	ldr	r1, [r2, #0]
 8001064:	4b03      	ldr	r3, [pc, #12]	@ (8001074 <HAL_IncTick+0x14>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	440b      	add	r3, r1
 800106a:	6013      	str	r3, [r2, #0]
}
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000548 	.word	0x20000548
 8001074:	20000000 	.word	0x20000000

08001078 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001078:	4b01      	ldr	r3, [pc, #4]	@ (8001080 <HAL_GetTick+0x8>)
 800107a:	6818      	ldr	r0, [r3, #0]
}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	20000548 	.word	0x20000548

08001084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001084:	b538      	push	{r3, r4, r5, lr}
 8001086:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001088:	f7ff fff6 	bl	8001078 <HAL_GetTick>
 800108c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108e:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8001092:	d002      	beq.n	800109a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <HAL_Delay+0x24>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800109a:	f7ff ffed 	bl	8001078 <HAL_GetTick>
 800109e:	1b40      	subs	r0, r0, r5
 80010a0:	42a0      	cmp	r0, r4
 80010a2:	d3fa      	bcc.n	800109a <HAL_Delay+0x16>
  {
  }
}
 80010a4:	bd38      	pop	{r3, r4, r5, pc}
 80010a6:	bf00      	nop
 80010a8:	20000000 	.word	0x20000000

080010ac <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80010ac:	4b4a      	ldr	r3, [pc, #296]	@ (80011d8 <ADC_Init+0x12c>)
 80010ae:	685a      	ldr	r2, [r3, #4]
 80010b0:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80010b4:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	6841      	ldr	r1, [r0, #4]
 80010ba:	430a      	orrs	r2, r1
 80010bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80010be:	6802      	ldr	r2, [r0, #0]
 80010c0:	6853      	ldr	r3, [r2, #4]
 80010c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010c6:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80010c8:	6802      	ldr	r2, [r0, #0]
 80010ca:	6853      	ldr	r3, [r2, #4]
 80010cc:	6901      	ldr	r1, [r0, #16]
 80010ce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80010d2:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80010d4:	6802      	ldr	r2, [r0, #0]
 80010d6:	6853      	ldr	r3, [r2, #4]
 80010d8:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80010dc:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80010de:	6802      	ldr	r2, [r0, #0]
 80010e0:	6853      	ldr	r3, [r2, #4]
 80010e2:	6881      	ldr	r1, [r0, #8]
 80010e4:	430b      	orrs	r3, r1
 80010e6:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80010e8:	6802      	ldr	r2, [r0, #0]
 80010ea:	6893      	ldr	r3, [r2, #8]
 80010ec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80010f0:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80010f2:	6802      	ldr	r2, [r0, #0]
 80010f4:	6893      	ldr	r3, [r2, #8]
 80010f6:	68c1      	ldr	r1, [r0, #12]
 80010f8:	430b      	orrs	r3, r1
 80010fa:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010fc:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80010fe:	4b37      	ldr	r3, [pc, #220]	@ (80011dc <ADC_Init+0x130>)
 8001100:	429a      	cmp	r2, r3
 8001102:	d057      	beq.n	80011b4 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001104:	6802      	ldr	r2, [r0, #0]
 8001106:	6893      	ldr	r3, [r2, #8]
 8001108:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800110c:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800110e:	6802      	ldr	r2, [r0, #0]
 8001110:	6893      	ldr	r3, [r2, #8]
 8001112:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8001114:	430b      	orrs	r3, r1
 8001116:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001118:	6802      	ldr	r2, [r0, #0]
 800111a:	6893      	ldr	r3, [r2, #8]
 800111c:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001120:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001122:	6802      	ldr	r2, [r0, #0]
 8001124:	6893      	ldr	r3, [r2, #8]
 8001126:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8001128:	430b      	orrs	r3, r1
 800112a:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800112c:	6802      	ldr	r2, [r0, #0]
 800112e:	6893      	ldr	r3, [r2, #8]
 8001130:	f023 0302 	bic.w	r3, r3, #2
 8001134:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001136:	6802      	ldr	r2, [r0, #0]
 8001138:	6893      	ldr	r3, [r2, #8]
 800113a:	7e01      	ldrb	r1, [r0, #24]
 800113c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001140:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001142:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d03f      	beq.n	80011ca <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800114a:	6802      	ldr	r2, [r0, #0]
 800114c:	6853      	ldr	r3, [r2, #4]
 800114e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001152:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001154:	6802      	ldr	r2, [r0, #0]
 8001156:	6853      	ldr	r3, [r2, #4]
 8001158:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800115c:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800115e:	6801      	ldr	r1, [r0, #0]
 8001160:	684b      	ldr	r3, [r1, #4]
 8001162:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001164:	3a01      	subs	r2, #1
 8001166:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 800116a:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800116c:	6802      	ldr	r2, [r0, #0]
 800116e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001170:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001174:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001176:	6801      	ldr	r1, [r0, #0]
 8001178:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800117a:	69c2      	ldr	r2, [r0, #28]
 800117c:	3a01      	subs	r2, #1
 800117e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001182:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001184:	6802      	ldr	r2, [r0, #0]
 8001186:	6893      	ldr	r3, [r2, #8]
 8001188:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800118c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800118e:	6802      	ldr	r2, [r0, #0]
 8001190:	6893      	ldr	r3, [r2, #8]
 8001192:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8001196:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800119a:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800119c:	6802      	ldr	r2, [r0, #0]
 800119e:	6893      	ldr	r3, [r2, #8]
 80011a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80011a4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80011a6:	6802      	ldr	r2, [r0, #0]
 80011a8:	6893      	ldr	r3, [r2, #8]
 80011aa:	6941      	ldr	r1, [r0, #20]
 80011ac:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80011b0:	6093      	str	r3, [r2, #8]
}
 80011b2:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80011b4:	6802      	ldr	r2, [r0, #0]
 80011b6:	6893      	ldr	r3, [r2, #8]
 80011b8:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80011bc:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80011be:	6802      	ldr	r2, [r0, #0]
 80011c0:	6893      	ldr	r3, [r2, #8]
 80011c2:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80011c6:	6093      	str	r3, [r2, #8]
 80011c8:	e7b0      	b.n	800112c <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80011ca:	6802      	ldr	r2, [r0, #0]
 80011cc:	6853      	ldr	r3, [r2, #4]
 80011ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80011d2:	6053      	str	r3, [r2, #4]
 80011d4:	e7ca      	b.n	800116c <ADC_Init+0xc0>
 80011d6:	bf00      	nop
 80011d8:	40012300 	.word	0x40012300
 80011dc:	0f000001 	.word	0x0f000001

080011e0 <HAL_ADC_Init>:
  if (hadc == NULL)
 80011e0:	b338      	cbz	r0, 8001232 <HAL_ADC_Init+0x52>
{
 80011e2:	b510      	push	{r4, lr}
 80011e4:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011e6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80011e8:	b143      	cbz	r3, 80011fc <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80011ec:	f013 0f10 	tst.w	r3, #16
 80011f0:	d00b      	beq.n	800120a <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 80011f2:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80011f4:	2300      	movs	r3, #0
 80011f6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80011fa:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 80011fc:	f000 fd22 	bl	8001c44 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001200:	2300      	movs	r3, #0
 8001202:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001204:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8001208:	e7ef      	b.n	80011ea <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 800120a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800120c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001210:	f023 0302 	bic.w	r3, r3, #2
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 800121a:	4620      	mov	r0, r4
 800121c:	f7ff ff46 	bl	80010ac <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8001220:	2000      	movs	r0, #0
 8001222:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001224:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001226:	f023 0303 	bic.w	r3, r3, #3
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6423      	str	r3, [r4, #64]	@ 0x40
 8001230:	e7e0      	b.n	80011f4 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8001232:	2001      	movs	r0, #1
}
 8001234:	4770      	bx	lr
	...

08001238 <HAL_ADC_ConfigChannel>:
{
 8001238:	b430      	push	{r4, r5}
 800123a:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800123c:	2200      	movs	r2, #0
 800123e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001240:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001244:	2a01      	cmp	r2, #1
 8001246:	f000 80b6 	beq.w	80013b6 <HAL_ADC_ConfigChannel+0x17e>
 800124a:	4603      	mov	r3, r0
 800124c:	2201      	movs	r2, #1
 800124e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001252:	680a      	ldr	r2, [r1, #0]
 8001254:	2a09      	cmp	r2, #9
 8001256:	d940      	bls.n	80012da <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001258:	6804      	ldr	r4, [r0, #0]
 800125a:	68e0      	ldr	r0, [r4, #12]
 800125c:	b292      	uxth	r2, r2
 800125e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001262:	3a1e      	subs	r2, #30
 8001264:	f04f 0c07 	mov.w	ip, #7
 8001268:	fa0c f202 	lsl.w	r2, ip, r2
 800126c:	ea20 0202 	bic.w	r2, r0, r2
 8001270:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001272:	681c      	ldr	r4, [r3, #0]
 8001274:	68e0      	ldr	r0, [r4, #12]
 8001276:	880a      	ldrh	r2, [r1, #0]
 8001278:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800127c:	3a1e      	subs	r2, #30
 800127e:	688d      	ldr	r5, [r1, #8]
 8001280:	fa05 f202 	lsl.w	r2, r5, r2
 8001284:	4302      	orrs	r2, r0
 8001286:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8001288:	684a      	ldr	r2, [r1, #4]
 800128a:	2a06      	cmp	r2, #6
 800128c:	d83c      	bhi.n	8001308 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800128e:	681c      	ldr	r4, [r3, #0]
 8001290:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001292:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001296:	3a05      	subs	r2, #5
 8001298:	f04f 0c1f 	mov.w	ip, #31
 800129c:	fa0c f202 	lsl.w	r2, ip, r2
 80012a0:	ea20 0202 	bic.w	r2, r0, r2
 80012a4:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012a6:	681c      	ldr	r4, [r3, #0]
 80012a8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80012aa:	684a      	ldr	r2, [r1, #4]
 80012ac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80012b0:	3a05      	subs	r2, #5
 80012b2:	f8b1 c000 	ldrh.w	ip, [r1]
 80012b6:	fa0c f202 	lsl.w	r2, ip, r2
 80012ba:	4302      	orrs	r2, r0
 80012bc:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012be:	6818      	ldr	r0, [r3, #0]
 80012c0:	4a3e      	ldr	r2, [pc, #248]	@ (80013bc <HAL_ADC_ConfigChannel+0x184>)
 80012c2:	4290      	cmp	r0, r2
 80012c4:	d050      	beq.n	8001368 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012c6:	6818      	ldr	r0, [r3, #0]
 80012c8:	4a3c      	ldr	r2, [pc, #240]	@ (80013bc <HAL_ADC_ConfigChannel+0x184>)
 80012ca:	4290      	cmp	r0, r2
 80012cc:	d055      	beq.n	800137a <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 80012ce:	2000      	movs	r0, #0
 80012d0:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 80012d4:	b002      	add	sp, #8
 80012d6:	bc30      	pop	{r4, r5}
 80012d8:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012da:	6804      	ldr	r4, [r0, #0]
 80012dc:	6920      	ldr	r0, [r4, #16]
 80012de:	b292      	uxth	r2, r2
 80012e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80012e4:	f04f 0c07 	mov.w	ip, #7
 80012e8:	fa0c f202 	lsl.w	r2, ip, r2
 80012ec:	ea20 0202 	bic.w	r2, r0, r2
 80012f0:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012f2:	681c      	ldr	r4, [r3, #0]
 80012f4:	6920      	ldr	r0, [r4, #16]
 80012f6:	880a      	ldrh	r2, [r1, #0]
 80012f8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80012fc:	688d      	ldr	r5, [r1, #8]
 80012fe:	fa05 f202 	lsl.w	r2, r5, r2
 8001302:	4302      	orrs	r2, r0
 8001304:	6122      	str	r2, [r4, #16]
 8001306:	e7bf      	b.n	8001288 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001308:	2a0c      	cmp	r2, #12
 800130a:	d816      	bhi.n	800133a <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800130c:	681d      	ldr	r5, [r3, #0]
 800130e:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001310:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001314:	3a23      	subs	r2, #35	@ 0x23
 8001316:	241f      	movs	r4, #31
 8001318:	fa04 f202 	lsl.w	r2, r4, r2
 800131c:	ea20 0202 	bic.w	r2, r0, r2
 8001320:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001322:	681d      	ldr	r5, [r3, #0]
 8001324:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001326:	684a      	ldr	r2, [r1, #4]
 8001328:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800132c:	3a23      	subs	r2, #35	@ 0x23
 800132e:	880c      	ldrh	r4, [r1, #0]
 8001330:	fa04 f202 	lsl.w	r2, r4, r2
 8001334:	4302      	orrs	r2, r0
 8001336:	632a      	str	r2, [r5, #48]	@ 0x30
 8001338:	e7c1      	b.n	80012be <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800133a:	681d      	ldr	r5, [r3, #0]
 800133c:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800133e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001342:	3a41      	subs	r2, #65	@ 0x41
 8001344:	241f      	movs	r4, #31
 8001346:	fa04 f202 	lsl.w	r2, r4, r2
 800134a:	ea20 0202 	bic.w	r2, r0, r2
 800134e:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001350:	681d      	ldr	r5, [r3, #0]
 8001352:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001354:	684a      	ldr	r2, [r1, #4]
 8001356:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800135a:	3a41      	subs	r2, #65	@ 0x41
 800135c:	880c      	ldrh	r4, [r1, #0]
 800135e:	fa04 f202 	lsl.w	r2, r4, r2
 8001362:	4302      	orrs	r2, r0
 8001364:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001366:	e7aa      	b.n	80012be <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001368:	680a      	ldr	r2, [r1, #0]
 800136a:	2a12      	cmp	r2, #18
 800136c:	d1ab      	bne.n	80012c6 <HAL_ADC_ConfigChannel+0x8e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800136e:	4814      	ldr	r0, [pc, #80]	@ (80013c0 <HAL_ADC_ConfigChannel+0x188>)
 8001370:	6842      	ldr	r2, [r0, #4]
 8001372:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001376:	6042      	str	r2, [r0, #4]
 8001378:	e7a5      	b.n	80012c6 <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800137a:	680a      	ldr	r2, [r1, #0]
 800137c:	3a10      	subs	r2, #16
 800137e:	2a01      	cmp	r2, #1
 8001380:	d8a5      	bhi.n	80012ce <HAL_ADC_ConfigChannel+0x96>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001382:	480f      	ldr	r0, [pc, #60]	@ (80013c0 <HAL_ADC_ConfigChannel+0x188>)
 8001384:	6842      	ldr	r2, [r0, #4]
 8001386:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800138a:	6042      	str	r2, [r0, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800138c:	680a      	ldr	r2, [r1, #0]
 800138e:	2a10      	cmp	r2, #16
 8001390:	d19d      	bne.n	80012ce <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001392:	4a0c      	ldr	r2, [pc, #48]	@ (80013c4 <HAL_ADC_ConfigChannel+0x18c>)
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	490c      	ldr	r1, [pc, #48]	@ (80013c8 <HAL_ADC_ConfigChannel+0x190>)
 8001398:	fba1 1202 	umull	r1, r2, r1, r2
 800139c:	0c92      	lsrs	r2, r2, #18
 800139e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80013a2:	0052      	lsls	r2, r2, #1
 80013a4:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 80013a6:	e002      	b.n	80013ae <HAL_ADC_ConfigChannel+0x176>
        counter--;
 80013a8:	9a01      	ldr	r2, [sp, #4]
 80013aa:	3a01      	subs	r2, #1
 80013ac:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 80013ae:	9a01      	ldr	r2, [sp, #4]
 80013b0:	2a00      	cmp	r2, #0
 80013b2:	d1f9      	bne.n	80013a8 <HAL_ADC_ConfigChannel+0x170>
 80013b4:	e78b      	b.n	80012ce <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 80013b6:	2002      	movs	r0, #2
 80013b8:	e78c      	b.n	80012d4 <HAL_ADC_ConfigChannel+0x9c>
 80013ba:	bf00      	nop
 80013bc:	40012000 	.word	0x40012000
 80013c0:	40012300 	.word	0x40012300
 80013c4:	20000008 	.word	0x20000008
 80013c8:	431bde83 	.word	0x431bde83

080013cc <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80013cc:	2800      	cmp	r0, #0
 80013ce:	db07      	blt.n	80013e0 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d0:	f000 021f 	and.w	r2, r0, #31
 80013d4:	0940      	lsrs	r0, r0, #5
 80013d6:	2301      	movs	r3, #1
 80013d8:	4093      	lsls	r3, r2
 80013da:	4a02      	ldr	r2, [pc, #8]	@ (80013e4 <__NVIC_EnableIRQ+0x18>)
 80013dc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000e100 	.word	0xe000e100

080013e8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80013e8:	2800      	cmp	r0, #0
 80013ea:	db08      	blt.n	80013fe <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ec:	0109      	lsls	r1, r1, #4
 80013ee:	b2c9      	uxtb	r1, r1
 80013f0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80013f4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80013f8:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80013fc:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fe:	f000 000f 	and.w	r0, r0, #15
 8001402:	0109      	lsls	r1, r1, #4
 8001404:	b2c9      	uxtb	r1, r1
 8001406:	4b01      	ldr	r3, [pc, #4]	@ (800140c <__NVIC_SetPriority+0x24>)
 8001408:	5419      	strb	r1, [r3, r0]
  }
}
 800140a:	4770      	bx	lr
 800140c:	e000ed14 	.word	0xe000ed14

08001410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001410:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001412:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001416:	f1c0 0c07 	rsb	ip, r0, #7
 800141a:	f1bc 0f04 	cmp.w	ip, #4
 800141e:	bf28      	it	cs
 8001420:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001424:	1d03      	adds	r3, r0, #4
 8001426:	2b06      	cmp	r3, #6
 8001428:	d90f      	bls.n	800144a <NVIC_EncodePriority+0x3a>
 800142a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800142c:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8001430:	fa0e f00c 	lsl.w	r0, lr, ip
 8001434:	ea21 0100 	bic.w	r1, r1, r0
 8001438:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800143a:	fa0e fe03 	lsl.w	lr, lr, r3
 800143e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001442:	ea41 0002 	orr.w	r0, r1, r2
 8001446:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800144a:	2300      	movs	r3, #0
 800144c:	e7ee      	b.n	800142c <NVIC_EncodePriority+0x1c>
	...

08001450 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001450:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001452:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001454:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001458:	041b      	lsls	r3, r3, #16
 800145a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800145c:	0200      	lsls	r0, r0, #8
 800145e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001462:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800146c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800146e:	4770      	bx	lr
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001474:	b510      	push	{r4, lr}
 8001476:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001478:	4b05      	ldr	r3, [pc, #20]	@ (8001490 <HAL_NVIC_SetPriority+0x1c>)
 800147a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800147c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001480:	f7ff ffc6 	bl	8001410 <NVIC_EncodePriority>
 8001484:	4601      	mov	r1, r0
 8001486:	4620      	mov	r0, r4
 8001488:	f7ff ffae 	bl	80013e8 <__NVIC_SetPriority>
}
 800148c:	bd10      	pop	{r4, pc}
 800148e:	bf00      	nop
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001494:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001496:	f7ff ff99 	bl	80013cc <__NVIC_EnableIRQ>
}
 800149a:	bd08      	pop	{r3, pc}

0800149c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800149c:	3801      	subs	r0, #1
 800149e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80014a2:	d20b      	bcs.n	80014bc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014a4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80014a8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014aa:	4a05      	ldr	r2, [pc, #20]	@ (80014c0 <HAL_SYSTICK_Config+0x24>)
 80014ac:	21f0      	movs	r1, #240	@ 0xf0
 80014ae:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014b2:	2000      	movs	r0, #0
 80014b4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014b6:	2207      	movs	r2, #7
 80014b8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014ba:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014bc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014be:	4770      	bx	lr
 80014c0:	e000ed00 	.word	0xe000ed00

080014c4 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80014c4:	b158      	cbz	r0, 80014de <HAL_CRC_Init+0x1a>
{
 80014c6:	b510      	push	{r4, lr}
 80014c8:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80014ca:	7943      	ldrb	r3, [r0, #5]
 80014cc:	b11b      	cbz	r3, 80014d6 <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80014ce:	2301      	movs	r3, #1
 80014d0:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 80014d2:	2000      	movs	r0, #0
}
 80014d4:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 80014d6:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 80014d8:	f000 fbe8 	bl	8001cac <HAL_CRC_MspInit>
 80014dc:	e7f7      	b.n	80014ce <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 80014de:	2001      	movs	r0, #1
}
 80014e0:	4770      	bx	lr
	...

080014e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80014e4:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80014e6:	6803      	ldr	r3, [r0, #0]
 80014e8:	b2d9      	uxtb	r1, r3
 80014ea:	3910      	subs	r1, #16
 80014ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001518 <DMA_CalcBaseAndBitshift+0x34>)
 80014ee:	fba2 4201 	umull	r4, r2, r2, r1
 80014f2:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80014f4:	4c09      	ldr	r4, [pc, #36]	@ (800151c <DMA_CalcBaseAndBitshift+0x38>)
 80014f6:	5ca2      	ldrb	r2, [r4, r2]
 80014f8:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80014fa:	295f      	cmp	r1, #95	@ 0x5f
 80014fc:	d907      	bls.n	800150e <DMA_CalcBaseAndBitshift+0x2a>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80014fe:	f36f 0309 	bfc	r3, #0, #10
 8001502:	3304      	adds	r3, #4
 8001504:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001506:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800150c:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800150e:	f36f 0309 	bfc	r3, #0, #10
 8001512:	6583      	str	r3, [r0, #88]	@ 0x58
 8001514:	e7f7      	b.n	8001506 <DMA_CalcBaseAndBitshift+0x22>
 8001516:	bf00      	nop
 8001518:	aaaaaaab 	.word	0xaaaaaaab
 800151c:	08007bb8 	.word	0x08007bb8

08001520 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001520:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001522:	6982      	ldr	r2, [r0, #24]
 8001524:	b992      	cbnz	r2, 800154c <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8001526:	2b01      	cmp	r3, #1
 8001528:	d00a      	beq.n	8001540 <DMA_CheckFifoParam+0x20>
 800152a:	2b02      	cmp	r3, #2
 800152c:	d002      	beq.n	8001534 <DMA_CheckFifoParam+0x14>
 800152e:	b10b      	cbz	r3, 8001534 <DMA_CheckFifoParam+0x14>
 8001530:	2000      	movs	r0, #0
 8001532:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001534:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001536:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800153a:	d128      	bne.n	800158e <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 800153c:	2000      	movs	r0, #0
 800153e:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001540:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001542:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001546:	d024      	beq.n	8001592 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001548:	2000      	movs	r0, #0
 800154a:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800154c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001550:	d009      	beq.n	8001566 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001552:	2b02      	cmp	r3, #2
 8001554:	d925      	bls.n	80015a2 <DMA_CheckFifoParam+0x82>
 8001556:	2b03      	cmp	r3, #3
 8001558:	d125      	bne.n	80015a6 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800155a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800155c:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001560:	d123      	bne.n	80015aa <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001562:	2000      	movs	r0, #0
 8001564:	4770      	bx	lr
    switch (tmp)
 8001566:	2b03      	cmp	r3, #3
 8001568:	d803      	bhi.n	8001572 <DMA_CheckFifoParam+0x52>
 800156a:	e8df f003 	tbb	[pc, r3]
 800156e:	0414      	.short	0x0414
 8001570:	0a14      	.short	0x0a14
 8001572:	2000      	movs	r0, #0
 8001574:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001576:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001578:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800157c:	d10d      	bne.n	800159a <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 800157e:	2000      	movs	r0, #0
 8001580:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001582:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001584:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001588:	d009      	beq.n	800159e <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 800158a:	2000      	movs	r0, #0
 800158c:	4770      	bx	lr
        status = HAL_ERROR;
 800158e:	2001      	movs	r0, #1
 8001590:	4770      	bx	lr
        status = HAL_ERROR;
 8001592:	2001      	movs	r0, #1
 8001594:	4770      	bx	lr
      status = HAL_ERROR;
 8001596:	2001      	movs	r0, #1
 8001598:	4770      	bx	lr
        status = HAL_ERROR;
 800159a:	2001      	movs	r0, #1
 800159c:	4770      	bx	lr
        status = HAL_ERROR;
 800159e:	2001      	movs	r0, #1
 80015a0:	4770      	bx	lr
      status = HAL_ERROR;
 80015a2:	2001      	movs	r0, #1
 80015a4:	4770      	bx	lr
    switch (tmp)
 80015a6:	2000      	movs	r0, #0
 80015a8:	4770      	bx	lr
      {
        status = HAL_ERROR;
 80015aa:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 80015ac:	4770      	bx	lr
	...

080015b0 <HAL_DMA_Init>:
{
 80015b0:	b570      	push	{r4, r5, r6, lr}
 80015b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015b4:	f7ff fd60 	bl	8001078 <HAL_GetTick>
  if(hdma == NULL)
 80015b8:	2c00      	cmp	r4, #0
 80015ba:	d05b      	beq.n	8001674 <HAL_DMA_Init+0xc4>
 80015bc:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 80015be:	2302      	movs	r3, #2
 80015c0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 80015c4:	2300      	movs	r3, #0
 80015c6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 80015ca:	6822      	ldr	r2, [r4, #0]
 80015cc:	6813      	ldr	r3, [r2, #0]
 80015ce:	f023 0301 	bic.w	r3, r3, #1
 80015d2:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	f012 0f01 	tst.w	r2, #1
 80015dc:	d00a      	beq.n	80015f4 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015de:	f7ff fd4b 	bl	8001078 <HAL_GetTick>
 80015e2:	1b43      	subs	r3, r0, r5
 80015e4:	2b05      	cmp	r3, #5
 80015e6:	d9f5      	bls.n	80015d4 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015e8:	2320      	movs	r3, #32
 80015ea:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015ec:	2003      	movs	r0, #3
 80015ee:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 80015f2:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80015f4:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015f6:	4920      	ldr	r1, [pc, #128]	@ (8001678 <HAL_DMA_Init+0xc8>)
 80015f8:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015fa:	6862      	ldr	r2, [r4, #4]
 80015fc:	68a0      	ldr	r0, [r4, #8]
 80015fe:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001600:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001602:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001604:	6920      	ldr	r0, [r4, #16]
 8001606:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001608:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800160a:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800160c:	69a0      	ldr	r0, [r4, #24]
 800160e:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001610:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001612:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001614:	6a20      	ldr	r0, [r4, #32]
 8001616:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001618:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800161a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800161c:	2904      	cmp	r1, #4
 800161e:	d01e      	beq.n	800165e <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8001620:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001622:	6826      	ldr	r6, [r4, #0]
 8001624:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001626:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 800162a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800162c:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800162e:	2b04      	cmp	r3, #4
 8001630:	d107      	bne.n	8001642 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8001632:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001634:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001636:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001638:	b11b      	cbz	r3, 8001642 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800163a:	4620      	mov	r0, r4
 800163c:	f7ff ff70 	bl	8001520 <DMA_CheckFifoParam>
 8001640:	b990      	cbnz	r0, 8001668 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001642:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001644:	4620      	mov	r0, r4
 8001646:	f7ff ff4d 	bl	80014e4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800164a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800164c:	233f      	movs	r3, #63	@ 0x3f
 800164e:	4093      	lsls	r3, r2
 8001650:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001652:	2000      	movs	r0, #0
 8001654:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001656:	2301      	movs	r3, #1
 8001658:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 800165c:	e7c9      	b.n	80015f2 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800165e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001660:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001662:	4301      	orrs	r1, r0
 8001664:	430a      	orrs	r2, r1
 8001666:	e7db      	b.n	8001620 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001668:	2340      	movs	r3, #64	@ 0x40
 800166a:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800166c:	2001      	movs	r0, #1
 800166e:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8001672:	e7be      	b.n	80015f2 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001674:	2001      	movs	r0, #1
 8001676:	e7bc      	b.n	80015f2 <HAL_DMA_Init+0x42>
 8001678:	f010803f 	.word	0xf010803f

0800167c <HAL_DMA_IRQHandler>:
{
 800167c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167e:	b083      	sub	sp, #12
 8001680:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001682:	2300      	movs	r3, #0
 8001684:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001686:	4b72      	ldr	r3, [pc, #456]	@ (8001850 <HAL_DMA_IRQHandler+0x1d4>)
 8001688:	681d      	ldr	r5, [r3, #0]
 800168a:	4b72      	ldr	r3, [pc, #456]	@ (8001854 <HAL_DMA_IRQHandler+0x1d8>)
 800168c:	fba3 3505 	umull	r3, r5, r3, r5
 8001690:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001692:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 8001694:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001696:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001698:	2308      	movs	r3, #8
 800169a:	4093      	lsls	r3, r2
 800169c:	4233      	tst	r3, r6
 800169e:	d010      	beq.n	80016c2 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80016a0:	6803      	ldr	r3, [r0, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	f012 0f04 	tst.w	r2, #4
 80016a8:	d00b      	beq.n	80016c2 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	f022 0204 	bic.w	r2, r2, #4
 80016b0:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80016b2:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80016b4:	2308      	movs	r3, #8
 80016b6:	4093      	lsls	r3, r2
 80016b8:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80016ba:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6543      	str	r3, [r0, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80016c2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80016c4:	2301      	movs	r3, #1
 80016c6:	4093      	lsls	r3, r2
 80016c8:	4233      	tst	r3, r6
 80016ca:	d009      	beq.n	80016e0 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80016cc:	6822      	ldr	r2, [r4, #0]
 80016ce:	6952      	ldr	r2, [r2, #20]
 80016d0:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80016d4:	d004      	beq.n	80016e0 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80016d6:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80016d8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80016da:	f043 0302 	orr.w	r3, r3, #2
 80016de:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80016e0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80016e2:	2304      	movs	r3, #4
 80016e4:	4093      	lsls	r3, r2
 80016e6:	4233      	tst	r3, r6
 80016e8:	d009      	beq.n	80016fe <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80016ea:	6822      	ldr	r2, [r4, #0]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	f012 0f02 	tst.w	r2, #2
 80016f2:	d004      	beq.n	80016fe <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80016f4:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80016f6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	6563      	str	r3, [r4, #84]	@ 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80016fe:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001700:	2310      	movs	r3, #16
 8001702:	4093      	lsls	r3, r2
 8001704:	4233      	tst	r3, r6
 8001706:	d024      	beq.n	8001752 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001708:	6822      	ldr	r2, [r4, #0]
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	f012 0f08 	tst.w	r2, #8
 8001710:	d01f      	beq.n	8001752 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001712:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001714:	6823      	ldr	r3, [r4, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800171c:	d00d      	beq.n	800173a <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001724:	d104      	bne.n	8001730 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8001726:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001728:	b19b      	cbz	r3, 8001752 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 800172a:	4620      	mov	r0, r4
 800172c:	4798      	blx	r3
 800172e:	e010      	b.n	8001752 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001730:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001732:	b173      	cbz	r3, 8001752 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8001734:	4620      	mov	r0, r4
 8001736:	4798      	blx	r3
 8001738:	e00b      	b.n	8001752 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001740:	d103      	bne.n	800174a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	f022 0208 	bic.w	r2, r2, #8
 8001748:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800174a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800174c:	b10b      	cbz	r3, 8001752 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 800174e:	4620      	mov	r0, r4
 8001750:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001752:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001754:	2320      	movs	r3, #32
 8001756:	4093      	lsls	r3, r2
 8001758:	4233      	tst	r3, r6
 800175a:	d055      	beq.n	8001808 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800175c:	6822      	ldr	r2, [r4, #0]
 800175e:	6812      	ldr	r2, [r2, #0]
 8001760:	f012 0f10 	tst.w	r2, #16
 8001764:	d050      	beq.n	8001808 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001766:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001768:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b05      	cmp	r3, #5
 8001770:	d00e      	beq.n	8001790 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001772:	6823      	ldr	r3, [r4, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800177a:	d033      	beq.n	80017e4 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001782:	d12a      	bne.n	80017da <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001784:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001786:	2b00      	cmp	r3, #0
 8001788:	d03e      	beq.n	8001808 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 800178a:	4620      	mov	r0, r4
 800178c:	4798      	blx	r3
 800178e:	e03b      	b.n	8001808 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001790:	6822      	ldr	r2, [r4, #0]
 8001792:	6813      	ldr	r3, [r2, #0]
 8001794:	f023 0316 	bic.w	r3, r3, #22
 8001798:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800179a:	6822      	ldr	r2, [r4, #0]
 800179c:	6953      	ldr	r3, [r2, #20]
 800179e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80017a2:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80017a6:	b1a3      	cbz	r3, 80017d2 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017a8:	6822      	ldr	r2, [r4, #0]
 80017aa:	6813      	ldr	r3, [r2, #0]
 80017ac:	f023 0308 	bic.w	r3, r3, #8
 80017b0:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017b2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80017b4:	233f      	movs	r3, #63	@ 0x3f
 80017b6:	4093      	lsls	r3, r2
 80017b8:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80017ba:	2301      	movs	r3, #1
 80017bc:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80017c0:	2300      	movs	r3, #0
 80017c2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80017c6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d03f      	beq.n	800184c <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 80017cc:	4620      	mov	r0, r4
 80017ce:	4798      	blx	r3
        return;
 80017d0:	e03c      	b.n	800184c <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017d2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d1e7      	bne.n	80017a8 <HAL_DMA_IRQHandler+0x12c>
 80017d8:	e7eb      	b.n	80017b2 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 80017da:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80017dc:	b1a3      	cbz	r3, 8001808 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 80017de:	4620      	mov	r0, r4
 80017e0:	4798      	blx	r3
 80017e2:	e011      	b.n	8001808 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80017ea:	d109      	bne.n	8001800 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	f022 0210 	bic.w	r2, r2, #16
 80017f2:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80017f4:	2301      	movs	r3, #1
 80017f6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80017fa:	2300      	movs	r3, #0
 80017fc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8001800:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001802:	b10b      	cbz	r3, 8001808 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001804:	4620      	mov	r0, r4
 8001806:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001808:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800180a:	b1fb      	cbz	r3, 800184c <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800180c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800180e:	f013 0f01 	tst.w	r3, #1
 8001812:	d017      	beq.n	8001844 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001814:	2305      	movs	r3, #5
 8001816:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800181a:	6822      	ldr	r2, [r4, #0]
 800181c:	6813      	ldr	r3, [r2, #0]
 800181e:	f023 0301 	bic.w	r3, r3, #1
 8001822:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001824:	9b01      	ldr	r3, [sp, #4]
 8001826:	3301      	adds	r3, #1
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	42ab      	cmp	r3, r5
 800182c:	d804      	bhi.n	8001838 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800182e:	6823      	ldr	r3, [r4, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f013 0f01 	tst.w	r3, #1
 8001836:	d1f5      	bne.n	8001824 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8001838:	2301      	movs	r3, #1
 800183a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 800183e:	2300      	movs	r3, #0
 8001840:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8001844:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001846:	b10b      	cbz	r3, 800184c <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001848:	4620      	mov	r0, r4
 800184a:	4798      	blx	r3
}
 800184c:	b003      	add	sp, #12
 800184e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001850:	20000008 	.word	0x20000008
 8001854:	1b4e81b5 	.word	0x1b4e81b5

08001858 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001858:	2300      	movs	r3, #0
 800185a:	2b0f      	cmp	r3, #15
 800185c:	f200 80e9 	bhi.w	8001a32 <HAL_GPIO_Init+0x1da>
{
 8001860:	b570      	push	{r4, r5, r6, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	e065      	b.n	8001932 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001866:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001868:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800186c:	2403      	movs	r4, #3
 800186e:	fa04 f40e 	lsl.w	r4, r4, lr
 8001872:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001876:	68cc      	ldr	r4, [r1, #12]
 8001878:	fa04 f40e 	lsl.w	r4, r4, lr
 800187c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800187e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001880:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001882:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001886:	684a      	ldr	r2, [r1, #4]
 8001888:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800188c:	409a      	lsls	r2, r3
 800188e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001890:	6042      	str	r2, [r0, #4]
 8001892:	e05c      	b.n	800194e <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001894:	08dc      	lsrs	r4, r3, #3
 8001896:	3408      	adds	r4, #8
 8001898:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800189c:	f003 0507 	and.w	r5, r3, #7
 80018a0:	00ad      	lsls	r5, r5, #2
 80018a2:	f04f 0e0f 	mov.w	lr, #15
 80018a6:	fa0e fe05 	lsl.w	lr, lr, r5
 80018aa:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018ae:	690a      	ldr	r2, [r1, #16]
 80018b0:	40aa      	lsls	r2, r5
 80018b2:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 80018b6:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80018ba:	e05c      	b.n	8001976 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018bc:	2207      	movs	r2, #7
 80018be:	e000      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
 80018c0:	2200      	movs	r2, #0
 80018c2:	fa02 f20e 	lsl.w	r2, r2, lr
 80018c6:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018c8:	3402      	adds	r4, #2
 80018ca:	4d5a      	ldr	r5, [pc, #360]	@ (8001a34 <HAL_GPIO_Init+0x1dc>)
 80018cc:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018d0:	4a59      	ldr	r2, [pc, #356]	@ (8001a38 <HAL_GPIO_Init+0x1e0>)
 80018d2:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 80018d4:	ea6f 020c 	mvn.w	r2, ip
 80018d8:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018dc:	684e      	ldr	r6, [r1, #4]
 80018de:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 80018e2:	d001      	beq.n	80018e8 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 80018e4:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 80018e8:	4c53      	ldr	r4, [pc, #332]	@ (8001a38 <HAL_GPIO_Init+0x1e0>)
 80018ea:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 80018ec:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80018ee:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018f2:	684e      	ldr	r6, [r1, #4]
 80018f4:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 80018f8:	d001      	beq.n	80018fe <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 80018fa:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 80018fe:	4c4e      	ldr	r4, [pc, #312]	@ (8001a38 <HAL_GPIO_Init+0x1e0>)
 8001900:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8001902:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001904:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001908:	684e      	ldr	r6, [r1, #4]
 800190a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800190e:	d001      	beq.n	8001914 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001910:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8001914:	4c48      	ldr	r4, [pc, #288]	@ (8001a38 <HAL_GPIO_Init+0x1e0>)
 8001916:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001918:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800191a:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800191c:	684d      	ldr	r5, [r1, #4]
 800191e:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001922:	d001      	beq.n	8001928 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8001924:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001928:	4c43      	ldr	r4, [pc, #268]	@ (8001a38 <HAL_GPIO_Init+0x1e0>)
 800192a:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800192c:	3301      	adds	r3, #1
 800192e:	2b0f      	cmp	r3, #15
 8001930:	d87d      	bhi.n	8001a2e <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8001932:	2201      	movs	r2, #1
 8001934:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001936:	680c      	ldr	r4, [r1, #0]
 8001938:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 800193c:	ea32 0404 	bics.w	r4, r2, r4
 8001940:	d1f4      	bne.n	800192c <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001942:	684c      	ldr	r4, [r1, #4]
 8001944:	f004 0403 	and.w	r4, r4, #3
 8001948:	3c01      	subs	r4, #1
 800194a:	2c01      	cmp	r4, #1
 800194c:	d98b      	bls.n	8001866 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800194e:	684a      	ldr	r2, [r1, #4]
 8001950:	f002 0203 	and.w	r2, r2, #3
 8001954:	2a03      	cmp	r2, #3
 8001956:	d009      	beq.n	800196c <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001958:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800195a:	005d      	lsls	r5, r3, #1
 800195c:	2203      	movs	r2, #3
 800195e:	40aa      	lsls	r2, r5
 8001960:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001964:	688a      	ldr	r2, [r1, #8]
 8001966:	40aa      	lsls	r2, r5
 8001968:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800196a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800196c:	684a      	ldr	r2, [r1, #4]
 800196e:	f002 0203 	and.w	r2, r2, #3
 8001972:	2a02      	cmp	r2, #2
 8001974:	d08e      	beq.n	8001894 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8001976:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001978:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800197c:	2203      	movs	r2, #3
 800197e:	fa02 f20e 	lsl.w	r2, r2, lr
 8001982:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001986:	684a      	ldr	r2, [r1, #4]
 8001988:	f002 0203 	and.w	r2, r2, #3
 800198c:	fa02 f20e 	lsl.w	r2, r2, lr
 8001990:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001992:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001994:	684a      	ldr	r2, [r1, #4]
 8001996:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 800199a:	d0c7      	beq.n	800192c <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199c:	2200      	movs	r2, #0
 800199e:	9201      	str	r2, [sp, #4]
 80019a0:	4a26      	ldr	r2, [pc, #152]	@ (8001a3c <HAL_GPIO_Init+0x1e4>)
 80019a2:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 80019a4:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80019a8:	6454      	str	r4, [r2, #68]	@ 0x44
 80019aa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80019ac:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80019b0:	9201      	str	r2, [sp, #4]
 80019b2:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80019b4:	089c      	lsrs	r4, r3, #2
 80019b6:	1ca5      	adds	r5, r4, #2
 80019b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a34 <HAL_GPIO_Init+0x1dc>)
 80019ba:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019be:	f003 0e03 	and.w	lr, r3, #3
 80019c2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80019c6:	220f      	movs	r2, #15
 80019c8:	fa02 f20e 	lsl.w	r2, r2, lr
 80019cc:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a40 <HAL_GPIO_Init+0x1e8>)
 80019d2:	4290      	cmp	r0, r2
 80019d4:	f43f af74 	beq.w	80018c0 <HAL_GPIO_Init+0x68>
 80019d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019dc:	4290      	cmp	r0, r2
 80019de:	d01a      	beq.n	8001a16 <HAL_GPIO_Init+0x1be>
 80019e0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019e4:	4290      	cmp	r0, r2
 80019e6:	d018      	beq.n	8001a1a <HAL_GPIO_Init+0x1c2>
 80019e8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019ec:	4290      	cmp	r0, r2
 80019ee:	d016      	beq.n	8001a1e <HAL_GPIO_Init+0x1c6>
 80019f0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019f4:	4290      	cmp	r0, r2
 80019f6:	d014      	beq.n	8001a22 <HAL_GPIO_Init+0x1ca>
 80019f8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80019fc:	4290      	cmp	r0, r2
 80019fe:	d012      	beq.n	8001a26 <HAL_GPIO_Init+0x1ce>
 8001a00:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a04:	4290      	cmp	r0, r2
 8001a06:	d010      	beq.n	8001a2a <HAL_GPIO_Init+0x1d2>
 8001a08:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a0c:	4290      	cmp	r0, r2
 8001a0e:	f43f af55 	beq.w	80018bc <HAL_GPIO_Init+0x64>
 8001a12:	2208      	movs	r2, #8
 8001a14:	e755      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
 8001a16:	2201      	movs	r2, #1
 8001a18:	e753      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	e751      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
 8001a1e:	2203      	movs	r2, #3
 8001a20:	e74f      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
 8001a22:	2204      	movs	r2, #4
 8001a24:	e74d      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
 8001a26:	2205      	movs	r2, #5
 8001a28:	e74b      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
 8001a2a:	2206      	movs	r2, #6
 8001a2c:	e749      	b.n	80018c2 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001a2e:	b002      	add	sp, #8
 8001a30:	bd70      	pop	{r4, r5, r6, pc}
 8001a32:	4770      	bx	lr
 8001a34:	40013800 	.word	0x40013800
 8001a38:	40013c00 	.word	0x40013c00
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020000 	.word	0x40020000

08001a44 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a44:	b10a      	cbz	r2, 8001a4a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a46:	6181      	str	r1, [r0, #24]
 8001a48:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a4a:	0409      	lsls	r1, r1, #16
 8001a4c:	6181      	str	r1, [r0, #24]
  }
}
 8001a4e:	4770      	bx	lr

08001a50 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a50:	2800      	cmp	r0, #0
 8001a52:	f000 80cc 	beq.w	8001bee <HAL_I2C_Init+0x19e>
{
 8001a56:	b570      	push	{r4, r5, r6, lr}
 8001a58:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a5a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d077      	beq.n	8001b52 <HAL_I2C_Init+0x102>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a62:	2324      	movs	r3, #36	@ 0x24
 8001a64:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a68:	6822      	ldr	r2, [r4, #0]
 8001a6a:	6813      	ldr	r3, [r2, #0]
 8001a6c:	f023 0301 	bic.w	r3, r3, #1
 8001a70:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a72:	6822      	ldr	r2, [r4, #0]
 8001a74:	6813      	ldr	r3, [r2, #0]
 8001a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a7a:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a7c:	6822      	ldr	r2, [r4, #0]
 8001a7e:	6813      	ldr	r3, [r2, #0]
 8001a80:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001a84:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a86:	f001 fd19 	bl	80034bc <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a8a:	6862      	ldr	r2, [r4, #4]
 8001a8c:	4b5a      	ldr	r3, [pc, #360]	@ (8001bf8 <HAL_I2C_Init+0x1a8>)
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d864      	bhi.n	8001b5c <HAL_I2C_Init+0x10c>
 8001a92:	4b5a      	ldr	r3, [pc, #360]	@ (8001bfc <HAL_I2C_Init+0x1ac>)
 8001a94:	4298      	cmp	r0, r3
 8001a96:	bf8c      	ite	hi
 8001a98:	2300      	movhi	r3, #0
 8001a9a:	2301      	movls	r3, #1
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f040 80a8 	bne.w	8001bf2 <HAL_I2C_Init+0x1a2>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001aa2:	4957      	ldr	r1, [pc, #348]	@ (8001c00 <HAL_I2C_Init+0x1b0>)
 8001aa4:	fba1 3100 	umull	r3, r1, r1, r0
 8001aa8:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001aaa:	6825      	ldr	r5, [r4, #0]
 8001aac:	686a      	ldr	r2, [r5, #4]
 8001aae:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001ab2:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8001ab6:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ab8:	6821      	ldr	r1, [r4, #0]
 8001aba:	6a0a      	ldr	r2, [r1, #32]
 8001abc:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001ac0:	6866      	ldr	r6, [r4, #4]
 8001ac2:	4d4d      	ldr	r5, [pc, #308]	@ (8001bf8 <HAL_I2C_Init+0x1a8>)
 8001ac4:	42ae      	cmp	r6, r5
 8001ac6:	d84f      	bhi.n	8001b68 <HAL_I2C_Init+0x118>
 8001ac8:	3301      	adds	r3, #1
 8001aca:	4313      	orrs	r3, r2
 8001acc:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ace:	6821      	ldr	r1, [r4, #0]
 8001ad0:	69ca      	ldr	r2, [r1, #28]
 8001ad2:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8001ad6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001ada:	6865      	ldr	r5, [r4, #4]
 8001adc:	4b46      	ldr	r3, [pc, #280]	@ (8001bf8 <HAL_I2C_Init+0x1a8>)
 8001ade:	429d      	cmp	r5, r3
 8001ae0:	d84c      	bhi.n	8001b7c <HAL_I2C_Init+0x12c>
 8001ae2:	1e43      	subs	r3, r0, #1
 8001ae4:	006d      	lsls	r5, r5, #1
 8001ae6:	fbb3 f3f5 	udiv	r3, r3, r5
 8001aea:	3301      	adds	r3, #1
 8001aec:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8001af0:	4203      	tst	r3, r0
 8001af2:	d078      	beq.n	8001be6 <HAL_I2C_Init+0x196>
 8001af4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001af8:	431a      	orrs	r2, r3
 8001afa:	61ca      	str	r2, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001afc:	6821      	ldr	r1, [r4, #0]
 8001afe:	680b      	ldr	r3, [r1, #0]
 8001b00:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001b04:	69e2      	ldr	r2, [r4, #28]
 8001b06:	6a20      	ldr	r0, [r4, #32]
 8001b08:	4302      	orrs	r2, r0
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b0e:	6821      	ldr	r1, [r4, #0]
 8001b10:	688b      	ldr	r3, [r1, #8]
 8001b12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001b16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b1a:	6922      	ldr	r2, [r4, #16]
 8001b1c:	68e0      	ldr	r0, [r4, #12]
 8001b1e:	4302      	orrs	r2, r0
 8001b20:	4313      	orrs	r3, r2
 8001b22:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001b24:	6821      	ldr	r1, [r4, #0]
 8001b26:	68cb      	ldr	r3, [r1, #12]
 8001b28:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b2c:	6962      	ldr	r2, [r4, #20]
 8001b2e:	69a0      	ldr	r0, [r4, #24]
 8001b30:	4302      	orrs	r2, r0
 8001b32:	4313      	orrs	r3, r2
 8001b34:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b36:	6822      	ldr	r2, [r4, #0]
 8001b38:	6813      	ldr	r3, [r2, #0]
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b40:	2000      	movs	r0, #0
 8001b42:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b44:	2320      	movs	r3, #32
 8001b46:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b4a:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b4c:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e

  return HAL_OK;
}
 8001b50:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001b52:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8001b56:	f000 f8c1 	bl	8001cdc <HAL_I2C_MspInit>
 8001b5a:	e782      	b.n	8001a62 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001b5c:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <HAL_I2C_Init+0x1b4>)
 8001b5e:	4298      	cmp	r0, r3
 8001b60:	bf8c      	ite	hi
 8001b62:	2300      	movhi	r3, #0
 8001b64:	2301      	movls	r3, #1
 8001b66:	e799      	b.n	8001a9c <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001b68:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8001b6c:	fb05 f303 	mul.w	r3, r5, r3
 8001b70:	4d25      	ldr	r5, [pc, #148]	@ (8001c08 <HAL_I2C_Init+0x1b8>)
 8001b72:	fba5 5303 	umull	r5, r3, r5, r3
 8001b76:	099b      	lsrs	r3, r3, #6
 8001b78:	3301      	adds	r3, #1
 8001b7a:	e7a6      	b.n	8001aca <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001b7c:	68a6      	ldr	r6, [r4, #8]
 8001b7e:	b9be      	cbnz	r6, 8001bb0 <HAL_I2C_Init+0x160>
 8001b80:	1e43      	subs	r3, r0, #1
 8001b82:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8001b86:	fbb3 f3fc 	udiv	r3, r3, ip
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b90:	fab3 f383 	clz	r3, r3
 8001b94:	095b      	lsrs	r3, r3, #5
 8001b96:	bb43      	cbnz	r3, 8001bea <HAL_I2C_Init+0x19a>
 8001b98:	b9c6      	cbnz	r6, 8001bcc <HAL_I2C_Init+0x17c>
 8001b9a:	1e43      	subs	r3, r0, #1
 8001b9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ba0:	fbb3 f3f5 	udiv	r3, r3, r5
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bae:	e7a3      	b.n	8001af8 <HAL_I2C_Init+0xa8>
 8001bb0:	1e43      	subs	r3, r0, #1
 8001bb2:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8001bb6:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8001bba:	fbb3 f3fc 	udiv	r3, r3, ip
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bc4:	fab3 f383 	clz	r3, r3
 8001bc8:	095b      	lsrs	r3, r3, #5
 8001bca:	e7e4      	b.n	8001b96 <HAL_I2C_Init+0x146>
 8001bcc:	1e43      	subs	r3, r0, #1
 8001bce:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001bd2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001bd6:	fbb3 f3f5 	udiv	r3, r3, r5
 8001bda:	3301      	adds	r3, #1
 8001bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001be0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001be4:	e788      	b.n	8001af8 <HAL_I2C_Init+0xa8>
 8001be6:	2304      	movs	r3, #4
 8001be8:	e786      	b.n	8001af8 <HAL_I2C_Init+0xa8>
 8001bea:	2301      	movs	r3, #1
 8001bec:	e784      	b.n	8001af8 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8001bee:	2001      	movs	r0, #1
}
 8001bf0:	4770      	bx	lr
    return HAL_ERROR;
 8001bf2:	2001      	movs	r0, #1
 8001bf4:	e7ac      	b.n	8001b50 <HAL_I2C_Init+0x100>
 8001bf6:	bf00      	nop
 8001bf8:	000186a0 	.word	0x000186a0
 8001bfc:	001e847f 	.word	0x001e847f
 8001c00:	431bde83 	.word	0x431bde83
 8001c04:	003d08ff 	.word	0x003d08ff
 8001c08:	10624dd3 	.word	0x10624dd3

08001c0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c0c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	2100      	movs	r1, #0
 8001c10:	9100      	str	r1, [sp, #0]
 8001c12:	4b0b      	ldr	r3, [pc, #44]	@ (8001c40 <HAL_MspInit+0x34>)
 8001c14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c1a:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c1e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001c22:	9200      	str	r2, [sp, #0]
 8001c24:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	9101      	str	r1, [sp, #4]
 8001c28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c2a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001c2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c36:	9301      	str	r3, [sp, #4]
 8001c38:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3a:	b002      	add	sp, #8
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800

08001c44 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c44:	b500      	push	{lr}
 8001c46:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	2300      	movs	r3, #0
 8001c4a:	9303      	str	r3, [sp, #12]
 8001c4c:	9304      	str	r3, [sp, #16]
 8001c4e:	9305      	str	r3, [sp, #20]
 8001c50:	9306      	str	r3, [sp, #24]
 8001c52:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8001c54:	6802      	ldr	r2, [r0, #0]
 8001c56:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001c5a:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d002      	beq.n	8001c68 <HAL_ADC_MspInit+0x24>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c62:	b009      	add	sp, #36	@ 0x24
 8001c64:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c68:	2100      	movs	r1, #0
 8001c6a:	9101      	str	r1, [sp, #4]
 8001c6c:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8001c70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c76:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001c7a:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8001c7e:	9201      	str	r2, [sp, #4]
 8001c80:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c82:	9102      	str	r1, [sp, #8]
 8001c84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c86:	f042 0201 	orr.w	r2, r2, #1
 8001c8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	9302      	str	r3, [sp, #8]
 8001c94:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BAT_VSENCE_Pin;
 8001c96:	2310      	movs	r3, #16
 8001c98:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BAT_VSENCE_GPIO_Port, &GPIO_InitStruct);
 8001c9e:	a903      	add	r1, sp, #12
 8001ca0:	4801      	ldr	r0, [pc, #4]	@ (8001ca8 <HAL_ADC_MspInit+0x64>)
 8001ca2:	f7ff fdd9 	bl	8001858 <HAL_GPIO_Init>
}
 8001ca6:	e7dc      	b.n	8001c62 <HAL_ADC_MspInit+0x1e>
 8001ca8:	40020000 	.word	0x40020000

08001cac <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8001cac:	6802      	ldr	r2, [r0, #0]
 8001cae:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <HAL_CRC_MspInit+0x28>)
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d000      	beq.n	8001cb6 <HAL_CRC_MspInit+0xa>
 8001cb4:	4770      	bx	lr
{
 8001cb6:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <HAL_CRC_MspInit+0x2c>)
 8001cbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cc0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001cc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001cd0:	b002      	add	sp, #8
 8001cd2:	4770      	bx	lr
 8001cd4:	40023000 	.word	0x40023000
 8001cd8:	40023800 	.word	0x40023800

08001cdc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ce0:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	9307      	str	r3, [sp, #28]
 8001ce6:	9308      	str	r3, [sp, #32]
 8001ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8001cea:	930a      	str	r3, [sp, #40]	@ 0x28
 8001cec:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hi2c->Instance==I2C1)
 8001cee:	6803      	ldr	r3, [r0, #0]
 8001cf0:	4a4b      	ldr	r2, [pc, #300]	@ (8001e20 <HAL_I2C_MspInit+0x144>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d008      	beq.n	8001d08 <HAL_I2C_MspInit+0x2c>
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8001cf6:	4a4b      	ldr	r2, [pc, #300]	@ (8001e24 <HAL_I2C_MspInit+0x148>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d02a      	beq.n	8001d52 <HAL_I2C_MspInit+0x76>
    __HAL_RCC_I2C2_CLK_ENABLE();
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C3)
 8001cfc:	4a4a      	ldr	r2, [pc, #296]	@ (8001e28 <HAL_I2C_MspInit+0x14c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d04d      	beq.n	8001d9e <HAL_I2C_MspInit+0xc2>
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001d02:	b00d      	add	sp, #52	@ 0x34
 8001d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d08:	2500      	movs	r5, #0
 8001d0a:	9500      	str	r5, [sp, #0]
 8001d0c:	4c47      	ldr	r4, [pc, #284]	@ (8001e2c <HAL_I2C_MspInit+0x150>)
 8001d0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d10:	f043 0302 	orr.w	r3, r3, #2
 8001d14:	6323      	str	r3, [r4, #48]	@ 0x30
 8001d16:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = EEP_SCL_Pin|EEP_SDA_Pin;
 8001d20:	23c0      	movs	r3, #192	@ 0xc0
 8001d22:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d24:	2312      	movs	r3, #18
 8001d26:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d30:	2304      	movs	r3, #4
 8001d32:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d34:	a907      	add	r1, sp, #28
 8001d36:	483e      	ldr	r0, [pc, #248]	@ (8001e30 <HAL_I2C_MspInit+0x154>)
 8001d38:	f7ff fd8e 	bl	8001858 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d3c:	9501      	str	r5, [sp, #4]
 8001d3e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d44:	6423      	str	r3, [r4, #64]	@ 0x40
 8001d46:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	9b01      	ldr	r3, [sp, #4]
 8001d50:	e7d7      	b.n	8001d02 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d52:	2500      	movs	r5, #0
 8001d54:	9502      	str	r5, [sp, #8]
 8001d56:	4c35      	ldr	r4, [pc, #212]	@ (8001e2c <HAL_I2C_MspInit+0x150>)
 8001d58:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d5a:	f043 0302 	orr.w	r3, r3, #2
 8001d5e:	6323      	str	r3, [r4, #48]	@ 0x30
 8001d60:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	9302      	str	r3, [sp, #8]
 8001d68:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = BMP_SCL_Pin|BMP_SDA_Pin;
 8001d6a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d6e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d70:	2312      	movs	r3, #18
 8001d72:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d74:	2301      	movs	r3, #1
 8001d76:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d7c:	2304      	movs	r3, #4
 8001d7e:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	a907      	add	r1, sp, #28
 8001d82:	482b      	ldr	r0, [pc, #172]	@ (8001e30 <HAL_I2C_MspInit+0x154>)
 8001d84:	f7ff fd68 	bl	8001858 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d88:	9503      	str	r5, [sp, #12]
 8001d8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d90:	6423      	str	r3, [r4, #64]	@ 0x40
 8001d92:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d98:	9303      	str	r3, [sp, #12]
 8001d9a:	9b03      	ldr	r3, [sp, #12]
 8001d9c:	e7b1      	b.n	8001d02 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9e:	2500      	movs	r5, #0
 8001da0:	9504      	str	r5, [sp, #16]
 8001da2:	4c22      	ldr	r4, [pc, #136]	@ (8001e2c <HAL_I2C_MspInit+0x150>)
 8001da4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001da6:	f043 0304 	orr.w	r3, r3, #4
 8001daa:	6323      	str	r3, [r4, #48]	@ 0x30
 8001dac:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	9304      	str	r3, [sp, #16]
 8001db4:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db6:	9505      	str	r5, [sp, #20]
 8001db8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	6323      	str	r3, [r4, #48]	@ 0x30
 8001dc0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	9305      	str	r3, [sp, #20]
 8001dc8:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPS_SDA_Pin;
 8001dca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dce:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dd0:	f04f 0912 	mov.w	r9, #18
 8001dd4:	f8cd 9020 	str.w	r9, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd8:	f04f 0801 	mov.w	r8, #1
 8001ddc:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de0:	2703      	movs	r7, #3
 8001de2:	970a      	str	r7, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001de4:	2604      	movs	r6, #4
 8001de6:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPS_SDA_GPIO_Port, &GPIO_InitStruct);
 8001de8:	a907      	add	r1, sp, #28
 8001dea:	4812      	ldr	r0, [pc, #72]	@ (8001e34 <HAL_I2C_MspInit+0x158>)
 8001dec:	f7ff fd34 	bl	8001858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_SCL_Pin;
 8001df0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001df4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001df6:	f8cd 9020 	str.w	r9, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dfa:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dfe:	970a      	str	r7, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e00:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPS_SCL_GPIO_Port, &GPIO_InitStruct);
 8001e02:	a907      	add	r1, sp, #28
 8001e04:	480c      	ldr	r0, [pc, #48]	@ (8001e38 <HAL_I2C_MspInit+0x15c>)
 8001e06:	f7ff fd27 	bl	8001858 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001e0a:	9506      	str	r5, [sp, #24]
 8001e0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e0e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001e12:	6423      	str	r3, [r4, #64]	@ 0x40
 8001e14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001e1a:	9306      	str	r3, [sp, #24]
 8001e1c:	9b06      	ldr	r3, [sp, #24]
}
 8001e1e:	e770      	b.n	8001d02 <HAL_I2C_MspInit+0x26>
 8001e20:	40005400 	.word	0x40005400
 8001e24:	40005800 	.word	0x40005800
 8001e28:	40005c00 	.word	0x40005c00
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40020400 	.word	0x40020400
 8001e34:	40020800 	.word	0x40020800
 8001e38:	40020000 	.word	0x40020000

08001e3c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001e3c:	b500      	push	{lr}
 8001e3e:	b085      	sub	sp, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e40:	2300      	movs	r3, #0
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	9301      	str	r3, [sp, #4]
 8001e46:	9302      	str	r3, [sp, #8]
 8001e48:	9303      	str	r3, [sp, #12]
  if(hrtc->Instance==RTC)
 8001e4a:	6802      	ldr	r2, [r0, #0]
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <HAL_RTC_MspInit+0x40>)
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d002      	beq.n	8001e58 <HAL_RTC_MspInit+0x1c>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001e52:	b005      	add	sp, #20
 8001e54:	f85d fb04 	ldr.w	pc, [sp], #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	9300      	str	r3, [sp, #0]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001e5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e60:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e62:	4668      	mov	r0, sp
 8001e64:	f001 fb4a 	bl	80034fc <HAL_RCCEx_PeriphCLKConfig>
 8001e68:	b920      	cbnz	r0, 8001e74 <HAL_RTC_MspInit+0x38>
    __HAL_RCC_RTC_ENABLE();
 8001e6a:	4b05      	ldr	r3, [pc, #20]	@ (8001e80 <HAL_RTC_MspInit+0x44>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f8c3 2e3c 	str.w	r2, [r3, #3644]	@ 0xe3c
}
 8001e72:	e7ee      	b.n	8001e52 <HAL_RTC_MspInit+0x16>
      Error_Handler();
 8001e74:	f7fe fde8 	bl	8000a48 <Error_Handler>
 8001e78:	e7f7      	b.n	8001e6a <HAL_RTC_MspInit+0x2e>
 8001e7a:	bf00      	nop
 8001e7c:	40002800 	.word	0x40002800
 8001e80:	42470000 	.word	0x42470000

08001e84 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e86:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	2300      	movs	r3, #0
 8001e8a:	9307      	str	r3, [sp, #28]
 8001e8c:	9308      	str	r3, [sp, #32]
 8001e8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001e90:	930a      	str	r3, [sp, #40]	@ 0x28
 8001e92:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hspi->Instance==SPI1)
 8001e94:	6803      	ldr	r3, [r0, #0]
 8001e96:	4a45      	ldr	r2, [pc, #276]	@ (8001fac <HAL_SPI_MspInit+0x128>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d007      	beq.n	8001eac <HAL_SPI_MspInit+0x28>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI2)
 8001e9c:	4a44      	ldr	r2, [pc, #272]	@ (8001fb0 <HAL_SPI_MspInit+0x12c>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d027      	beq.n	8001ef2 <HAL_SPI_MspInit+0x6e>

    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 8001ea2:	4a44      	ldr	r2, [pc, #272]	@ (8001fb4 <HAL_SPI_MspInit+0x130>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d048      	beq.n	8001f3a <HAL_SPI_MspInit+0xb6>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001ea8:	b00d      	add	sp, #52	@ 0x34
 8001eaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eac:	2100      	movs	r1, #0
 8001eae:	9100      	str	r1, [sp, #0]
 8001eb0:	4b41      	ldr	r3, [pc, #260]	@ (8001fb8 <HAL_SPI_MspInit+0x134>)
 8001eb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001eb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001eb8:	645a      	str	r2, [r3, #68]	@ 0x44
 8001eba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ebc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001ec0:	9200      	str	r2, [sp, #0]
 8001ec2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec4:	9101      	str	r1, [sp, #4]
 8001ec6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ec8:	f042 0201 	orr.w	r2, r2, #1
 8001ecc:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	9301      	str	r3, [sp, #4]
 8001ed6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 8001ed8:	23e0      	movs	r3, #224	@ 0xe0
 8001eda:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ee4:	2305      	movs	r3, #5
 8001ee6:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee8:	a907      	add	r1, sp, #28
 8001eea:	4834      	ldr	r0, [pc, #208]	@ (8001fbc <HAL_SPI_MspInit+0x138>)
 8001eec:	f7ff fcb4 	bl	8001858 <HAL_GPIO_Init>
 8001ef0:	e7da      	b.n	8001ea8 <HAL_SPI_MspInit+0x24>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	9102      	str	r1, [sp, #8]
 8001ef6:	4b30      	ldr	r3, [pc, #192]	@ (8001fb8 <HAL_SPI_MspInit+0x134>)
 8001ef8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001efe:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f00:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f02:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001f06:	9202      	str	r2, [sp, #8]
 8001f08:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0a:	9103      	str	r1, [sp, #12]
 8001f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f0e:	f042 0202 	orr.w	r2, r2, #2
 8001f12:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	9303      	str	r3, [sp, #12]
 8001f1c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = IMU_NSS_Pin|IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8001f1e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001f22:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f2c:	2305      	movs	r3, #5
 8001f2e:	930b      	str	r3, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f30:	a907      	add	r1, sp, #28
 8001f32:	4823      	ldr	r0, [pc, #140]	@ (8001fc0 <HAL_SPI_MspInit+0x13c>)
 8001f34:	f7ff fc90 	bl	8001858 <HAL_GPIO_Init>
 8001f38:	e7b6      	b.n	8001ea8 <HAL_SPI_MspInit+0x24>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f3a:	2400      	movs	r4, #0
 8001f3c:	9404      	str	r4, [sp, #16]
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb8 <HAL_SPI_MspInit+0x134>)
 8001f40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f46:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f4a:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8001f4e:	9204      	str	r2, [sp, #16]
 8001f50:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	9405      	str	r4, [sp, #20]
 8001f54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f56:	f042 0201 	orr.w	r2, r2, #1
 8001f5a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f5e:	f002 0201 	and.w	r2, r2, #1
 8001f62:	9205      	str	r2, [sp, #20]
 8001f64:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f66:	9406      	str	r4, [sp, #24]
 8001f68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f6a:	f042 0204 	orr.w	r2, r2, #4
 8001f6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	f003 0304 	and.w	r3, r3, #4
 8001f76:	9306      	str	r3, [sp, #24]
 8001f78:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = LORA_NSS_Pin;
 8001f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f7e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f80:	2702      	movs	r7, #2
 8001f82:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f84:	2603      	movs	r6, #3
 8001f86:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001f88:	2506      	movs	r5, #6
 8001f8a:	950b      	str	r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(LORA_NSS_GPIO_Port, &GPIO_InitStruct);
 8001f8c:	a907      	add	r1, sp, #28
 8001f8e:	480b      	ldr	r0, [pc, #44]	@ (8001fbc <HAL_SPI_MspInit+0x138>)
 8001f90:	f7ff fc62 	bl	8001858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LORA_SCK_Pin|LORA_MISO_Pin|LORA_MOSI_Pin;
 8001f94:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001f98:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9e:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001fa0:	950b      	str	r5, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa2:	a907      	add	r1, sp, #28
 8001fa4:	4807      	ldr	r0, [pc, #28]	@ (8001fc4 <HAL_SPI_MspInit+0x140>)
 8001fa6:	f7ff fc57 	bl	8001858 <HAL_GPIO_Init>
}
 8001faa:	e77d      	b.n	8001ea8 <HAL_SPI_MspInit+0x24>
 8001fac:	40013000 	.word	0x40013000
 8001fb0:	40003800 	.word	0x40003800
 8001fb4:	40003c00 	.word	0x40003c00
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40020000 	.word	0x40020000
 8001fc0:	40020400 	.word	0x40020400
 8001fc4:	40020800 	.word	0x40020800

08001fc8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fc8:	b510      	push	{r4, lr}
 8001fca:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM3)
 8001fcc:	6803      	ldr	r3, [r0, #0]
 8001fce:	4a2b      	ldr	r2, [pc, #172]	@ (800207c <HAL_TIM_Base_MspInit+0xb4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d007      	beq.n	8001fe4 <HAL_TIM_Base_MspInit+0x1c>

    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8001fd4:	4a2a      	ldr	r2, [pc, #168]	@ (8002080 <HAL_TIM_Base_MspInit+0xb8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d035      	beq.n	8002046 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM4_CLK_ENABLE();
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8001fda:	4a2a      	ldr	r2, [pc, #168]	@ (8002084 <HAL_TIM_Base_MspInit+0xbc>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d03f      	beq.n	8002060 <HAL_TIM_Base_MspInit+0x98>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001fe0:	b004      	add	sp, #16
 8001fe2:	bd10      	pop	{r4, pc}
 8001fe4:	4604      	mov	r4, r0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	9301      	str	r3, [sp, #4]
 8001fea:	f502 320d 	add.w	r2, r2, #144384	@ 0x23400
 8001fee:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001ff0:	f041 0102 	orr.w	r1, r1, #2
 8001ff4:	6411      	str	r1, [r2, #64]	@ 0x40
 8001ff6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ff8:	f002 0202 	and.w	r2, r2, #2
 8001ffc:	9201      	str	r2, [sp, #4]
 8001ffe:	9a01      	ldr	r2, [sp, #4]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8002000:	4821      	ldr	r0, [pc, #132]	@ (8002088 <HAL_TIM_Base_MspInit+0xc0>)
 8002002:	4a22      	ldr	r2, [pc, #136]	@ (800208c <HAL_TIM_Base_MspInit+0xc4>)
 8002004:	6002      	str	r2, [r0, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8002006:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800200a:	6042      	str	r2, [r0, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800200c:	2240      	movs	r2, #64	@ 0x40
 800200e:	6082      	str	r2, [r0, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8002010:	60c3      	str	r3, [r0, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8002012:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002016:	6102      	str	r2, [r0, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002018:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800201c:	6142      	str	r2, [r0, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800201e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002022:	6182      	str	r2, [r0, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8002024:	61c3      	str	r3, [r0, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002026:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800202a:	6202      	str	r2, [r0, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800202c:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800202e:	f7ff fabf 	bl	80015b0 <HAL_DMA_Init>
 8002032:	b928      	cbnz	r0, 8002040 <HAL_TIM_Base_MspInit+0x78>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8002034:	4b14      	ldr	r3, [pc, #80]	@ (8002088 <HAL_TIM_Base_MspInit+0xc0>)
 8002036:	6263      	str	r3, [r4, #36]	@ 0x24
 8002038:	639c      	str	r4, [r3, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 800203a:	63a3      	str	r3, [r4, #56]	@ 0x38
 800203c:	639c      	str	r4, [r3, #56]	@ 0x38
 800203e:	e7cf      	b.n	8001fe0 <HAL_TIM_Base_MspInit+0x18>
      Error_Handler();
 8002040:	f7fe fd02 	bl	8000a48 <Error_Handler>
 8002044:	e7f6      	b.n	8002034 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	9302      	str	r3, [sp, #8]
 800204a:	4b11      	ldr	r3, [pc, #68]	@ (8002090 <HAL_TIM_Base_MspInit+0xc8>)
 800204c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800204e:	f042 0204 	orr.w	r2, r2, #4
 8002052:	641a      	str	r2, [r3, #64]	@ 0x40
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	9302      	str	r3, [sp, #8]
 800205c:	9b02      	ldr	r3, [sp, #8]
 800205e:	e7bf      	b.n	8001fe0 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002060:	2300      	movs	r3, #0
 8002062:	9303      	str	r3, [sp, #12]
 8002064:	4b0a      	ldr	r3, [pc, #40]	@ (8002090 <HAL_TIM_Base_MspInit+0xc8>)
 8002066:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002068:	f042 0208 	orr.w	r2, r2, #8
 800206c:	641a      	str	r2, [r3, #64]	@ 0x40
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	f003 0308 	and.w	r3, r3, #8
 8002074:	9303      	str	r3, [sp, #12]
 8002076:	9b03      	ldr	r3, [sp, #12]
}
 8002078:	e7b2      	b.n	8001fe0 <HAL_TIM_Base_MspInit+0x18>
 800207a:	bf00      	nop
 800207c:	40000400 	.word	0x40000400
 8002080:	40000800 	.word	0x40000800
 8002084:	40000c00 	.word	0x40000c00
 8002088:	2000019c 	.word	0x2000019c
 800208c:	40026070 	.word	0x40026070
 8002090:	40023800 	.word	0x40023800

08002094 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002094:	b500      	push	{lr}
 8002096:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	2300      	movs	r3, #0
 800209a:	9303      	str	r3, [sp, #12]
 800209c:	9304      	str	r3, [sp, #16]
 800209e:	9305      	str	r3, [sp, #20]
 80020a0:	9306      	str	r3, [sp, #24]
 80020a2:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 80020a4:	6803      	ldr	r3, [r0, #0]
 80020a6:	4a27      	ldr	r2, [pc, #156]	@ (8002144 <HAL_TIM_MspPostInit+0xb0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d008      	beq.n	80020be <HAL_TIM_MspPostInit+0x2a>

    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 80020ac:	4a26      	ldr	r2, [pc, #152]	@ (8002148 <HAL_TIM_MspPostInit+0xb4>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d01b      	beq.n	80020ea <HAL_TIM_MspPostInit+0x56>

    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }
  else if(htim->Instance==TIM5)
 80020b2:	4a26      	ldr	r2, [pc, #152]	@ (800214c <HAL_TIM_MspPostInit+0xb8>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d02f      	beq.n	8002118 <HAL_TIM_MspPostInit+0x84>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80020b8:	b009      	add	sp, #36	@ 0x24
 80020ba:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	4b23      	ldr	r3, [pc, #140]	@ (8002150 <HAL_TIM_MspPostInit+0xbc>)
 80020c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020c6:	f042 0202 	orr.w	r2, r2, #2
 80020ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = LED_Pin;
 80020d6:	2310      	movs	r3, #16
 80020d8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020de:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80020e0:	a903      	add	r1, sp, #12
 80020e2:	481c      	ldr	r0, [pc, #112]	@ (8002154 <HAL_TIM_MspPostInit+0xc0>)
 80020e4:	f7ff fbb8 	bl	8001858 <HAL_GPIO_Init>
 80020e8:	e7e6      	b.n	80020b8 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	9301      	str	r3, [sp, #4]
 80020ee:	4b18      	ldr	r3, [pc, #96]	@ (8002150 <HAL_TIM_MspPostInit+0xbc>)
 80020f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020f2:	f042 0202 	orr.w	r2, r2, #2
 80020f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	9301      	str	r3, [sp, #4]
 8002100:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SERVO5_Pin|SERVO6_Pin;
 8002102:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002106:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800210c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800210e:	a903      	add	r1, sp, #12
 8002110:	4810      	ldr	r0, [pc, #64]	@ (8002154 <HAL_TIM_MspPostInit+0xc0>)
 8002112:	f7ff fba1 	bl	8001858 <HAL_GPIO_Init>
 8002116:	e7cf      	b.n	80020b8 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002118:	2300      	movs	r3, #0
 800211a:	9302      	str	r3, [sp, #8]
 800211c:	4b0c      	ldr	r3, [pc, #48]	@ (8002150 <HAL_TIM_MspPostInit+0xbc>)
 800211e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002120:	f042 0201 	orr.w	r2, r2, #1
 8002124:	631a      	str	r2, [r3, #48]	@ 0x30
 8002126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	9302      	str	r3, [sp, #8]
 800212e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin;
 8002130:	230f      	movs	r3, #15
 8002132:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002138:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213a:	a903      	add	r1, sp, #12
 800213c:	4806      	ldr	r0, [pc, #24]	@ (8002158 <HAL_TIM_MspPostInit+0xc4>)
 800213e:	f7ff fb8b 	bl	8001858 <HAL_GPIO_Init>
}
 8002142:	e7b9      	b.n	80020b8 <HAL_TIM_MspPostInit+0x24>
 8002144:	40000400 	.word	0x40000400
 8002148:	40000800 	.word	0x40000800
 800214c:	40000c00 	.word	0x40000c00
 8002150:	40023800 	.word	0x40023800
 8002154:	40020400 	.word	0x40020400
 8002158:	40020000 	.word	0x40020000

0800215c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800215c:	b500      	push	{lr}
 800215e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002160:	2300      	movs	r3, #0
 8002162:	9303      	str	r3, [sp, #12]
 8002164:	9304      	str	r3, [sp, #16]
 8002166:	9305      	str	r3, [sp, #20]
 8002168:	9306      	str	r3, [sp, #24]
 800216a:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800216c:	6802      	ldr	r2, [r0, #0]
 800216e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002172:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8002176:	429a      	cmp	r2, r3
 8002178:	d002      	beq.n	8002180 <HAL_UART_MspInit+0x24>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800217a:	b009      	add	sp, #36	@ 0x24
 800217c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8002180:	2100      	movs	r1, #0
 8002182:	9101      	str	r1, [sp, #4]
 8002184:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8002188:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800218a:	f042 0210 	orr.w	r2, r2, #16
 800218e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002190:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002192:	f002 0210 	and.w	r2, r2, #16
 8002196:	9201      	str	r2, [sp, #4]
 8002198:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219a:	9102      	str	r1, [sp, #8]
 800219c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800219e:	f042 0201 	orr.w	r2, r2, #1
 80021a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	9302      	str	r3, [sp, #8]
 80021ac:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80021ae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80021b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b8:	2303      	movs	r3, #3
 80021ba:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021bc:	2307      	movs	r3, #7
 80021be:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c0:	a903      	add	r1, sp, #12
 80021c2:	4802      	ldr	r0, [pc, #8]	@ (80021cc <HAL_UART_MspInit+0x70>)
 80021c4:	f7ff fb48 	bl	8001858 <HAL_GPIO_Init>
}
 80021c8:	e7d7      	b.n	800217a <HAL_UART_MspInit+0x1e>
 80021ca:	bf00      	nop
 80021cc:	40020000 	.word	0x40020000

080021d0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80021d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80021d4:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021d6:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 80021da:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80021de:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80021e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d854      	bhi.n	8002294 <PCD_WriteEmptyTxFifo+0xc4>
 80021ea:	4607      	mov	r7, r0
 80021ec:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 80021ee:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 80021f0:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 80021f4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80021f8:	69d2      	ldr	r2, [r2, #28]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d300      	bcc.n	8002200 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 80021fe:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8002200:	f102 0903 	add.w	r9, r2, #3
 8002204:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002208:	e015      	b.n	8002236 <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 800220a:	f106 0903 	add.w	r9, r6, #3
 800220e:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 8002212:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002214:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8002218:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800221c:	6a29      	ldr	r1, [r5, #32]
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	b2b3      	uxth	r3, r6
 8002222:	b2e2      	uxtb	r2, r4
 8002224:	4640      	mov	r0, r8
 8002226:	f002 fe3a 	bl	8004e9e <USB_WritePacket>

    ep->xfer_buff  += len;
 800222a:	6a2b      	ldr	r3, [r5, #32]
 800222c:	4433      	add	r3, r6
 800222e:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8002230:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002232:	4433      	add	r3, r6
 8002234:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002236:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 800223a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002242:	454b      	cmp	r3, r9
 8002244:	d312      	bcc.n	800226c <PCD_WriteEmptyTxFifo+0x9c>
 8002246:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 800224a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800224e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002252:	429a      	cmp	r2, r3
 8002254:	d20a      	bcs.n	800226c <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002256:	b14b      	cbz	r3, 800226c <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8002258:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 800225a:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 800225e:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8002262:	69d6      	ldr	r6, [r2, #28]
 8002264:	429e      	cmp	r6, r3
 8002266:	d3d0      	bcc.n	800220a <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8002268:	461e      	mov	r6, r3
 800226a:	e7ce      	b.n	800220a <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800226c:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8002270:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8002274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002278:	429a      	cmp	r2, r3
 800227a:	d80f      	bhi.n	800229c <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800227c:	f004 040f 	and.w	r4, r4, #15
 8002280:	2201      	movs	r2, #1
 8002282:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002284:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8002288:	ea23 0302 	bic.w	r3, r3, r2
 800228c:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8002290:	2000      	movs	r0, #0
 8002292:	e000      	b.n	8002296 <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8002294:	2001      	movs	r0, #1
}
 8002296:	b003      	add	sp, #12
 8002298:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 800229c:	2000      	movs	r0, #0
 800229e:	e7fa      	b.n	8002296 <PCD_WriteEmptyTxFifo+0xc6>

080022a0 <HAL_PCD_Init>:
{
 80022a0:	b530      	push	{r4, r5, lr}
 80022a2:	b083      	sub	sp, #12
  if (hpcd == NULL)
 80022a4:	2800      	cmp	r0, #0
 80022a6:	d07a      	beq.n	800239e <HAL_PCD_Init+0xfe>
 80022a8:	4604      	mov	r4, r0
  USBx = hpcd->Instance;
 80022aa:	6805      	ldr	r5, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022ac:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 80022b0:	b1c3      	cbz	r3, 80022e4 <HAL_PCD_Init+0x44>
  hpcd->State = HAL_PCD_STATE_BUSY;
 80022b2:	2303      	movs	r3, #3
 80022b4:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (USBx == USB_OTG_FS)
 80022b8:	f1b5 4fa0 	cmp.w	r5, #1342177280	@ 0x50000000
 80022bc:	d017      	beq.n	80022ee <HAL_PCD_Init+0x4e>
  __HAL_PCD_DISABLE(hpcd);
 80022be:	6820      	ldr	r0, [r4, #0]
 80022c0:	f002 fba0 	bl	8004a04 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022c4:	7c23      	ldrb	r3, [r4, #16]
 80022c6:	f88d 3000 	strb.w	r3, [sp]
 80022ca:	1d23      	adds	r3, r4, #4
 80022cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ce:	6820      	ldr	r0, [r4, #0]
 80022d0:	f002 fad6 	bl	8004880 <USB_CoreInit>
 80022d4:	b170      	cbz	r0, 80022f4 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022d6:	2302      	movs	r3, #2
 80022d8:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 80022dc:	2501      	movs	r5, #1
}
 80022de:	4628      	mov	r0, r5
 80022e0:	b003      	add	sp, #12
 80022e2:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80022e4:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 80022e8:	f003 f892 	bl	8005410 <HAL_PCD_MspInit>
 80022ec:	e7e1      	b.n	80022b2 <HAL_PCD_Init+0x12>
    hpcd->Init.dma_enable = 0U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	71a3      	strb	r3, [r4, #6]
 80022f2:	e7e4      	b.n	80022be <HAL_PCD_Init+0x1e>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80022f4:	2100      	movs	r1, #0
 80022f6:	6820      	ldr	r0, [r4, #0]
 80022f8:	f002 ffe7 	bl	80052ca <USB_SetCurrentMode>
 80022fc:	4602      	mov	r2, r0
 80022fe:	b908      	cbnz	r0, 8002304 <HAL_PCD_Init+0x64>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002300:	4603      	mov	r3, r0
 8002302:	e017      	b.n	8002334 <HAL_PCD_Init+0x94>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002304:	2302      	movs	r3, #2
 8002306:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 800230a:	2501      	movs	r5, #1
 800230c:	e7e7      	b.n	80022de <HAL_PCD_Init+0x3e>
    hpcd->IN_ep[i].is_in = 1U;
 800230e:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8002312:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8002316:	2001      	movs	r0, #1
 8002318:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 800231a:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800231c:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800231e:	2000      	movs	r0, #0
 8002320:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002322:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002324:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002326:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 800232a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800232e:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002330:	3301      	adds	r3, #1
 8002332:	b2db      	uxtb	r3, r3
 8002334:	7920      	ldrb	r0, [r4, #4]
 8002336:	4298      	cmp	r0, r3
 8002338:	d8e9      	bhi.n	800230e <HAL_PCD_Init+0x6e>
 800233a:	e016      	b.n	800236a <HAL_PCD_Init+0xca>
    hpcd->OUT_ep[i].is_in = 0U;
 800233c:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8002340:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002344:	2100      	movs	r1, #0
 8002346:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 800234a:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800234e:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002352:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002356:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 800235a:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 800235e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002362:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002366:	3201      	adds	r2, #1
 8002368:	b2d2      	uxtb	r2, r2
 800236a:	4290      	cmp	r0, r2
 800236c:	d8e6      	bhi.n	800233c <HAL_PCD_Init+0x9c>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800236e:	7c23      	ldrb	r3, [r4, #16]
 8002370:	f88d 3000 	strb.w	r3, [sp]
 8002374:	1d23      	adds	r3, r4, #4
 8002376:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002378:	6820      	ldr	r0, [r4, #0]
 800237a:	f002 fb99 	bl	8004ab0 <USB_DevInit>
 800237e:	4605      	mov	r5, r0
 8002380:	b120      	cbz	r0, 800238c <HAL_PCD_Init+0xec>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002382:	2302      	movs	r3, #2
 8002384:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8002388:	2501      	movs	r5, #1
 800238a:	e7a8      	b.n	80022de <HAL_PCD_Init+0x3e>
  hpcd->USB_Address = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002390:	2301      	movs	r3, #1
 8002392:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8002396:	6820      	ldr	r0, [r4, #0]
 8002398:	f002 ff56 	bl	8005248 <USB_DevDisconnect>
  return HAL_OK;
 800239c:	e79f      	b.n	80022de <HAL_PCD_Init+0x3e>
    return HAL_ERROR;
 800239e:	2501      	movs	r5, #1
 80023a0:	e79d      	b.n	80022de <HAL_PCD_Init+0x3e>

080023a2 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023a2:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 80023a4:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 80023a8:	2a01      	cmp	r2, #1
 80023aa:	d01a      	beq.n	80023e2 <HAL_PCD_Start+0x40>
{
 80023ac:	b510      	push	{r4, lr}
 80023ae:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80023b0:	2201      	movs	r2, #1
 80023b2:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80023b6:	68da      	ldr	r2, [r3, #12]
 80023b8:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80023bc:	d002      	beq.n	80023c4 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 80023be:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80023c0:	2a01      	cmp	r2, #1
 80023c2:	d009      	beq.n	80023d8 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 80023c4:	6820      	ldr	r0, [r4, #0]
 80023c6:	f002 fb17 	bl	80049f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80023ca:	6820      	ldr	r0, [r4, #0]
 80023cc:	f002 ff2e 	bl	800522c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80023d0:	2000      	movs	r0, #0
 80023d2:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80023d6:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80023d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80023de:	639a      	str	r2, [r3, #56]	@ 0x38
 80023e0:	e7f0      	b.n	80023c4 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 80023e2:	2002      	movs	r0, #2
}
 80023e4:	4770      	bx	lr
	...

080023e8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80023e8:	b570      	push	{r4, r5, r6, lr}
 80023ea:	4604      	mov	r4, r0
 80023ec:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023ee:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80023f0:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80023f2:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80023f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023fa:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 80023fc:	79a1      	ldrb	r1, [r4, #6]
 80023fe:	2901      	cmp	r1, #1
 8002400:	d011      	beq.n	8002426 <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002402:	4938      	ldr	r1, [pc, #224]	@ (80024e4 <PCD_EP_OutXfrComplete_int+0xfc>)
 8002404:	428e      	cmp	r6, r1
 8002406:	d056      	beq.n	80024b6 <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002408:	b93d      	cbnz	r5, 800241a <PCD_EP_OutXfrComplete_int+0x32>
 800240a:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800240e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002412:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8002416:	2b00      	cmp	r3, #0
 8002418:	d05e      	beq.n	80024d8 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800241a:	b2e9      	uxtb	r1, r5
 800241c:	4620      	mov	r0, r4
 800241e:	f003 f841 	bl	80054a4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8002422:	2000      	movs	r0, #0
 8002424:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002426:	f012 0f08 	tst.w	r2, #8
 800242a:	d009      	beq.n	8002440 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800242c:	492e      	ldr	r1, [pc, #184]	@ (80024e8 <PCD_EP_OutXfrComplete_int+0x100>)
 800242e:	428e      	cmp	r6, r1
 8002430:	d9f7      	bls.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
 8002432:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8002436:	d0f4      	beq.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002438:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	e7f0      	b.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002440:	f012 0f20 	tst.w	r2, #32
 8002444:	d002      	beq.n	800244c <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002446:	2220      	movs	r2, #32
 8002448:	609a      	str	r2, [r3, #8]
 800244a:	e7ea      	b.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800244c:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8002450:	d1e7      	bne.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002452:	4925      	ldr	r1, [pc, #148]	@ (80024e8 <PCD_EP_OutXfrComplete_int+0x100>)
 8002454:	428e      	cmp	r6, r1
 8002456:	d906      	bls.n	8002466 <PCD_EP_OutXfrComplete_int+0x7e>
 8002458:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 800245c:	d003      	beq.n	8002466 <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800245e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	e7dd      	b.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002466:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 800246a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800246e:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002478:	1acb      	subs	r3, r1, r3
 800247a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 800247e:	b97d      	cbnz	r5, 80024a0 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8002480:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8002484:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002488:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 800248c:	b16a      	cbz	r2, 80024aa <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 800248e:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8002492:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002496:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 800249a:	4419      	add	r1, r3
 800249c:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80024a0:	b2e9      	uxtb	r1, r5
 80024a2:	4620      	mov	r0, r4
 80024a4:	f002 fffe 	bl	80054a4 <HAL_PCD_DataOutStageCallback>
 80024a8:	e7bb      	b.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80024aa:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80024ae:	2101      	movs	r1, #1
 80024b0:	f002 ff4a 	bl	8005348 <USB_EP0_OutStart>
 80024b4:	e7f4      	b.n	80024a0 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80024b6:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80024ba:	d003      	beq.n	80024c4 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80024c0:	609a      	str	r2, [r3, #8]
 80024c2:	e7ae      	b.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80024c4:	f012 0f20 	tst.w	r2, #32
 80024c8:	d001      	beq.n	80024ce <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80024ca:	2220      	movs	r2, #32
 80024cc:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80024ce:	b2e9      	uxtb	r1, r5
 80024d0:	4620      	mov	r0, r4
 80024d2:	f002 ffe7 	bl	80054a4 <HAL_PCD_DataOutStageCallback>
 80024d6:	e7a4      	b.n	8002422 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80024d8:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80024dc:	2100      	movs	r1, #0
 80024de:	f002 ff33 	bl	8005348 <USB_EP0_OutStart>
 80024e2:	e79a      	b.n	800241a <PCD_EP_OutXfrComplete_int+0x32>
 80024e4:	4f54310a 	.word	0x4f54310a
 80024e8:	4f54300a 	.word	0x4f54300a

080024ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80024ec:	b538      	push	{r3, r4, r5, lr}
 80024ee:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024f0:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80024f2:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80024f4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80024f8:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002538 <PCD_EP_OutSetupPacket_int+0x4c>)
 80024fe:	4295      	cmp	r5, r2
 8002500:	d907      	bls.n	8002512 <PCD_EP_OutSetupPacket_int+0x26>
 8002502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002506:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 800250a:	d002      	beq.n	8002512 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800250c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002510:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002512:	4620      	mov	r0, r4
 8002514:	f002 ffbe 	bl	8005494 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002518:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <PCD_EP_OutSetupPacket_int+0x4c>)
 800251a:	429d      	cmp	r5, r3
 800251c:	d902      	bls.n	8002524 <PCD_EP_OutSetupPacket_int+0x38>
 800251e:	79a3      	ldrb	r3, [r4, #6]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d001      	beq.n	8002528 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8002524:	2000      	movs	r0, #0
 8002526:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002528:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800252c:	2101      	movs	r1, #1
 800252e:	6820      	ldr	r0, [r4, #0]
 8002530:	f002 ff0a 	bl	8005348 <USB_EP0_OutStart>
 8002534:	e7f6      	b.n	8002524 <PCD_EP_OutSetupPacket_int+0x38>
 8002536:	bf00      	nop
 8002538:	4f54300a 	.word	0x4f54300a

0800253c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800253c:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8002540:	2b01      	cmp	r3, #1
 8002542:	d00c      	beq.n	800255e <HAL_PCD_SetAddress+0x22>
{
 8002544:	b510      	push	{r4, lr}
 8002546:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002548:	2301      	movs	r3, #1
 800254a:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800254e:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002550:	6800      	ldr	r0, [r0, #0]
 8002552:	f002 fe5b 	bl	800520c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002556:	2000      	movs	r0, #0
 8002558:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800255c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800255e:	2002      	movs	r0, #2
}
 8002560:	4770      	bx	lr

08002562 <HAL_PCD_EP_Open>:
{
 8002562:	b538      	push	{r3, r4, r5, lr}
 8002564:	4605      	mov	r5, r0
 8002566:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8002568:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800256c:	d12b      	bne.n	80025c6 <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800256e:	f001 0e0f 	and.w	lr, r1, #15
 8002572:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8002576:	00a4      	lsls	r4, r4, #2
 8002578:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 800257c:	4404      	add	r4, r0
 800257e:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8002580:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8002584:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8002588:	2000      	movs	r0, #0
 800258a:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 800258e:	f00c 0c0f 	and.w	ip, ip, #15
 8002592:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002596:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800259a:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 800259c:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 800259e:	784a      	ldrb	r2, [r1, #1]
 80025a0:	b10a      	cbz	r2, 80025a6 <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 80025a2:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d01c      	beq.n	80025e4 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 80025aa:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d01b      	beq.n	80025ea <HAL_PCD_EP_Open+0x88>
 80025b2:	2301      	movs	r3, #1
 80025b4:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80025b8:	6828      	ldr	r0, [r5, #0]
 80025ba:	f002 fb54 	bl	8004c66 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80025be:	2000      	movs	r0, #0
 80025c0:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 80025c4:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025c6:	f001 000f 	and.w	r0, r1, #15
 80025ca:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 80025ce:	0089      	lsls	r1, r1, #2
 80025d0:	3110      	adds	r1, #16
 80025d2:	4429      	add	r1, r5
 80025d4:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80025d6:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 80025da:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80025de:	2401      	movs	r4, #1
 80025e0:	7544      	strb	r4, [r0, #21]
 80025e2:	e7d4      	b.n	800258e <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	714b      	strb	r3, [r1, #5]
 80025e8:	e7df      	b.n	80025aa <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 80025ea:	2002      	movs	r0, #2
 80025ec:	e7ea      	b.n	80025c4 <HAL_PCD_EP_Open+0x62>

080025ee <HAL_PCD_EP_Close>:
{
 80025ee:	b510      	push	{r4, lr}
 80025f0:	4604      	mov	r4, r0
 80025f2:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 80025f4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80025f8:	d120      	bne.n	800263c <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025fa:	f001 000f 	and.w	r0, r1, #15
 80025fe:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002608:	4423      	add	r3, r4
 800260a:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 800260c:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8002610:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8002614:	2300      	movs	r3, #0
 8002616:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 800261a:	f002 020f 	and.w	r2, r2, #15
 800261e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002620:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002624:	2b01      	cmp	r3, #1
 8002626:	d018      	beq.n	800265a <HAL_PCD_EP_Close+0x6c>
 8002628:	2301      	movs	r3, #1
 800262a:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800262e:	6820      	ldr	r0, [r4, #0]
 8002630:	f002 fb66 	bl	8004d00 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002634:	2000      	movs	r0, #0
 8002636:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800263a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800263c:	f001 000f 	and.w	r0, r1, #15
 8002640:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	3310      	adds	r3, #16
 8002648:	4423      	add	r3, r4
 800264a:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 800264c:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8002650:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8002654:	2301      	movs	r3, #1
 8002656:	7543      	strb	r3, [r0, #21]
 8002658:	e7df      	b.n	800261a <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 800265a:	2002      	movs	r0, #2
 800265c:	e7ed      	b.n	800263a <HAL_PCD_EP_Close+0x4c>

0800265e <HAL_PCD_EP_Receive>:
{
 800265e:	b510      	push	{r4, lr}
 8002660:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002662:	f001 0c0f 	and.w	ip, r1, #15
 8002666:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 800266a:	0089      	lsls	r1, r1, #2
 800266c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002670:	4401      	add	r1, r0
 8002672:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8002674:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8002678:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800267c:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8002680:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 800268a:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 800268e:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8002692:	7982      	ldrb	r2, [r0, #6]
 8002694:	2a01      	cmp	r2, #1
 8002696:	d004      	beq.n	80026a2 <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002698:	6800      	ldr	r0, [r0, #0]
 800269a:	f002 fc17 	bl	8004ecc <USB_EPStartXfer>
}
 800269e:	2000      	movs	r0, #0
 80026a0:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 80026a2:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 80026a6:	e7f7      	b.n	8002698 <HAL_PCD_EP_Receive+0x3a>

080026a8 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80026a8:	f001 010f 	and.w	r1, r1, #15
 80026ac:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80026b0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 80026b4:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 80026b8:	4770      	bx	lr

080026ba <HAL_PCD_EP_Transmit>:
{
 80026ba:	b510      	push	{r4, lr}
 80026bc:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026be:	f001 0c0f 	and.w	ip, r1, #15
 80026c2:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 80026c6:	0089      	lsls	r1, r1, #2
 80026c8:	3110      	adds	r1, #16
 80026ca:	4401      	add	r1, r0
 80026cc:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 80026ce:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 80026d2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80026d6:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 80026da:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 80026e4:	2301      	movs	r3, #1
 80026e6:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026ea:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 80026ee:	7982      	ldrb	r2, [r0, #6]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d004      	beq.n	80026fe <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80026f4:	6800      	ldr	r0, [r0, #0]
 80026f6:	f002 fbe9 	bl	8004ecc <USB_EPStartXfer>
}
 80026fa:	2000      	movs	r0, #0
 80026fc:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 80026fe:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8002702:	e7f7      	b.n	80026f4 <HAL_PCD_EP_Transmit+0x3a>

08002704 <HAL_PCD_EP_SetStall>:
{
 8002704:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002706:	f001 050f 	and.w	r5, r1, #15
 800270a:	7902      	ldrb	r2, [r0, #4]
 800270c:	42aa      	cmp	r2, r5
 800270e:	d338      	bcc.n	8002782 <HAL_PCD_EP_SetStall+0x7e>
 8002710:	4604      	mov	r4, r0
 8002712:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8002714:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002718:	d11f      	bne.n	800275a <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 800271a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800271e:	0089      	lsls	r1, r1, #2
 8002720:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002724:	4401      	add	r1, r0
 8002726:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8002728:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800272c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8002736:	2301      	movs	r3, #1
 8002738:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800273a:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 800273c:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002740:	2b01      	cmp	r3, #1
 8002742:	d020      	beq.n	8002786 <HAL_PCD_EP_SetStall+0x82>
 8002744:	2301      	movs	r3, #1
 8002746:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800274a:	6820      	ldr	r0, [r4, #0]
 800274c:	f002 fd03 	bl	8005156 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002750:	b185      	cbz	r5, 8002774 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8002752:	2000      	movs	r0, #0
 8002754:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8002758:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800275a:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800275e:	0089      	lsls	r1, r1, #2
 8002760:	3110      	adds	r1, #16
 8002762:	4401      	add	r1, r0
 8002764:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8002766:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800276a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800276e:	2201      	movs	r2, #1
 8002770:	755a      	strb	r2, [r3, #21]
 8002772:	e7e0      	b.n	8002736 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002774:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002778:	79a1      	ldrb	r1, [r4, #6]
 800277a:	6820      	ldr	r0, [r4, #0]
 800277c:	f002 fde4 	bl	8005348 <USB_EP0_OutStart>
 8002780:	e7e7      	b.n	8002752 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8002782:	2001      	movs	r0, #1
 8002784:	e7e8      	b.n	8002758 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8002786:	2002      	movs	r0, #2
 8002788:	e7e6      	b.n	8002758 <HAL_PCD_EP_SetStall+0x54>

0800278a <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800278a:	f001 030f 	and.w	r3, r1, #15
 800278e:	7902      	ldrb	r2, [r0, #4]
 8002790:	429a      	cmp	r2, r3
 8002792:	d330      	bcc.n	80027f6 <HAL_PCD_EP_ClrStall+0x6c>
{
 8002794:	b510      	push	{r4, lr}
 8002796:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8002798:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800279c:	d11e      	bne.n	80027dc <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800279e:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80027a2:	0089      	lsls	r1, r1, #2
 80027a4:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 80027a8:	4401      	add	r1, r0
 80027aa:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80027ac:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80027b0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80027b4:	2000      	movs	r0, #0
 80027b6:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 80027ba:	2200      	movs	r2, #0
 80027bc:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027be:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80027c0:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d018      	beq.n	80027fa <HAL_PCD_EP_ClrStall+0x70>
 80027c8:	2301      	movs	r3, #1
 80027ca:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027ce:	6820      	ldr	r0, [r4, #0]
 80027d0:	f002 fcee 	bl	80051b0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027d4:	2000      	movs	r0, #0
 80027d6:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80027da:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027dc:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80027e0:	0089      	lsls	r1, r1, #2
 80027e2:	3110      	adds	r1, #16
 80027e4:	4401      	add	r1, r0
 80027e6:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80027e8:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80027ec:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80027f0:	2001      	movs	r0, #1
 80027f2:	7550      	strb	r0, [r2, #21]
 80027f4:	e7e1      	b.n	80027ba <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 80027f6:	2001      	movs	r0, #1
}
 80027f8:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80027fa:	2002      	movs	r0, #2
 80027fc:	e7ed      	b.n	80027da <HAL_PCD_EP_ClrStall+0x50>

080027fe <HAL_PCD_EP_Abort>:
{
 80027fe:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8002800:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002804:	d10c      	bne.n	8002820 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002806:	f001 010f 	and.w	r1, r1, #15
 800280a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800280e:	0089      	lsls	r1, r1, #2
 8002810:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002814:	4401      	add	r1, r0
 8002816:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002818:	6800      	ldr	r0, [r0, #0]
 800281a:	f002 fae1 	bl	8004de0 <USB_EPStopXfer>
}
 800281e:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002820:	f001 010f 	and.w	r1, r1, #15
 8002824:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8002828:	0089      	lsls	r1, r1, #2
 800282a:	3110      	adds	r1, #16
 800282c:	4401      	add	r1, r0
 800282e:	3104      	adds	r1, #4
 8002830:	e7f2      	b.n	8002818 <HAL_PCD_EP_Abort+0x1a>

08002832 <HAL_PCD_IRQHandler>:
{
 8002832:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002836:	b083      	sub	sp, #12
 8002838:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800283a:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800283c:	4628      	mov	r0, r5
 800283e:	f002 fd40 	bl	80052c2 <USB_GetMode>
 8002842:	b110      	cbz	r0, 800284a <HAL_PCD_IRQHandler+0x18>
}
 8002844:	b003      	add	sp, #12
 8002846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800284a:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800284c:	6820      	ldr	r0, [r4, #0]
 800284e:	f002 fd09 	bl	8005264 <USB_ReadInterrupts>
 8002852:	2800      	cmp	r0, #0
 8002854:	d0f6      	beq.n	8002844 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002856:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8002860:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002864:	6820      	ldr	r0, [r4, #0]
 8002866:	f002 fcfd 	bl	8005264 <USB_ReadInterrupts>
 800286a:	f010 0f02 	tst.w	r0, #2
 800286e:	d004      	beq.n	800287a <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002870:	6822      	ldr	r2, [r4, #0]
 8002872:	6953      	ldr	r3, [r2, #20]
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800287a:	6820      	ldr	r0, [r4, #0]
 800287c:	f002 fcf2 	bl	8005264 <USB_ReadInterrupts>
 8002880:	f010 0f10 	tst.w	r0, #16
 8002884:	d015      	beq.n	80028b2 <HAL_PCD_IRQHandler+0x80>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002886:	6822      	ldr	r2, [r4, #0]
 8002888:	6993      	ldr	r3, [r2, #24]
 800288a:	f023 0310 	bic.w	r3, r3, #16
 800288e:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 8002890:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002894:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002898:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 800289c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80028a0:	d04c      	beq.n	800293c <HAL_PCD_IRQHandler+0x10a>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80028a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80028a6:	d06f      	beq.n	8002988 <HAL_PCD_IRQHandler+0x156>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028a8:	6822      	ldr	r2, [r4, #0]
 80028aa:	6993      	ldr	r3, [r2, #24]
 80028ac:	f043 0310 	orr.w	r3, r3, #16
 80028b0:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80028b2:	6820      	ldr	r0, [r4, #0]
 80028b4:	f002 fcd6 	bl	8005264 <USB_ReadInterrupts>
 80028b8:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 80028bc:	d176      	bne.n	80029ac <HAL_PCD_IRQHandler+0x17a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80028be:	6820      	ldr	r0, [r4, #0]
 80028c0:	f002 fcd0 	bl	8005264 <USB_ReadInterrupts>
 80028c4:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 80028c8:	f040 80e0 	bne.w	8002a8c <HAL_PCD_IRQHandler+0x25a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80028cc:	6820      	ldr	r0, [r4, #0]
 80028ce:	f002 fcc9 	bl	8005264 <USB_ReadInterrupts>
 80028d2:	2800      	cmp	r0, #0
 80028d4:	f2c0 8161 	blt.w	8002b9a <HAL_PCD_IRQHandler+0x368>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80028d8:	6820      	ldr	r0, [r4, #0]
 80028da:	f002 fcc3 	bl	8005264 <USB_ReadInterrupts>
 80028de:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 80028e2:	d009      	beq.n	80028f8 <HAL_PCD_IRQHandler+0xc6>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	f013 0f01 	tst.w	r3, #1
 80028ea:	f040 816e 	bne.w	8002bca <HAL_PCD_IRQHandler+0x398>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80028ee:	6822      	ldr	r2, [r4, #0]
 80028f0:	6953      	ldr	r3, [r2, #20]
 80028f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028f6:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80028f8:	6820      	ldr	r0, [r4, #0]
 80028fa:	f002 fcb3 	bl	8005264 <USB_ReadInterrupts>
 80028fe:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8002902:	f040 8166 	bne.w	8002bd2 <HAL_PCD_IRQHandler+0x3a0>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002906:	6820      	ldr	r0, [r4, #0]
 8002908:	f002 fcac 	bl	8005264 <USB_ReadInterrupts>
 800290c:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8002910:	f040 81b3 	bne.w	8002c7a <HAL_PCD_IRQHandler+0x448>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002914:	6820      	ldr	r0, [r4, #0]
 8002916:	f002 fca5 	bl	8005264 <USB_ReadInterrupts>
 800291a:	f010 0f08 	tst.w	r0, #8
 800291e:	f040 81c4 	bne.w	8002caa <HAL_PCD_IRQHandler+0x478>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002922:	6820      	ldr	r0, [r4, #0]
 8002924:	f002 fc9e 	bl	8005264 <USB_ReadInterrupts>
 8002928:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800292c:	f000 81d7 	beq.w	8002cde <HAL_PCD_IRQHandler+0x4ac>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002930:	69ab      	ldr	r3, [r5, #24]
 8002932:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002936:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002938:	2601      	movs	r6, #1
 800293a:	e1c0      	b.n	8002cbe <HAL_PCD_IRQHandler+0x48c>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800293c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002940:	ea18 0f03 	tst.w	r8, r3
 8002944:	d0b0      	beq.n	80028a8 <HAL_PCD_IRQHandler+0x76>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002946:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800294a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800294e:	9301      	str	r3, [sp, #4]
 8002950:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 8002954:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 8002958:	f3c8 120a 	ubfx	r2, r8, #4, #11
 800295c:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8002960:	4628      	mov	r0, r5
 8002962:	f002 fbd5 	bl	8005110 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002966:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 800296a:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 800296e:	4453      	add	r3, sl
 8002970:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002974:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 8002978:	9a01      	ldr	r2, [sp, #4]
 800297a:	444a      	add	r2, r9
 800297c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002980:	4453      	add	r3, sl
 8002982:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8002986:	e78f      	b.n	80028a8 <HAL_PCD_IRQHandler+0x76>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002988:	2208      	movs	r2, #8
 800298a:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 800298e:	4628      	mov	r0, r5
 8002990:	f002 fbbe 	bl	8005110 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002994:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002998:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800299c:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 80029a0:	f3c8 180a 	ubfx	r8, r8, #4, #11
 80029a4:	4442      	add	r2, r8
 80029a6:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 80029aa:	e77d      	b.n	80028a8 <HAL_PCD_IRQHandler+0x76>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80029ac:	6820      	ldr	r0, [r4, #0]
 80029ae:	f002 fc5d 	bl	800526c <USB_ReadDevAllOutEpInterrupt>
 80029b2:	4680      	mov	r8, r0
      epnum = 0U;
 80029b4:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80029b6:	e035      	b.n	8002a24 <HAL_PCD_IRQHandler+0x1f2>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029b8:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80029bc:	2201      	movs	r2, #1
 80029be:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80029c2:	4649      	mov	r1, r9
 80029c4:	4620      	mov	r0, r4
 80029c6:	f7ff fd0f 	bl	80023e8 <PCD_EP_OutXfrComplete_int>
 80029ca:	e03c      	b.n	8002a46 <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80029cc:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80029d0:	2208      	movs	r2, #8
 80029d2:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80029d6:	4649      	mov	r1, r9
 80029d8:	4620      	mov	r0, r4
 80029da:	f7ff fd87 	bl	80024ec <PCD_EP_OutSetupPacket_int>
 80029de:	e035      	b.n	8002a4c <HAL_PCD_IRQHandler+0x21a>
            if (ep->is_iso_incomplete == 1U)
 80029e0:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80029e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80029e8:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d041      	beq.n	8002a74 <HAL_PCD_IRQHandler+0x242>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80029f0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80029f4:	2202      	movs	r2, #2
 80029f6:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80029fa:	f01a 0f20 	tst.w	sl, #32
 80029fe:	d004      	beq.n	8002a0a <HAL_PCD_IRQHandler+0x1d8>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a00:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002a04:	2220      	movs	r2, #32
 8002a06:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002a0a:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 8002a0e:	d005      	beq.n	8002a1c <HAL_PCD_IRQHandler+0x1ea>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002a10:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002a14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a18:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8002a1c:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8002a20:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002a24:	f1b8 0f00 	cmp.w	r8, #0
 8002a28:	f43f af49 	beq.w	80028be <HAL_PCD_IRQHandler+0x8c>
        if ((ep_intr & 0x1U) != 0U)
 8002a2c:	f018 0f01 	tst.w	r8, #1
 8002a30:	d0f4      	beq.n	8002a1c <HAL_PCD_IRQHandler+0x1ea>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002a32:	fa5f fb89 	uxtb.w	fp, r9
 8002a36:	4659      	mov	r1, fp
 8002a38:	6820      	ldr	r0, [r4, #0]
 8002a3a:	f002 fc27 	bl	800528c <USB_ReadDevOutEPInterrupt>
 8002a3e:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002a40:	f010 0f01 	tst.w	r0, #1
 8002a44:	d1b8      	bne.n	80029b8 <HAL_PCD_IRQHandler+0x186>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002a46:	f01a 0f08 	tst.w	sl, #8
 8002a4a:	d1bf      	bne.n	80029cc <HAL_PCD_IRQHandler+0x19a>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002a4c:	f01a 0f10 	tst.w	sl, #16
 8002a50:	d004      	beq.n	8002a5c <HAL_PCD_IRQHandler+0x22a>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002a52:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002a56:	2210      	movs	r2, #16
 8002a58:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002a5c:	f01a 0f02 	tst.w	sl, #2
 8002a60:	d0cb      	beq.n	80029fa <HAL_PCD_IRQHandler+0x1c8>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a62:	696b      	ldr	r3, [r5, #20]
 8002a64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002a68:	d0ba      	beq.n	80029e0 <HAL_PCD_IRQHandler+0x1ae>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a70:	607b      	str	r3, [r7, #4]
 8002a72:	e7b5      	b.n	80029e0 <HAL_PCD_IRQHandler+0x1ae>
              ep->is_iso_incomplete = 0U;
 8002a74:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002a78:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a82:	4659      	mov	r1, fp
 8002a84:	4620      	mov	r0, r4
 8002a86:	f002 fd5d 	bl	8005544 <HAL_PCD_ISOOUTIncompleteCallback>
 8002a8a:	e7b1      	b.n	80029f0 <HAL_PCD_IRQHandler+0x1be>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002a8c:	6820      	ldr	r0, [r4, #0]
 8002a8e:	f002 fbf5 	bl	800527c <USB_ReadDevAllInEpInterrupt>
 8002a92:	4680      	mov	r8, r0
      epnum = 0U;
 8002a94:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002a96:	e025      	b.n	8002ae4 <HAL_PCD_IRQHandler+0x2b2>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002a98:	4659      	mov	r1, fp
 8002a9a:	4620      	mov	r0, r4
 8002a9c:	f002 fd0e 	bl	80054bc <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002aa0:	f01a 0f08 	tst.w	sl, #8
 8002aa4:	d004      	beq.n	8002ab0 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002aa6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002aaa:	2208      	movs	r2, #8
 8002aac:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002ab0:	f01a 0f10 	tst.w	sl, #16
 8002ab4:	d004      	beq.n	8002ac0 <HAL_PCD_IRQHandler+0x28e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002ab6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002aba:	2210      	movs	r2, #16
 8002abc:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002ac0:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8002ac4:	d004      	beq.n	8002ad0 <HAL_PCD_IRQHandler+0x29e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002ac6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002aca:	2240      	movs	r2, #64	@ 0x40
 8002acc:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002ad0:	f01a 0f02 	tst.w	sl, #2
 8002ad4:	d140      	bne.n	8002b58 <HAL_PCD_IRQHandler+0x326>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002ad6:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 8002ada:	d159      	bne.n	8002b90 <HAL_PCD_IRQHandler+0x35e>
        epnum++;
 8002adc:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8002ae0:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002ae4:	f1b8 0f00 	cmp.w	r8, #0
 8002ae8:	f43f aef0 	beq.w	80028cc <HAL_PCD_IRQHandler+0x9a>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002aec:	f018 0f01 	tst.w	r8, #1
 8002af0:	d0f4      	beq.n	8002adc <HAL_PCD_IRQHandler+0x2aa>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002af2:	fa5f fb89 	uxtb.w	fp, r9
 8002af6:	4659      	mov	r1, fp
 8002af8:	6820      	ldr	r0, [r4, #0]
 8002afa:	f002 fbd0 	bl	800529e <USB_ReadDevInEPInterrupt>
 8002afe:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b00:	f010 0f01 	tst.w	r0, #1
 8002b04:	d0cc      	beq.n	8002aa0 <HAL_PCD_IRQHandler+0x26e>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b06:	f009 020f 	and.w	r2, r9, #15
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b12:	ea23 0302 	bic.w	r3, r3, r2
 8002b16:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b18:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002b1c:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 8002b20:	79a3      	ldrb	r3, [r4, #6]
 8002b22:	428b      	cmp	r3, r1
 8002b24:	d1b8      	bne.n	8002a98 <HAL_PCD_IRQHandler+0x266>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b26:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002b2a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002b2e:	6a1a      	ldr	r2, [r3, #32]
 8002b30:	69d9      	ldr	r1, [r3, #28]
 8002b32:	440a      	add	r2, r1
 8002b34:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002b36:	f1b9 0f00 	cmp.w	r9, #0
 8002b3a:	d1ad      	bne.n	8002a98 <HAL_PCD_IRQHandler+0x266>
 8002b3c:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002b40:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1a6      	bne.n	8002a98 <HAL_PCD_IRQHandler+0x266>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b4a:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002b4e:	2101      	movs	r1, #1
 8002b50:	6820      	ldr	r0, [r4, #0]
 8002b52:	f002 fbf9 	bl	8005348 <USB_EP0_OutStart>
 8002b56:	e79f      	b.n	8002a98 <HAL_PCD_IRQHandler+0x266>
            (void)USB_FlushTxFifo(USBx, epnum);
 8002b58:	4649      	mov	r1, r9
 8002b5a:	4628      	mov	r0, r5
 8002b5c:	f001 ff58 	bl	8004a10 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8002b60:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002b64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002b68:	7ddb      	ldrb	r3, [r3, #23]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d005      	beq.n	8002b7a <HAL_PCD_IRQHandler+0x348>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002b6e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002b72:	2202      	movs	r2, #2
 8002b74:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8002b78:	e7ad      	b.n	8002ad6 <HAL_PCD_IRQHandler+0x2a4>
              ep->is_iso_incomplete = 0U;
 8002b7a:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002b7e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002b82:	2200      	movs	r2, #0
 8002b84:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b86:	4659      	mov	r1, fp
 8002b88:	4620      	mov	r0, r4
 8002b8a:	f002 fce1 	bl	8005550 <HAL_PCD_ISOINIncompleteCallback>
 8002b8e:	e7ee      	b.n	8002b6e <HAL_PCD_IRQHandler+0x33c>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002b90:	4649      	mov	r1, r9
 8002b92:	4620      	mov	r0, r4
 8002b94:	f7ff fb1c 	bl	80021d0 <PCD_WriteEmptyTxFifo>
 8002b98:	e7a0      	b.n	8002adc <HAL_PCD_IRQHandler+0x2aa>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f023 0301 	bic.w	r3, r3, #1
 8002ba0:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 8002ba2:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d008      	beq.n	8002bbc <HAL_PCD_IRQHandler+0x38a>
        HAL_PCD_ResumeCallback(hpcd);
 8002baa:	4620      	mov	r0, r4
 8002bac:	f002 fcc4 	bl	8005538 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002bb0:	6822      	ldr	r2, [r4, #0]
 8002bb2:	6953      	ldr	r3, [r2, #20]
 8002bb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002bb8:	6153      	str	r3, [r2, #20]
 8002bba:	e68d      	b.n	80028d8 <HAL_PCD_IRQHandler+0xa6>
        hpcd->LPM_State = LPM_L0;
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002bc2:	4620      	mov	r0, r4
 8002bc4:	f000 f959 	bl	8002e7a <HAL_PCDEx_LPM_Callback>
 8002bc8:	e7f2      	b.n	8002bb0 <HAL_PCD_IRQHandler+0x37e>
        HAL_PCD_SuspendCallback(hpcd);
 8002bca:	4620      	mov	r0, r4
 8002bcc:	f002 fc9c 	bl	8005508 <HAL_PCD_SuspendCallback>
 8002bd0:	e68d      	b.n	80028ee <HAL_PCD_IRQHandler+0xbc>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f023 0301 	bic.w	r3, r3, #1
 8002bd8:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002bda:	2110      	movs	r1, #16
 8002bdc:	6820      	ldr	r0, [r4, #0]
 8002bde:	f001 ff17 	bl	8004a10 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002be2:	e01a      	b.n	8002c1a <HAL_PCD_IRQHandler+0x3e8>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002be4:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002be8:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8002bec:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002bf0:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8002bf4:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002bf8:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002bfc:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002c00:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8002c04:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002c08:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002c0c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8002c10:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8002c14:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c18:	3601      	adds	r6, #1
 8002c1a:	7923      	ldrb	r3, [r4, #4]
 8002c1c:	42b3      	cmp	r3, r6
 8002c1e:	d8e1      	bhi.n	8002be4 <HAL_PCD_IRQHandler+0x3b2>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002c26:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002c28:	7be3      	ldrb	r3, [r4, #15]
 8002c2a:	b1db      	cbz	r3, 8002c64 <HAL_PCD_IRQHandler+0x432>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002c2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c30:	f043 030b 	orr.w	r3, r3, #11
 8002c34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002c38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c3a:	f043 030b 	orr.w	r3, r3, #11
 8002c3e:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002c40:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 8002c44:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002c48:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c4c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002c50:	79a1      	ldrb	r1, [r4, #6]
 8002c52:	6820      	ldr	r0, [r4, #0]
 8002c54:	f002 fb78 	bl	8005348 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002c58:	6822      	ldr	r2, [r4, #0]
 8002c5a:	6953      	ldr	r3, [r2, #20]
 8002c5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c60:	6153      	str	r3, [r2, #20]
 8002c62:	e650      	b.n	8002906 <HAL_PCD_IRQHandler+0xd4>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c6a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002c6e:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	f043 030b 	orr.w	r3, r3, #11
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	e7e2      	b.n	8002c40 <HAL_PCD_IRQHandler+0x40e>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c7a:	6820      	ldr	r0, [r4, #0]
 8002c7c:	f002 fb56 	bl	800532c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c80:	6820      	ldr	r0, [r4, #0]
 8002c82:	f001 ffdf 	bl	8004c44 <USB_GetDevSpeed>
 8002c86:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c88:	6826      	ldr	r6, [r4, #0]
 8002c8a:	f000 fc11 	bl	80034b0 <HAL_RCC_GetHCLKFreq>
 8002c8e:	4601      	mov	r1, r0
 8002c90:	79e2      	ldrb	r2, [r4, #7]
 8002c92:	4630      	mov	r0, r6
 8002c94:	f001 fe3e 	bl	8004914 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8002c98:	4620      	mov	r0, r4
 8002c9a:	f002 fc20 	bl	80054de <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002c9e:	6822      	ldr	r2, [r4, #0]
 8002ca0:	6953      	ldr	r3, [r2, #20]
 8002ca2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ca6:	6153      	str	r3, [r2, #20]
 8002ca8:	e634      	b.n	8002914 <HAL_PCD_IRQHandler+0xe2>
      HAL_PCD_SOFCallback(hpcd);
 8002caa:	4620      	mov	r0, r4
 8002cac:	f002 fc11 	bl	80054d2 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002cb0:	6822      	ldr	r2, [r4, #0]
 8002cb2:	6953      	ldr	r3, [r2, #20]
 8002cb4:	f003 0308 	and.w	r3, r3, #8
 8002cb8:	6153      	str	r3, [r2, #20]
 8002cba:	e632      	b.n	8002922 <HAL_PCD_IRQHandler+0xf0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cbc:	3601      	adds	r6, #1
 8002cbe:	7923      	ldrb	r3, [r4, #4]
 8002cc0:	42b3      	cmp	r3, r6
 8002cc2:	d90c      	bls.n	8002cde <HAL_PCD_IRQHandler+0x4ac>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002cc4:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002cc8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002ccc:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d1f3      	bne.n	8002cbc <HAL_PCD_IRQHandler+0x48a>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002cd4:	b2f1      	uxtb	r1, r6
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	f7ff fd91 	bl	80027fe <HAL_PCD_EP_Abort>
 8002cdc:	e7ee      	b.n	8002cbc <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002cde:	6820      	ldr	r0, [r4, #0]
 8002ce0:	f002 fac0 	bl	8005264 <USB_ReadInterrupts>
 8002ce4:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8002ce8:	d125      	bne.n	8002d36 <HAL_PCD_IRQHandler+0x504>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002cea:	6820      	ldr	r0, [r4, #0]
 8002cec:	f002 faba 	bl	8005264 <USB_ReadInterrupts>
 8002cf0:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 8002cf4:	d058      	beq.n	8002da8 <HAL_PCD_IRQHandler+0x576>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e026      	b.n	8002d48 <HAL_PCD_IRQHandler+0x516>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cfa:	3601      	adds	r6, #1
 8002cfc:	7923      	ldrb	r3, [r4, #4]
 8002cfe:	42b3      	cmp	r3, r6
 8002d00:	d91b      	bls.n	8002d3a <HAL_PCD_IRQHandler+0x508>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002d02:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002d06:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d0a:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002d0e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002d12:	7e1b      	ldrb	r3, [r3, #24]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d1f0      	bne.n	8002cfa <HAL_PCD_IRQHandler+0x4c8>
 8002d18:	2a00      	cmp	r2, #0
 8002d1a:	daee      	bge.n	8002cfa <HAL_PCD_IRQHandler+0x4c8>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d1c:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002d20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002d24:	2201      	movs	r2, #1
 8002d26:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d28:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 8002d2c:	b2c9      	uxtb	r1, r1
 8002d2e:	4620      	mov	r0, r4
 8002d30:	f7ff fd65 	bl	80027fe <HAL_PCD_EP_Abort>
 8002d34:	e7e1      	b.n	8002cfa <HAL_PCD_IRQHandler+0x4c8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d36:	2601      	movs	r6, #1
 8002d38:	e7e0      	b.n	8002cfc <HAL_PCD_IRQHandler+0x4ca>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d3a:	6822      	ldr	r2, [r4, #0]
 8002d3c:	6953      	ldr	r3, [r2, #20]
 8002d3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d42:	6153      	str	r3, [r2, #20]
 8002d44:	e7d1      	b.n	8002cea <HAL_PCD_IRQHandler+0x4b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d46:	3301      	adds	r3, #1
 8002d48:	7922      	ldrb	r2, [r4, #4]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d927      	bls.n	8002d9e <HAL_PCD_IRQHandler+0x56c>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002d4e:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8002d52:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d56:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002d5a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002d5e:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 8002d62:	2a01      	cmp	r2, #1
 8002d64:	d1ef      	bne.n	8002d46 <HAL_PCD_IRQHandler+0x514>
 8002d66:	2900      	cmp	r1, #0
 8002d68:	daed      	bge.n	8002d46 <HAL_PCD_IRQHandler+0x514>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002d6a:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8002d6e:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002d72:	f012 0f01 	tst.w	r2, #1
 8002d76:	d1e6      	bne.n	8002d46 <HAL_PCD_IRQHandler+0x514>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002d78:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002d7c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002d80:	2101      	movs	r1, #1
 8002d82:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002d86:	69aa      	ldr	r2, [r5, #24]
 8002d88:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d8c:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002d8e:	696a      	ldr	r2, [r5, #20]
 8002d90:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8002d94:	d1d7      	bne.n	8002d46 <HAL_PCD_IRQHandler+0x514>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d9c:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d9e:	6822      	ldr	r2, [r4, #0]
 8002da0:	6953      	ldr	r3, [r2, #20]
 8002da2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002da6:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002da8:	6820      	ldr	r0, [r4, #0]
 8002daa:	f002 fa5b 	bl	8005264 <USB_ReadInterrupts>
 8002dae:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8002db2:	d110      	bne.n	8002dd6 <HAL_PCD_IRQHandler+0x5a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002db4:	6820      	ldr	r0, [r4, #0]
 8002db6:	f002 fa55 	bl	8005264 <USB_ReadInterrupts>
 8002dba:	f010 0f04 	tst.w	r0, #4
 8002dbe:	f43f ad41 	beq.w	8002844 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 8002dc2:	6823      	ldr	r3, [r4, #0]
 8002dc4:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002dc6:	f015 0f04 	tst.w	r5, #4
 8002dca:	d10d      	bne.n	8002de8 <HAL_PCD_IRQHandler+0x5b6>
      hpcd->Instance->GOTGINT |= RegVal;
 8002dcc:	6822      	ldr	r2, [r4, #0]
 8002dce:	6853      	ldr	r3, [r2, #4]
 8002dd0:	432b      	orrs	r3, r5
 8002dd2:	6053      	str	r3, [r2, #4]
 8002dd4:	e536      	b.n	8002844 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 8002dd6:	4620      	mov	r0, r4
 8002dd8:	f002 fbc0 	bl	800555c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002ddc:	6822      	ldr	r2, [r4, #0]
 8002dde:	6953      	ldr	r3, [r2, #20]
 8002de0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002de4:	6153      	str	r3, [r2, #20]
 8002de6:	e7e5      	b.n	8002db4 <HAL_PCD_IRQHandler+0x582>
        HAL_PCD_DisconnectCallback(hpcd);
 8002de8:	4620      	mov	r0, r4
 8002dea:	f002 fbbd 	bl	8005568 <HAL_PCD_DisconnectCallback>
 8002dee:	e7ed      	b.n	8002dcc <HAL_PCD_IRQHandler+0x59a>

08002df0 <HAL_PCD_EP_Flush>:
  __HAL_LOCK(hpcd);
 8002df0:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d014      	beq.n	8002e22 <HAL_PCD_EP_Flush+0x32>
{
 8002df8:	b510      	push	{r4, lr}
 8002dfa:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  if ((ep_addr & 0x80U) == 0x80U)
 8002e02:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002e06:	d106      	bne.n	8002e16 <HAL_PCD_EP_Flush+0x26>
    (void)USB_FlushRxFifo(hpcd->Instance);
 8002e08:	6800      	ldr	r0, [r0, #0]
 8002e0a:	f001 fe26 	bl	8004a5a <USB_FlushRxFifo>
  __HAL_UNLOCK(hpcd);
 8002e0e:	2000      	movs	r0, #0
 8002e10:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8002e14:	bd10      	pop	{r4, pc}
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8002e16:	f001 010f 	and.w	r1, r1, #15
 8002e1a:	6800      	ldr	r0, [r0, #0]
 8002e1c:	f001 fdf8 	bl	8004a10 <USB_FlushTxFifo>
 8002e20:	e7f5      	b.n	8002e0e <HAL_PCD_EP_Flush+0x1e>
  __HAL_LOCK(hpcd);
 8002e22:	2002      	movs	r0, #2
}
 8002e24:	4770      	bx	lr

08002e26 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002e26:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002e28:	6804      	ldr	r4, [r0, #0]
 8002e2a:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 8002e2c:	b931      	cbnz	r1, 8002e3c <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002e2e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002e32:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8002e34:	2000      	movs	r0, #0
 8002e36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002e3e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002e40:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002e44:	2300      	movs	r3, #0
 8002e46:	e008      	b.n	8002e5a <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002e48:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8002e4c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8002e50:	6849      	ldr	r1, [r1, #4]
 8002e52:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002e56:	3301      	adds	r3, #1
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	f10c 31ff 	add.w	r1, ip, #4294967295	@ 0xffffffff
 8002e5e:	428b      	cmp	r3, r1
 8002e60:	d3f2      	bcc.n	8002e48 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002e62:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002e66:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 8002e6a:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8002e6e:	6060      	str	r0, [r4, #4]
 8002e70:	e7e0      	b.n	8002e34 <HAL_PCDEx_SetTxFiFo+0xe>

08002e72 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8002e72:	6803      	ldr	r3, [r0, #0]
 8002e74:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 8002e76:	2000      	movs	r0, #0
 8002e78:	4770      	bx	lr

08002e7a <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002e7a:	4770      	bx	lr

08002e7c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e7c:	2800      	cmp	r0, #0
 8002e7e:	f000 81e0 	beq.w	8003242 <HAL_RCC_OscConfig+0x3c6>
{
 8002e82:	b570      	push	{r4, r5, r6, lr}
 8002e84:	b082      	sub	sp, #8
 8002e86:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e88:	6803      	ldr	r3, [r0, #0]
 8002e8a:	f013 0f01 	tst.w	r3, #1
 8002e8e:	d03b      	beq.n	8002f08 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e90:	4b9f      	ldr	r3, [pc, #636]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f003 030c 	and.w	r3, r3, #12
 8002e98:	2b04      	cmp	r3, #4
 8002e9a:	d02c      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e9c:	4b9c      	ldr	r3, [pc, #624]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d021      	beq.n	8002eec <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea8:	6863      	ldr	r3, [r4, #4]
 8002eaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eae:	d04f      	beq.n	8002f50 <HAL_RCC_OscConfig+0xd4>
 8002eb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb4:	d052      	beq.n	8002f5c <HAL_RCC_OscConfig+0xe0>
 8002eb6:	4b96      	ldr	r3, [pc, #600]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ec6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ec8:	6863      	ldr	r3, [r4, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d050      	beq.n	8002f70 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ece:	f7fe f8d3 	bl	8001078 <HAL_GetTick>
 8002ed2:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ed4:	4b8e      	ldr	r3, [pc, #568]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002edc:	d114      	bne.n	8002f08 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ede:	f7fe f8cb 	bl	8001078 <HAL_GetTick>
 8002ee2:	1b40      	subs	r0, r0, r5
 8002ee4:	2864      	cmp	r0, #100	@ 0x64
 8002ee6:	d9f5      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8002ee8:	2003      	movs	r0, #3
 8002eea:	e1b1      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eec:	4b88      	ldr	r3, [pc, #544]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002ef4:	d0d8      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef6:	4b86      	ldr	r3, [pc, #536]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002efe:	d003      	beq.n	8002f08 <HAL_RCC_OscConfig+0x8c>
 8002f00:	6863      	ldr	r3, [r4, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 819f 	beq.w	8003246 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f08:	6823      	ldr	r3, [r4, #0]
 8002f0a:	f013 0f02 	tst.w	r3, #2
 8002f0e:	d054      	beq.n	8002fba <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f10:	4b7f      	ldr	r3, [pc, #508]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f013 0f0c 	tst.w	r3, #12
 8002f18:	d03e      	beq.n	8002f98 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f1a:	4b7d      	ldr	r3, [pc, #500]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f22:	2b08      	cmp	r3, #8
 8002f24:	d033      	beq.n	8002f8e <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f26:	68e3      	ldr	r3, [r4, #12]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d068      	beq.n	8002ffe <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f2c:	4b79      	ldr	r3, [pc, #484]	@ (8003114 <HAL_RCC_OscConfig+0x298>)
 8002f2e:	2201      	movs	r2, #1
 8002f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f32:	f7fe f8a1 	bl	8001078 <HAL_GetTick>
 8002f36:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f38:	4b75      	ldr	r3, [pc, #468]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f013 0f02 	tst.w	r3, #2
 8002f40:	d154      	bne.n	8002fec <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f42:	f7fe f899 	bl	8001078 <HAL_GetTick>
 8002f46:	1b40      	subs	r0, r0, r5
 8002f48:	2802      	cmp	r0, #2
 8002f4a:	d9f5      	bls.n	8002f38 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002f4c:	2003      	movs	r0, #3
 8002f4e:	e17f      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f50:	4a6f      	ldr	r2, [pc, #444]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f52:	6813      	ldr	r3, [r2, #0]
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e7b5      	b.n	8002ec8 <HAL_RCC_OscConfig+0x4c>
 8002f5c:	4b6c      	ldr	r3, [pc, #432]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	e7ab      	b.n	8002ec8 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8002f70:	f7fe f882 	bl	8001078 <HAL_GetTick>
 8002f74:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f76:	4b66      	ldr	r3, [pc, #408]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002f7e:	d0c3      	beq.n	8002f08 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f80:	f7fe f87a 	bl	8001078 <HAL_GetTick>
 8002f84:	1b40      	subs	r0, r0, r5
 8002f86:	2864      	cmp	r0, #100	@ 0x64
 8002f88:	d9f5      	bls.n	8002f76 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8002f8a:	2003      	movs	r0, #3
 8002f8c:	e160      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f8e:	4b60      	ldr	r3, [pc, #384]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002f96:	d1c6      	bne.n	8002f26 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f98:	4b5d      	ldr	r3, [pc, #372]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f013 0f02 	tst.w	r3, #2
 8002fa0:	d003      	beq.n	8002faa <HAL_RCC_OscConfig+0x12e>
 8002fa2:	68e3      	ldr	r3, [r4, #12]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	f040 8150 	bne.w	800324a <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002faa:	4a59      	ldr	r2, [pc, #356]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002fac:	6813      	ldr	r3, [r2, #0]
 8002fae:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002fb2:	6921      	ldr	r1, [r4, #16]
 8002fb4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002fb8:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fba:	6823      	ldr	r3, [r4, #0]
 8002fbc:	f013 0f08 	tst.w	r3, #8
 8002fc0:	d042      	beq.n	8003048 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fc2:	6963      	ldr	r3, [r4, #20]
 8002fc4:	b36b      	cbz	r3, 8003022 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fc6:	4b53      	ldr	r3, [pc, #332]	@ (8003114 <HAL_RCC_OscConfig+0x298>)
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fce:	f7fe f853 	bl	8001078 <HAL_GetTick>
 8002fd2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fd4:	4b4e      	ldr	r3, [pc, #312]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002fd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fd8:	f013 0f02 	tst.w	r3, #2
 8002fdc:	d134      	bne.n	8003048 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fde:	f7fe f84b 	bl	8001078 <HAL_GetTick>
 8002fe2:	1b40      	subs	r0, r0, r5
 8002fe4:	2802      	cmp	r0, #2
 8002fe6:	d9f5      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002fe8:	2003      	movs	r0, #3
 8002fea:	e131      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fec:	4a48      	ldr	r2, [pc, #288]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8002fee:	6813      	ldr	r3, [r2, #0]
 8002ff0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002ff4:	6921      	ldr	r1, [r4, #16]
 8002ff6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002ffa:	6013      	str	r3, [r2, #0]
 8002ffc:	e7dd      	b.n	8002fba <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8002ffe:	4b45      	ldr	r3, [pc, #276]	@ (8003114 <HAL_RCC_OscConfig+0x298>)
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003004:	f7fe f838 	bl	8001078 <HAL_GetTick>
 8003008:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800300a:	4b41      	ldr	r3, [pc, #260]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f013 0f02 	tst.w	r3, #2
 8003012:	d0d2      	beq.n	8002fba <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003014:	f7fe f830 	bl	8001078 <HAL_GetTick>
 8003018:	1b40      	subs	r0, r0, r5
 800301a:	2802      	cmp	r0, #2
 800301c:	d9f5      	bls.n	800300a <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800301e:	2003      	movs	r0, #3
 8003020:	e116      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003022:	4b3c      	ldr	r3, [pc, #240]	@ (8003114 <HAL_RCC_OscConfig+0x298>)
 8003024:	2200      	movs	r2, #0
 8003026:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800302a:	f7fe f825 	bl	8001078 <HAL_GetTick>
 800302e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003030:	4b37      	ldr	r3, [pc, #220]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8003032:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003034:	f013 0f02 	tst.w	r3, #2
 8003038:	d006      	beq.n	8003048 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303a:	f7fe f81d 	bl	8001078 <HAL_GetTick>
 800303e:	1b40      	subs	r0, r0, r5
 8003040:	2802      	cmp	r0, #2
 8003042:	d9f5      	bls.n	8003030 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8003044:	2003      	movs	r0, #3
 8003046:	e103      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	f013 0f04 	tst.w	r3, #4
 800304e:	d077      	beq.n	8003140 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003050:	4b2f      	ldr	r3, [pc, #188]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8003052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003054:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003058:	d133      	bne.n	80030c2 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	9301      	str	r3, [sp, #4]
 800305e:	4b2c      	ldr	r3, [pc, #176]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 8003060:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003062:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003066:	641a      	str	r2, [r3, #64]	@ 0x40
 8003068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800306e:	9301      	str	r3, [sp, #4]
 8003070:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003072:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003074:	4b28      	ldr	r3, [pc, #160]	@ (8003118 <HAL_RCC_OscConfig+0x29c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800307c:	d023      	beq.n	80030c6 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800307e:	68a3      	ldr	r3, [r4, #8]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d034      	beq.n	80030ee <HAL_RCC_OscConfig+0x272>
 8003084:	2b05      	cmp	r3, #5
 8003086:	d038      	beq.n	80030fa <HAL_RCC_OscConfig+0x27e>
 8003088:	4b21      	ldr	r3, [pc, #132]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 800308a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800308c:	f022 0201 	bic.w	r2, r2, #1
 8003090:	671a      	str	r2, [r3, #112]	@ 0x70
 8003092:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003094:	f022 0204 	bic.w	r2, r2, #4
 8003098:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800309a:	68a3      	ldr	r3, [r4, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d03d      	beq.n	800311c <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030a0:	f7fd ffea 	bl	8001078 <HAL_GetTick>
 80030a4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 80030a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030aa:	f013 0f02 	tst.w	r3, #2
 80030ae:	d146      	bne.n	800313e <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030b0:	f7fd ffe2 	bl	8001078 <HAL_GetTick>
 80030b4:	1b80      	subs	r0, r0, r6
 80030b6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80030ba:	4298      	cmp	r0, r3
 80030bc:	d9f3      	bls.n	80030a6 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80030be:	2003      	movs	r0, #3
 80030c0:	e0c6      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 80030c2:	2500      	movs	r5, #0
 80030c4:	e7d6      	b.n	8003074 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030c6:	4a14      	ldr	r2, [pc, #80]	@ (8003118 <HAL_RCC_OscConfig+0x29c>)
 80030c8:	6813      	ldr	r3, [r2, #0]
 80030ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ce:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80030d0:	f7fd ffd2 	bl	8001078 <HAL_GetTick>
 80030d4:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d6:	4b10      	ldr	r3, [pc, #64]	@ (8003118 <HAL_RCC_OscConfig+0x29c>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80030de:	d1ce      	bne.n	800307e <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030e0:	f7fd ffca 	bl	8001078 <HAL_GetTick>
 80030e4:	1b80      	subs	r0, r0, r6
 80030e6:	2802      	cmp	r0, #2
 80030e8:	d9f5      	bls.n	80030d6 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 80030ea:	2003      	movs	r0, #3
 80030ec:	e0b0      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ee:	4a08      	ldr	r2, [pc, #32]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 80030f0:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80030f2:	f043 0301 	orr.w	r3, r3, #1
 80030f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030f8:	e7cf      	b.n	800309a <HAL_RCC_OscConfig+0x21e>
 80030fa:	4b05      	ldr	r3, [pc, #20]	@ (8003110 <HAL_RCC_OscConfig+0x294>)
 80030fc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80030fe:	f042 0204 	orr.w	r2, r2, #4
 8003102:	671a      	str	r2, [r3, #112]	@ 0x70
 8003104:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003106:	f042 0201 	orr.w	r2, r2, #1
 800310a:	671a      	str	r2, [r3, #112]	@ 0x70
 800310c:	e7c5      	b.n	800309a <HAL_RCC_OscConfig+0x21e>
 800310e:	bf00      	nop
 8003110:	40023800 	.word	0x40023800
 8003114:	42470000 	.word	0x42470000
 8003118:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311c:	f7fd ffac 	bl	8001078 <HAL_GetTick>
 8003120:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003122:	4b52      	ldr	r3, [pc, #328]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 8003124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003126:	f013 0f02 	tst.w	r3, #2
 800312a:	d008      	beq.n	800313e <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312c:	f7fd ffa4 	bl	8001078 <HAL_GetTick>
 8003130:	1b80      	subs	r0, r0, r6
 8003132:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003136:	4298      	cmp	r0, r3
 8003138:	d9f3      	bls.n	8003122 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 800313a:	2003      	movs	r0, #3
 800313c:	e088      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800313e:	b9ed      	cbnz	r5, 800317c <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003140:	69a3      	ldr	r3, [r4, #24]
 8003142:	2b00      	cmp	r3, #0
 8003144:	f000 8083 	beq.w	800324e <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003148:	4a48      	ldr	r2, [pc, #288]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 800314a:	6892      	ldr	r2, [r2, #8]
 800314c:	f002 020c 	and.w	r2, r2, #12
 8003150:	2a08      	cmp	r2, #8
 8003152:	d051      	beq.n	80031f8 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003154:	2b02      	cmp	r3, #2
 8003156:	d017      	beq.n	8003188 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003158:	4b45      	ldr	r3, [pc, #276]	@ (8003270 <HAL_RCC_OscConfig+0x3f4>)
 800315a:	2200      	movs	r2, #0
 800315c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800315e:	f7fd ff8b 	bl	8001078 <HAL_GetTick>
 8003162:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003164:	4b41      	ldr	r3, [pc, #260]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800316c:	d042      	beq.n	80031f4 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800316e:	f7fd ff83 	bl	8001078 <HAL_GetTick>
 8003172:	1b00      	subs	r0, r0, r4
 8003174:	2802      	cmp	r0, #2
 8003176:	d9f5      	bls.n	8003164 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003178:	2003      	movs	r0, #3
 800317a:	e069      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 800317c:	4a3b      	ldr	r2, [pc, #236]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 800317e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003180:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003184:	6413      	str	r3, [r2, #64]	@ 0x40
 8003186:	e7db      	b.n	8003140 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8003188:	4b39      	ldr	r3, [pc, #228]	@ (8003270 <HAL_RCC_OscConfig+0x3f4>)
 800318a:	2200      	movs	r2, #0
 800318c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800318e:	f7fd ff73 	bl	8001078 <HAL_GetTick>
 8003192:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003194:	4b35      	ldr	r3, [pc, #212]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800319c:	d006      	beq.n	80031ac <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800319e:	f7fd ff6b 	bl	8001078 <HAL_GetTick>
 80031a2:	1b40      	subs	r0, r0, r5
 80031a4:	2802      	cmp	r0, #2
 80031a6:	d9f5      	bls.n	8003194 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80031a8:	2003      	movs	r0, #3
 80031aa:	e051      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80031ac:	69e3      	ldr	r3, [r4, #28]
 80031ae:	6a22      	ldr	r2, [r4, #32]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80031b4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80031b8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80031ba:	0852      	lsrs	r2, r2, #1
 80031bc:	3a01      	subs	r2, #1
 80031be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80031c2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80031c4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80031c8:	4a28      	ldr	r2, [pc, #160]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 80031ca:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80031cc:	4b28      	ldr	r3, [pc, #160]	@ (8003270 <HAL_RCC_OscConfig+0x3f4>)
 80031ce:	2201      	movs	r2, #1
 80031d0:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80031d2:	f7fd ff51 	bl	8001078 <HAL_GetTick>
 80031d6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031d8:	4b24      	ldr	r3, [pc, #144]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80031e0:	d106      	bne.n	80031f0 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e2:	f7fd ff49 	bl	8001078 <HAL_GetTick>
 80031e6:	1b00      	subs	r0, r0, r4
 80031e8:	2802      	cmp	r0, #2
 80031ea:	d9f5      	bls.n	80031d8 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80031ec:	2003      	movs	r0, #3
 80031ee:	e02f      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80031f0:	2000      	movs	r0, #0
 80031f2:	e02d      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
 80031f4:	2000      	movs	r0, #0
 80031f6:	e02b      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d02b      	beq.n	8003254 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 80031fc:	4b1b      	ldr	r3, [pc, #108]	@ (800326c <HAL_RCC_OscConfig+0x3f0>)
 80031fe:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003200:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8003204:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003206:	4291      	cmp	r1, r2
 8003208:	d126      	bne.n	8003258 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800320a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800320e:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003210:	428a      	cmp	r2, r1
 8003212:	d123      	bne.n	800325c <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003214:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003216:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 800321a:	401a      	ands	r2, r3
 800321c:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8003220:	d11e      	bne.n	8003260 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003222:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8003226:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003228:	0852      	lsrs	r2, r2, #1
 800322a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800322c:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8003230:	d118      	bne.n	8003264 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003232:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8003236:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003238:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800323c:	d114      	bne.n	8003268 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 800323e:	2000      	movs	r0, #0
 8003240:	e006      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8003242:	2001      	movs	r0, #1
}
 8003244:	4770      	bx	lr
        return HAL_ERROR;
 8003246:	2001      	movs	r0, #1
 8003248:	e002      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 800324a:	2001      	movs	r0, #1
 800324c:	e000      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 800324e:	2000      	movs	r0, #0
}
 8003250:	b002      	add	sp, #8
 8003252:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8003254:	2001      	movs	r0, #1
 8003256:	e7fb      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8003258:	2001      	movs	r0, #1
 800325a:	e7f9      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
 800325c:	2001      	movs	r0, #1
 800325e:	e7f7      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
 8003260:	2001      	movs	r0, #1
 8003262:	e7f5      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
 8003264:	2001      	movs	r0, #1
 8003266:	e7f3      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
 8003268:	2001      	movs	r0, #1
 800326a:	e7f1      	b.n	8003250 <HAL_RCC_OscConfig+0x3d4>
 800326c:	40023800 	.word	0x40023800
 8003270:	42470000 	.word	0x42470000

08003274 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003274:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003276:	4b33      	ldr	r3, [pc, #204]	@ (8003344 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f003 030c 	and.w	r3, r3, #12
 800327e:	2b04      	cmp	r3, #4
 8003280:	d05b      	beq.n	800333a <HAL_RCC_GetSysClockFreq+0xc6>
 8003282:	2b08      	cmp	r3, #8
 8003284:	d15b      	bne.n	800333e <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003286:	4b2f      	ldr	r3, [pc, #188]	@ (8003344 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003294:	d02c      	beq.n	80032f0 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003296:	4b2b      	ldr	r3, [pc, #172]	@ (8003344 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003298:	6858      	ldr	r0, [r3, #4]
 800329a:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800329e:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80032a2:	ebbc 0c00 	subs.w	ip, ip, r0
 80032a6:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80032aa:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80032ae:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80032b2:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80032b6:	ebb1 010c 	subs.w	r1, r1, ip
 80032ba:	eb63 030e 	sbc.w	r3, r3, lr
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032c4:	00c9      	lsls	r1, r1, #3
 80032c6:	eb11 0c00 	adds.w	ip, r1, r0
 80032ca:	f143 0300 	adc.w	r3, r3, #0
 80032ce:	0259      	lsls	r1, r3, #9
 80032d0:	2300      	movs	r3, #0
 80032d2:	ea4f 204c 	mov.w	r0, ip, lsl #9
 80032d6:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 80032da:	f7fc ff55 	bl	8000188 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80032de:	4b19      	ldr	r3, [pc, #100]	@ (8003344 <HAL_RCC_GetSysClockFreq+0xd0>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80032e6:	3301      	adds	r3, #1
 80032e8:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80032ea:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80032ee:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032f0:	4b14      	ldr	r3, [pc, #80]	@ (8003344 <HAL_RCC_GetSysClockFreq+0xd0>)
 80032f2:	6858      	ldr	r0, [r3, #4]
 80032f4:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80032f8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80032fc:	ebbc 0c00 	subs.w	ip, ip, r0
 8003300:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8003304:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8003308:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800330c:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8003310:	ebb1 010c 	subs.w	r1, r1, ip
 8003314:	eb63 030e 	sbc.w	r3, r3, lr
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800331e:	00c9      	lsls	r1, r1, #3
 8003320:	eb11 0c00 	adds.w	ip, r1, r0
 8003324:	f143 0300 	adc.w	r3, r3, #0
 8003328:	0299      	lsls	r1, r3, #10
 800332a:	2300      	movs	r3, #0
 800332c:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8003330:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8003334:	f7fc ff28 	bl	8000188 <__aeabi_uldivmod>
 8003338:	e7d1      	b.n	80032de <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 800333a:	4803      	ldr	r0, [pc, #12]	@ (8003348 <HAL_RCC_GetSysClockFreq+0xd4>)
 800333c:	e7d7      	b.n	80032ee <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800333e:	4803      	ldr	r0, [pc, #12]	@ (800334c <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 8003340:	e7d5      	b.n	80032ee <HAL_RCC_GetSysClockFreq+0x7a>
 8003342:	bf00      	nop
 8003344:	40023800 	.word	0x40023800
 8003348:	007a1200 	.word	0x007a1200
 800334c:	00f42400 	.word	0x00f42400

08003350 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003350:	2800      	cmp	r0, #0
 8003352:	f000 809b 	beq.w	800348c <HAL_RCC_ClockConfig+0x13c>
{
 8003356:	b570      	push	{r4, r5, r6, lr}
 8003358:	460d      	mov	r5, r1
 800335a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800335c:	4b4f      	ldr	r3, [pc, #316]	@ (800349c <HAL_RCC_ClockConfig+0x14c>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	428b      	cmp	r3, r1
 8003366:	d208      	bcs.n	800337a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003368:	b2cb      	uxtb	r3, r1
 800336a:	4a4c      	ldr	r2, [pc, #304]	@ (800349c <HAL_RCC_ClockConfig+0x14c>)
 800336c:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800336e:	6813      	ldr	r3, [r2, #0]
 8003370:	f003 0307 	and.w	r3, r3, #7
 8003374:	428b      	cmp	r3, r1
 8003376:	f040 808b 	bne.w	8003490 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800337a:	6823      	ldr	r3, [r4, #0]
 800337c:	f013 0f02 	tst.w	r3, #2
 8003380:	d017      	beq.n	80033b2 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003382:	f013 0f04 	tst.w	r3, #4
 8003386:	d004      	beq.n	8003392 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003388:	4a45      	ldr	r2, [pc, #276]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 800338a:	6893      	ldr	r3, [r2, #8]
 800338c:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003390:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003392:	6823      	ldr	r3, [r4, #0]
 8003394:	f013 0f08 	tst.w	r3, #8
 8003398:	d004      	beq.n	80033a4 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800339a:	4a41      	ldr	r2, [pc, #260]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 800339c:	6893      	ldr	r3, [r2, #8]
 800339e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80033a2:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4a3e      	ldr	r2, [pc, #248]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 80033a6:	6893      	ldr	r3, [r2, #8]
 80033a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033ac:	68a1      	ldr	r1, [r4, #8]
 80033ae:	430b      	orrs	r3, r1
 80033b0:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033b2:	6823      	ldr	r3, [r4, #0]
 80033b4:	f013 0f01 	tst.w	r3, #1
 80033b8:	d032      	beq.n	8003420 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ba:	6863      	ldr	r3, [r4, #4]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d021      	beq.n	8003404 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033c0:	1e9a      	subs	r2, r3, #2
 80033c2:	2a01      	cmp	r2, #1
 80033c4:	d925      	bls.n	8003412 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033c6:	4a36      	ldr	r2, [pc, #216]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 80033c8:	6812      	ldr	r2, [r2, #0]
 80033ca:	f012 0f02 	tst.w	r2, #2
 80033ce:	d061      	beq.n	8003494 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033d0:	4933      	ldr	r1, [pc, #204]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 80033d2:	688a      	ldr	r2, [r1, #8]
 80033d4:	f022 0203 	bic.w	r2, r2, #3
 80033d8:	4313      	orrs	r3, r2
 80033da:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80033dc:	f7fd fe4c 	bl	8001078 <HAL_GetTick>
 80033e0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e2:	4b2f      	ldr	r3, [pc, #188]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	f003 030c 	and.w	r3, r3, #12
 80033ea:	6862      	ldr	r2, [r4, #4]
 80033ec:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80033f0:	d016      	beq.n	8003420 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033f2:	f7fd fe41 	bl	8001078 <HAL_GetTick>
 80033f6:	1b80      	subs	r0, r0, r6
 80033f8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80033fc:	4298      	cmp	r0, r3
 80033fe:	d9f0      	bls.n	80033e2 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8003400:	2003      	movs	r0, #3
 8003402:	e042      	b.n	800348a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003404:	4a26      	ldr	r2, [pc, #152]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800340c:	d1e0      	bne.n	80033d0 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 800340e:	2001      	movs	r0, #1
 8003410:	e03b      	b.n	800348a <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003412:	4a23      	ldr	r2, [pc, #140]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800341a:	d1d9      	bne.n	80033d0 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 800341c:	2001      	movs	r0, #1
 800341e:	e034      	b.n	800348a <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003420:	4b1e      	ldr	r3, [pc, #120]	@ (800349c <HAL_RCC_ClockConfig+0x14c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0307 	and.w	r3, r3, #7
 8003428:	42ab      	cmp	r3, r5
 800342a:	d907      	bls.n	800343c <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800342c:	b2ea      	uxtb	r2, r5
 800342e:	4b1b      	ldr	r3, [pc, #108]	@ (800349c <HAL_RCC_ClockConfig+0x14c>)
 8003430:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	42ab      	cmp	r3, r5
 800343a:	d12d      	bne.n	8003498 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	f013 0f04 	tst.w	r3, #4
 8003442:	d006      	beq.n	8003452 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003444:	4a16      	ldr	r2, [pc, #88]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 8003446:	6893      	ldr	r3, [r2, #8]
 8003448:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800344c:	68e1      	ldr	r1, [r4, #12]
 800344e:	430b      	orrs	r3, r1
 8003450:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	f013 0f08 	tst.w	r3, #8
 8003458:	d007      	beq.n	800346a <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800345a:	4a11      	ldr	r2, [pc, #68]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 800345c:	6893      	ldr	r3, [r2, #8]
 800345e:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003462:	6921      	ldr	r1, [r4, #16]
 8003464:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003468:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800346a:	f7ff ff03 	bl	8003274 <HAL_RCC_GetSysClockFreq>
 800346e:	4b0c      	ldr	r3, [pc, #48]	@ (80034a0 <HAL_RCC_ClockConfig+0x150>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003476:	4a0b      	ldr	r2, [pc, #44]	@ (80034a4 <HAL_RCC_ClockConfig+0x154>)
 8003478:	5cd3      	ldrb	r3, [r2, r3]
 800347a:	40d8      	lsrs	r0, r3
 800347c:	4b0a      	ldr	r3, [pc, #40]	@ (80034a8 <HAL_RCC_ClockConfig+0x158>)
 800347e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003480:	4b0a      	ldr	r3, [pc, #40]	@ (80034ac <HAL_RCC_ClockConfig+0x15c>)
 8003482:	6818      	ldr	r0, [r3, #0]
 8003484:	f7fd fdac 	bl	8000fe0 <HAL_InitTick>
  return HAL_OK;
 8003488:	2000      	movs	r0, #0
}
 800348a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800348c:	2001      	movs	r0, #1
}
 800348e:	4770      	bx	lr
      return HAL_ERROR;
 8003490:	2001      	movs	r0, #1
 8003492:	e7fa      	b.n	800348a <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8003494:	2001      	movs	r0, #1
 8003496:	e7f8      	b.n	800348a <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8003498:	2001      	movs	r0, #1
 800349a:	e7f6      	b.n	800348a <HAL_RCC_ClockConfig+0x13a>
 800349c:	40023c00 	.word	0x40023c00
 80034a0:	40023800 	.word	0x40023800
 80034a4:	08007bc8 	.word	0x08007bc8
 80034a8:	20000008 	.word	0x20000008
 80034ac:	20000004 	.word	0x20000004

080034b0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80034b0:	4b01      	ldr	r3, [pc, #4]	@ (80034b8 <HAL_RCC_GetHCLKFreq+0x8>)
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	20000008 	.word	0x20000008

080034bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034bc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034be:	f7ff fff7 	bl	80034b0 <HAL_RCC_GetHCLKFreq>
 80034c2:	4b04      	ldr	r3, [pc, #16]	@ (80034d4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80034ca:	4a03      	ldr	r2, [pc, #12]	@ (80034d8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80034cc:	5cd3      	ldrb	r3, [r2, r3]
}
 80034ce:	40d8      	lsrs	r0, r3
 80034d0:	bd08      	pop	{r3, pc}
 80034d2:	bf00      	nop
 80034d4:	40023800 	.word	0x40023800
 80034d8:	08007bc0 	.word	0x08007bc0

080034dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034dc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034de:	f7ff ffe7 	bl	80034b0 <HAL_RCC_GetHCLKFreq>
 80034e2:	4b04      	ldr	r3, [pc, #16]	@ (80034f4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80034ea:	4a03      	ldr	r2, [pc, #12]	@ (80034f8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80034ec:	5cd3      	ldrb	r3, [r2, r3]
}
 80034ee:	40d8      	lsrs	r0, r3
 80034f0:	bd08      	pop	{r3, pc}
 80034f2:	bf00      	nop
 80034f4:	40023800 	.word	0x40023800
 80034f8:	08007bc0 	.word	0x08007bc0

080034fc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034fc:	b530      	push	{r4, r5, lr}
 80034fe:	b083      	sub	sp, #12
 8003500:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003502:	6803      	ldr	r3, [r0, #0]
 8003504:	f013 0f05 	tst.w	r3, #5
 8003508:	d106      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800350a:	6823      	ldr	r3, [r4, #0]
 800350c:	f013 0f02 	tst.w	r3, #2
 8003510:	d12e      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x74>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003512:	2000      	movs	r0, #0
}
 8003514:	b003      	add	sp, #12
 8003516:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8003518:	4b4a      	ldr	r3, [pc, #296]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800351a:	2200      	movs	r2, #0
 800351c:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 800351e:	f7fd fdab 	bl	8001078 <HAL_GetTick>
 8003522:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003524:	4b48      	ldr	r3, [pc, #288]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800352c:	d006      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x40>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800352e:	f7fd fda3 	bl	8001078 <HAL_GetTick>
 8003532:	1b43      	subs	r3, r0, r5
 8003534:	2b02      	cmp	r3, #2
 8003536:	d9f5      	bls.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 8003538:	2003      	movs	r0, #3
 800353a:	e7eb      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800353c:	6862      	ldr	r2, [r4, #4]
 800353e:	68a3      	ldr	r3, [r4, #8]
 8003540:	071b      	lsls	r3, r3, #28
 8003542:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003546:	4a40      	ldr	r2, [pc, #256]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003548:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800354c:	4b3d      	ldr	r3, [pc, #244]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800354e:	2201      	movs	r2, #1
 8003550:	669a      	str	r2, [r3, #104]	@ 0x68
    tickstart = HAL_GetTick();
 8003552:	f7fd fd91 	bl	8001078 <HAL_GetTick>
 8003556:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003558:	4b3b      	ldr	r3, [pc, #236]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003560:	d1d3      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0xe>
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003562:	f7fd fd89 	bl	8001078 <HAL_GetTick>
 8003566:	1b43      	subs	r3, r0, r5
 8003568:	2b02      	cmp	r3, #2
 800356a:	d9f5      	bls.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 800356c:	2003      	movs	r0, #3
 800356e:	e7d1      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 8003570:	2300      	movs	r3, #0
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	4b34      	ldr	r3, [pc, #208]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003576:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003578:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800357c:	641a      	str	r2, [r3, #64]	@ 0x40
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8003588:	4a30      	ldr	r2, [pc, #192]	@ (800364c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800358a:	6813      	ldr	r3, [r2, #0]
 800358c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003590:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003592:	f7fd fd71 	bl	8001078 <HAL_GetTick>
 8003596:	4605      	mov	r5, r0
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003598:	4b2c      	ldr	r3, [pc, #176]	@ (800364c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80035a0:	d106      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a2:	f7fd fd69 	bl	8001078 <HAL_GetTick>
 80035a6:	1b43      	subs	r3, r0, r5
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d9f5      	bls.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 80035ac:	2003      	movs	r0, #3
 80035ae:	e7b1      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035b0:	4b25      	ldr	r3, [pc, #148]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80035b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035b4:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80035b8:	d014      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80035ba:	68e2      	ldr	r2, [r4, #12]
 80035bc:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d00f      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035c4:	4b20      	ldr	r3, [pc, #128]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80035c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035c8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80035cc:	491d      	ldr	r1, [pc, #116]	@ (8003644 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80035ce:	2001      	movs	r0, #1
 80035d0:	f8c1 0e40 	str.w	r0, [r1, #3648]	@ 0xe40
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035d4:	2000      	movs	r0, #0
 80035d6:	f8c1 0e40 	str.w	r0, [r1, #3648]	@ 0xe40
      RCC->BDCR = tmpreg1;
 80035da:	671a      	str	r2, [r3, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80035dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035de:	f013 0f01 	tst.w	r3, #1
 80035e2:	d113      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035e4:	68e3      	ldr	r3, [r4, #12]
 80035e6:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80035ea:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80035ee:	d01e      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x132>
 80035f0:	4a15      	ldr	r2, [pc, #84]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80035f2:	6893      	ldr	r3, [r2, #8]
 80035f4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80035f8:	6093      	str	r3, [r2, #8]
 80035fa:	4913      	ldr	r1, [pc, #76]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80035fc:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80035fe:	68e2      	ldr	r2, [r4, #12]
 8003600:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003604:	4313      	orrs	r3, r2
 8003606:	670b      	str	r3, [r1, #112]	@ 0x70
  return HAL_OK;
 8003608:	2000      	movs	r0, #0
 800360a:	e783      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 800360c:	f7fd fd34 	bl	8001078 <HAL_GetTick>
 8003610:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003612:	4b0d      	ldr	r3, [pc, #52]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003616:	f013 0f02 	tst.w	r3, #2
 800361a:	d1e3      	bne.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361c:	f7fd fd2c 	bl	8001078 <HAL_GetTick>
 8003620:	1b40      	subs	r0, r0, r5
 8003622:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003626:	4298      	cmp	r0, r3
 8003628:	d9f3      	bls.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x116>
            return HAL_TIMEOUT;
 800362a:	2003      	movs	r0, #3
 800362c:	e772      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800362e:	4906      	ldr	r1, [pc, #24]	@ (8003648 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003630:	688a      	ldr	r2, [r1, #8]
 8003632:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8003636:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800363a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800363e:	4313      	orrs	r3, r2
 8003640:	608b      	str	r3, [r1, #8]
 8003642:	e7da      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003644:	42470000 	.word	0x42470000
 8003648:	40023800 	.word	0x40023800
 800364c:	40007000 	.word	0x40007000

08003650 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003650:	b538      	push	{r3, r4, r5, lr}
 8003652:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003654:	6803      	ldr	r3, [r0, #0]
 8003656:	4a0a      	ldr	r2, [pc, #40]	@ (8003680 <HAL_RTC_WaitForSynchro+0x30>)
 8003658:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800365a:	f7fd fd0d 	bl	8001078 <HAL_GetTick>
 800365e:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f013 0f20 	tst.w	r3, #32
 8003668:	d107      	bne.n	800367a <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800366a:	f7fd fd05 	bl	8001078 <HAL_GetTick>
 800366e:	1b40      	subs	r0, r0, r5
 8003670:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8003674:	d9f4      	bls.n	8003660 <HAL_RTC_WaitForSynchro+0x10>
    {
      return HAL_TIMEOUT;
 8003676:	2003      	movs	r0, #3
 8003678:	e000      	b.n	800367c <HAL_RTC_WaitForSynchro+0x2c>
    }
  }

  return HAL_OK;
 800367a:	2000      	movs	r0, #0
}
 800367c:	bd38      	pop	{r3, r4, r5, pc}
 800367e:	bf00      	nop
 8003680:	00017f5f 	.word	0x00017f5f

08003684 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003684:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003686:	6803      	ldr	r3, [r0, #0]
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800368e:	d002      	beq.n	8003696 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 8003690:	2500      	movs	r5, #0
      }
    }
  }

  return status;
}
 8003692:	4628      	mov	r0, r5
 8003694:	bd70      	pop	{r4, r5, r6, pc}
 8003696:	4604      	mov	r4, r0
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800369e:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80036a0:	f7fd fcea 	bl	8001078 <HAL_GetTick>
 80036a4:	4606      	mov	r6, r0
  HAL_StatusTypeDef status = HAL_OK;
 80036a6:	2500      	movs	r5, #0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80036a8:	6823      	ldr	r3, [r4, #0]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80036b0:	d1ef      	bne.n	8003692 <RTC_EnterInitMode+0xe>
 80036b2:	2d00      	cmp	r5, #0
 80036b4:	d1ed      	bne.n	8003692 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80036b6:	f7fd fcdf 	bl	8001078 <HAL_GetTick>
 80036ba:	1b83      	subs	r3, r0, r6
 80036bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036c0:	d9f2      	bls.n	80036a8 <RTC_EnterInitMode+0x24>
        hrtc->State = HAL_RTC_STATE_ERROR;
 80036c2:	2304      	movs	r3, #4
 80036c4:	7763      	strb	r3, [r4, #29]
        status = HAL_ERROR;
 80036c6:	2501      	movs	r5, #1
 80036c8:	e7ee      	b.n	80036a8 <RTC_EnterInitMode+0x24>

080036ca <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80036ca:	6802      	ldr	r2, [r0, #0]
 80036cc:	68d3      	ldr	r3, [r2, #12]
 80036ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80036d2:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80036d4:	6803      	ldr	r3, [r0, #0]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f013 0f20 	tst.w	r3, #32
 80036dc:	d001      	beq.n	80036e2 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 80036de:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 80036e0:	4770      	bx	lr
{
 80036e2:	b510      	push	{r4, lr}
 80036e4:	4604      	mov	r4, r0
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80036e6:	f7ff ffb3 	bl	8003650 <HAL_RTC_WaitForSynchro>
 80036ea:	b110      	cbz	r0, 80036f2 <RTC_ExitInitMode+0x28>
      hrtc->State = HAL_RTC_STATE_ERROR;
 80036ec:	2304      	movs	r3, #4
 80036ee:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 80036f0:	2001      	movs	r0, #1
}
 80036f2:	bd10      	pop	{r4, pc}

080036f4 <HAL_RTC_Init>:
  if (hrtc == NULL)
 80036f4:	2800      	cmp	r0, #0
 80036f6:	d04a      	beq.n	800378e <HAL_RTC_Init+0x9a>
{
 80036f8:	b510      	push	{r4, lr}
 80036fa:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80036fc:	7f43      	ldrb	r3, [r0, #29]
 80036fe:	b153      	cbz	r3, 8003716 <HAL_RTC_Init+0x22>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003700:	2302      	movs	r3, #2
 8003702:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003704:	6823      	ldr	r3, [r4, #0]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	f012 0f10 	tst.w	r2, #16
 800370c:	d007      	beq.n	800371e <HAL_RTC_Init+0x2a>
    status = HAL_OK;
 800370e:	2000      	movs	r0, #0
    hrtc->State = HAL_RTC_STATE_READY;
 8003710:	2301      	movs	r3, #1
 8003712:	7763      	strb	r3, [r4, #29]
}
 8003714:	bd10      	pop	{r4, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8003716:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8003718:	f7fe fb90 	bl	8001e3c <HAL_RTC_MspInit>
 800371c:	e7f0      	b.n	8003700 <HAL_RTC_Init+0xc>
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800371e:	22ca      	movs	r2, #202	@ 0xca
 8003720:	625a      	str	r2, [r3, #36]	@ 0x24
 8003722:	6823      	ldr	r3, [r4, #0]
 8003724:	2253      	movs	r2, #83	@ 0x53
 8003726:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8003728:	4620      	mov	r0, r4
 800372a:	f7ff ffab 	bl	8003684 <RTC_EnterInitMode>
    if (status == HAL_OK)
 800372e:	b128      	cbz	r0, 800373c <HAL_RTC_Init+0x48>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003730:	6823      	ldr	r3, [r4, #0]
 8003732:	22ff      	movs	r2, #255	@ 0xff
 8003734:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8003736:	2800      	cmp	r0, #0
 8003738:	d1ec      	bne.n	8003714 <HAL_RTC_Init+0x20>
 800373a:	e7e9      	b.n	8003710 <HAL_RTC_Init+0x1c>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800373c:	6822      	ldr	r2, [r4, #0]
 800373e:	6893      	ldr	r3, [r2, #8]
 8003740:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003744:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003748:	6093      	str	r3, [r2, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800374a:	6821      	ldr	r1, [r4, #0]
 800374c:	688a      	ldr	r2, [r1, #8]
 800374e:	6863      	ldr	r3, [r4, #4]
 8003750:	6920      	ldr	r0, [r4, #16]
 8003752:	4303      	orrs	r3, r0
 8003754:	6960      	ldr	r0, [r4, #20]
 8003756:	4303      	orrs	r3, r0
 8003758:	4313      	orrs	r3, r2
 800375a:	608b      	str	r3, [r1, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800375c:	6823      	ldr	r3, [r4, #0]
 800375e:	68e2      	ldr	r2, [r4, #12]
 8003760:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003762:	6822      	ldr	r2, [r4, #0]
 8003764:	6913      	ldr	r3, [r2, #16]
 8003766:	68a1      	ldr	r1, [r4, #8]
 8003768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800376c:	6113      	str	r3, [r2, #16]
      status = RTC_ExitInitMode(hrtc);
 800376e:	4620      	mov	r0, r4
 8003770:	f7ff ffab 	bl	80036ca <RTC_ExitInitMode>
    if (status == HAL_OK)
 8003774:	2800      	cmp	r0, #0
 8003776:	d1db      	bne.n	8003730 <HAL_RTC_Init+0x3c>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003778:	6822      	ldr	r2, [r4, #0]
 800377a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800377c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003780:	6413      	str	r3, [r2, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8003782:	6822      	ldr	r2, [r4, #0]
 8003784:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003786:	69a1      	ldr	r1, [r4, #24]
 8003788:	430b      	orrs	r3, r1
 800378a:	6413      	str	r3, [r2, #64]	@ 0x40
 800378c:	e7d0      	b.n	8003730 <HAL_RTC_Init+0x3c>
    return HAL_ERROR;
 800378e:	2001      	movs	r0, #1
}
 8003790:	4770      	bx	lr
	...

08003794 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003798:	b082      	sub	sp, #8
 800379a:	4605      	mov	r5, r0
 800379c:	4688      	mov	r8, r1
 800379e:	4617      	mov	r7, r2
 80037a0:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80037a2:	f7fd fc69 	bl	8001078 <HAL_GetTick>
 80037a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80037a8:	1a1b      	subs	r3, r3, r0
 80037aa:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 80037ae:	f7fd fc63 	bl	8001078 <HAL_GetTick>
 80037b2:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80037b4:	4b28      	ldr	r3, [pc, #160]	@ (8003858 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80037bc:	fb09 f303 	mul.w	r3, r9, r3
 80037c0:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037c2:	682b      	ldr	r3, [r5, #0]
 80037c4:	689c      	ldr	r4, [r3, #8]
 80037c6:	ea38 0404 	bics.w	r4, r8, r4
 80037ca:	bf0c      	ite	eq
 80037cc:	2301      	moveq	r3, #1
 80037ce:	2300      	movne	r3, #0
 80037d0:	42bb      	cmp	r3, r7
 80037d2:	d03d      	beq.n	8003850 <SPI_WaitFlagStateUntilTimeout+0xbc>
  {
    if (Timeout != HAL_MAX_DELAY)
 80037d4:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80037d8:	d0f3      	beq.n	80037c2 <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037da:	f7fd fc4d 	bl	8001078 <HAL_GetTick>
 80037de:	eba0 000a 	sub.w	r0, r0, sl
 80037e2:	4548      	cmp	r0, r9
 80037e4:	d203      	bcs.n	80037ee <SPI_WaitFlagStateUntilTimeout+0x5a>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037e6:	9b01      	ldr	r3, [sp, #4]
 80037e8:	bb73      	cbnz	r3, 8003848 <SPI_WaitFlagStateUntilTimeout+0xb4>
      {
        tmp_timeout = 0U;
 80037ea:	4699      	mov	r9, r3
 80037ec:	e7e9      	b.n	80037c2 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037ee:	682a      	ldr	r2, [r5, #0]
 80037f0:	6853      	ldr	r3, [r2, #4]
 80037f2:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80037f6:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037f8:	686b      	ldr	r3, [r5, #4]
 80037fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037fe:	d00b      	beq.n	8003818 <SPI_WaitFlagStateUntilTimeout+0x84>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003800:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8003802:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003806:	d014      	beq.n	8003832 <SPI_WaitFlagStateUntilTimeout+0x9e>
        hspi->State = HAL_SPI_STATE_READY;
 8003808:	2301      	movs	r3, #1
 800380a:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800380e:	2300      	movs	r3, #0
 8003810:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003814:	2003      	movs	r0, #3
 8003816:	e01c      	b.n	8003852 <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003818:	68ab      	ldr	r3, [r5, #8]
 800381a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800381e:	d002      	beq.n	8003826 <SPI_WaitFlagStateUntilTimeout+0x92>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003820:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003824:	d1ec      	bne.n	8003800 <SPI_WaitFlagStateUntilTimeout+0x6c>
          __HAL_SPI_DISABLE(hspi);
 8003826:	682a      	ldr	r2, [r5, #0]
 8003828:	6813      	ldr	r3, [r2, #0]
 800382a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800382e:	6013      	str	r3, [r2, #0]
 8003830:	e7e6      	b.n	8003800 <SPI_WaitFlagStateUntilTimeout+0x6c>
          SPI_RESET_CRC(hspi);
 8003832:	682a      	ldr	r2, [r5, #0]
 8003834:	6813      	ldr	r3, [r2, #0]
 8003836:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800383a:	6013      	str	r3, [r2, #0]
 800383c:	682a      	ldr	r2, [r5, #0]
 800383e:	6813      	ldr	r3, [r2, #0]
 8003840:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003844:	6013      	str	r3, [r2, #0]
 8003846:	e7df      	b.n	8003808 <SPI_WaitFlagStateUntilTimeout+0x74>
      }
      else
      {
        count--;
 8003848:	9b01      	ldr	r3, [sp, #4]
 800384a:	3b01      	subs	r3, #1
 800384c:	9301      	str	r3, [sp, #4]
 800384e:	e7b8      	b.n	80037c2 <SPI_WaitFlagStateUntilTimeout+0x2e>
      }
    }
  }

  return HAL_OK;
 8003850:	2000      	movs	r0, #0
}
 8003852:	b002      	add	sp, #8
 8003854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003858:	20000008 	.word	0x20000008

0800385c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800385c:	b570      	push	{r4, r5, r6, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	4604      	mov	r4, r0
 8003862:	460d      	mov	r5, r1
 8003864:	4616      	mov	r6, r2
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003866:	9200      	str	r2, [sp, #0]
 8003868:	460b      	mov	r3, r1
 800386a:	2201      	movs	r2, #1
 800386c:	2102      	movs	r1, #2
 800386e:	f7ff ff91 	bl	8003794 <SPI_WaitFlagStateUntilTimeout>
 8003872:	b9d0      	cbnz	r0, 80038aa <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003874:	4b17      	ldr	r3, [pc, #92]	@ (80038d4 <SPI_EndRxTxTransaction+0x78>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a17      	ldr	r2, [pc, #92]	@ (80038d8 <SPI_EndRxTxTransaction+0x7c>)
 800387a:	fba2 2303 	umull	r2, r3, r2, r3
 800387e:	0d5b      	lsrs	r3, r3, #21
 8003880:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003884:	fb02 f303 	mul.w	r3, r2, r3
 8003888:	9303      	str	r3, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800388a:	6863      	ldr	r3, [r4, #4]
 800388c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003890:	d011      	beq.n	80038b6 <SPI_EndRxTxTransaction+0x5a>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003892:	9b03      	ldr	r3, [sp, #12]
 8003894:	b13b      	cbz	r3, 80038a6 <SPI_EndRxTxTransaction+0x4a>
      {
        break;
      }
      count--;
 8003896:	9b03      	ldr	r3, [sp, #12]
 8003898:	3b01      	subs	r3, #1
 800389a:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800389c:	6823      	ldr	r3, [r4, #0]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80038a4:	d1f5      	bne.n	8003892 <SPI_EndRxTxTransaction+0x36>
  }

  return HAL_OK;
}
 80038a6:	b004      	add	sp, #16
 80038a8:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038aa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80038ac:	f043 0320 	orr.w	r3, r3, #32
 80038b0:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 80038b2:	2003      	movs	r0, #3
 80038b4:	e7f7      	b.n	80038a6 <SPI_EndRxTxTransaction+0x4a>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038b6:	9600      	str	r6, [sp, #0]
 80038b8:	462b      	mov	r3, r5
 80038ba:	2200      	movs	r2, #0
 80038bc:	2180      	movs	r1, #128	@ 0x80
 80038be:	4620      	mov	r0, r4
 80038c0:	f7ff ff68 	bl	8003794 <SPI_WaitFlagStateUntilTimeout>
 80038c4:	2800      	cmp	r0, #0
 80038c6:	d0ee      	beq.n	80038a6 <SPI_EndRxTxTransaction+0x4a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038c8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80038ca:	f043 0320 	orr.w	r3, r3, #32
 80038ce:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 80038d0:	2003      	movs	r0, #3
 80038d2:	e7e8      	b.n	80038a6 <SPI_EndRxTxTransaction+0x4a>
 80038d4:	20000008 	.word	0x20000008
 80038d8:	165e9f81 	.word	0x165e9f81

080038dc <SPI_EndRxTransaction>:
{
 80038dc:	b510      	push	{r4, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	4604      	mov	r4, r0
 80038e2:	460b      	mov	r3, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038e4:	6841      	ldr	r1, [r0, #4]
 80038e6:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 80038ea:	d014      	beq.n	8003916 <SPI_EndRxTransaction+0x3a>
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038ec:	6861      	ldr	r1, [r4, #4]
 80038ee:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 80038f2:	d12a      	bne.n	800394a <SPI_EndRxTransaction+0x6e>
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80038f4:	68a1      	ldr	r1, [r4, #8]
 80038f6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80038fa:	d019      	beq.n	8003930 <SPI_EndRxTransaction+0x54>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038fc:	9200      	str	r2, [sp, #0]
 80038fe:	2200      	movs	r2, #0
 8003900:	2180      	movs	r1, #128	@ 0x80
 8003902:	4620      	mov	r0, r4
 8003904:	f7ff ff46 	bl	8003794 <SPI_WaitFlagStateUntilTimeout>
 8003908:	b330      	cbz	r0, 8003958 <SPI_EndRxTransaction+0x7c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800390a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800390c:	f043 0320 	orr.w	r3, r3, #32
 8003910:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003912:	2003      	movs	r0, #3
 8003914:	e020      	b.n	8003958 <SPI_EndRxTransaction+0x7c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003916:	6881      	ldr	r1, [r0, #8]
 8003918:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800391c:	d002      	beq.n	8003924 <SPI_EndRxTransaction+0x48>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800391e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8003922:	d1e3      	bne.n	80038ec <SPI_EndRxTransaction+0x10>
    __HAL_SPI_DISABLE(hspi);
 8003924:	6820      	ldr	r0, [r4, #0]
 8003926:	6801      	ldr	r1, [r0, #0]
 8003928:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 800392c:	6001      	str	r1, [r0, #0]
 800392e:	e7dd      	b.n	80038ec <SPI_EndRxTransaction+0x10>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003930:	9200      	str	r2, [sp, #0]
 8003932:	2200      	movs	r2, #0
 8003934:	2101      	movs	r1, #1
 8003936:	4620      	mov	r0, r4
 8003938:	f7ff ff2c 	bl	8003794 <SPI_WaitFlagStateUntilTimeout>
 800393c:	b160      	cbz	r0, 8003958 <SPI_EndRxTransaction+0x7c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800393e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003940:	f043 0320 	orr.w	r3, r3, #32
 8003944:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003946:	2003      	movs	r0, #3
 8003948:	e006      	b.n	8003958 <SPI_EndRxTransaction+0x7c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800394a:	9200      	str	r2, [sp, #0]
 800394c:	2200      	movs	r2, #0
 800394e:	2101      	movs	r1, #1
 8003950:	4620      	mov	r0, r4
 8003952:	f7ff ff1f 	bl	8003794 <SPI_WaitFlagStateUntilTimeout>
 8003956:	b908      	cbnz	r0, 800395c <SPI_EndRxTransaction+0x80>
}
 8003958:	b002      	add	sp, #8
 800395a:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800395c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800395e:	f043 0320 	orr.w	r3, r3, #32
 8003962:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003964:	2003      	movs	r0, #3
 8003966:	e7f7      	b.n	8003958 <SPI_EndRxTransaction+0x7c>

08003968 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003968:	2800      	cmp	r0, #0
 800396a:	d05a      	beq.n	8003a22 <HAL_SPI_Init+0xba>
{
 800396c:	b510      	push	{r4, lr}
 800396e:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003970:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003972:	b933      	cbnz	r3, 8003982 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003974:	6843      	ldr	r3, [r0, #4]
 8003976:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800397a:	d005      	beq.n	8003988 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800397c:	2300      	movs	r3, #0
 800397e:	61c3      	str	r3, [r0, #28]
 8003980:	e002      	b.n	8003988 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003982:	2300      	movs	r3, #0
 8003984:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003986:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003988:	2300      	movs	r3, #0
 800398a:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800398c:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003990:	2b00      	cmp	r3, #0
 8003992:	d040      	beq.n	8003a16 <HAL_SPI_Init+0xae>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003994:	2302      	movs	r3, #2
 8003996:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	6813      	ldr	r3, [r2, #0]
 800399e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039a2:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039a4:	6863      	ldr	r3, [r4, #4]
 80039a6:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80039aa:	68a2      	ldr	r2, [r4, #8]
 80039ac:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 80039b0:	4313      	orrs	r3, r2
 80039b2:	68e2      	ldr	r2, [r4, #12]
 80039b4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80039b8:	4313      	orrs	r3, r2
 80039ba:	6922      	ldr	r2, [r4, #16]
 80039bc:	f002 0202 	and.w	r2, r2, #2
 80039c0:	4313      	orrs	r3, r2
 80039c2:	6962      	ldr	r2, [r4, #20]
 80039c4:	f002 0201 	and.w	r2, r2, #1
 80039c8:	4313      	orrs	r3, r2
 80039ca:	69a2      	ldr	r2, [r4, #24]
 80039cc:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80039d0:	4313      	orrs	r3, r2
 80039d2:	69e2      	ldr	r2, [r4, #28]
 80039d4:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 80039d8:	4313      	orrs	r3, r2
 80039da:	6a22      	ldr	r2, [r4, #32]
 80039dc:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80039e0:	4313      	orrs	r3, r2
 80039e2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80039e4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80039e8:	6821      	ldr	r1, [r4, #0]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80039ee:	8b63      	ldrh	r3, [r4, #26]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80039f6:	f002 0210 	and.w	r2, r2, #16
 80039fa:	6821      	ldr	r1, [r4, #0]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003a00:	6822      	ldr	r2, [r4, #0]
 8003a02:	69d3      	ldr	r3, [r2, #28]
 8003a04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a08:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8003a14:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003a16:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8003a1a:	4620      	mov	r0, r4
 8003a1c:	f7fe fa32 	bl	8001e84 <HAL_SPI_MspInit>
 8003a20:	e7b8      	b.n	8003994 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8003a22:	2001      	movs	r0, #1
}
 8003a24:	4770      	bx	lr

08003a26 <HAL_SPI_Transmit>:
{
 8003a26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	4604      	mov	r4, r0
 8003a2e:	4689      	mov	r9, r1
 8003a30:	4690      	mov	r8, r2
 8003a32:	461d      	mov	r5, r3
  tickstart = HAL_GetTick();
 8003a34:	f7fd fb20 	bl	8001078 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8003a38:	f894 6051 	ldrb.w	r6, [r4, #81]	@ 0x51
 8003a3c:	b2f6      	uxtb	r6, r6
 8003a3e:	2e01      	cmp	r6, #1
 8003a40:	f040 80cc 	bne.w	8003bdc <HAL_SPI_Transmit+0x1b6>
 8003a44:	4607      	mov	r7, r0
  if ((pData == NULL) || (Size == 0U))
 8003a46:	f1b9 0f00 	cmp.w	r9, #0
 8003a4a:	f000 80c8 	beq.w	8003bde <HAL_SPI_Transmit+0x1b8>
 8003a4e:	f1b8 0f00 	cmp.w	r8, #0
 8003a52:	f000 80c4 	beq.w	8003bde <HAL_SPI_Transmit+0x1b8>
  __HAL_LOCK(hspi);
 8003a56:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	f000 80c3 	beq.w	8003be6 <HAL_SPI_Transmit+0x1c0>
 8003a60:	2301      	movs	r3, #1
 8003a62:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a66:	2303      	movs	r3, #3
 8003a68:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003a70:	f8c4 9030 	str.w	r9, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a74:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a78:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a7c:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a7e:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003a80:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003a82:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003a84:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a86:	68a3      	ldr	r3, [r4, #8]
 8003a88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a8c:	d01e      	beq.n	8003acc <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003a96:	d103      	bne.n	8003aa0 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a9e:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003aa0:	68e3      	ldr	r3, [r4, #12]
 8003aa2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aa6:	d01c      	beq.n	8003ae2 <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aa8:	6863      	ldr	r3, [r4, #4]
 8003aaa:	b113      	cbz	r3, 8003ab2 <HAL_SPI_Transmit+0x8c>
 8003aac:	f1b8 0f01 	cmp.w	r8, #1
 8003ab0:	d15f      	bne.n	8003b72 <HAL_SPI_Transmit+0x14c>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ab2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003ab4:	6823      	ldr	r3, [r4, #0]
 8003ab6:	7812      	ldrb	r2, [r2, #0]
 8003ab8:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003aba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003abc:	3301      	adds	r3, #1
 8003abe:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ac0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	3b01      	subs	r3, #1
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8003aca:	e052      	b.n	8003b72 <HAL_SPI_Transmit+0x14c>
    __HAL_SPI_DISABLE(hspi);
 8003acc:	6822      	ldr	r2, [r4, #0]
 8003ace:	6813      	ldr	r3, [r2, #0]
 8003ad0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ad4:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8003ad6:	6822      	ldr	r2, [r4, #0]
 8003ad8:	6813      	ldr	r3, [r2, #0]
 8003ada:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	e7d5      	b.n	8003a8e <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ae2:	6863      	ldr	r3, [r4, #4]
 8003ae4:	b113      	cbz	r3, 8003aec <HAL_SPI_Transmit+0xc6>
 8003ae6:	f1b8 0f01 	cmp.w	r8, #1
 8003aea:	d115      	bne.n	8003b18 <HAL_SPI_Transmit+0xf2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003aec:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003aee:	6823      	ldr	r3, [r4, #0]
 8003af0:	8812      	ldrh	r2, [r2, #0]
 8003af2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003af4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003af6:	3302      	adds	r3, #2
 8003af8:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003afa:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	3b01      	subs	r3, #1
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8003b04:	e008      	b.n	8003b18 <HAL_SPI_Transmit+0xf2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b06:	f7fd fab7 	bl	8001078 <HAL_GetTick>
 8003b0a:	1bc0      	subs	r0, r0, r7
 8003b0c:	42a8      	cmp	r0, r5
 8003b0e:	d302      	bcc.n	8003b16 <HAL_SPI_Transmit+0xf0>
 8003b10:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8003b14:	d115      	bne.n	8003b42 <HAL_SPI_Transmit+0x11c>
 8003b16:	b1a5      	cbz	r5, 8003b42 <HAL_SPI_Transmit+0x11c>
    while (hspi->TxXferCount > 0U)
 8003b18:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d042      	beq.n	8003ba6 <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b20:	6823      	ldr	r3, [r4, #0]
 8003b22:	689a      	ldr	r2, [r3, #8]
 8003b24:	f012 0f02 	tst.w	r2, #2
 8003b28:	d0ed      	beq.n	8003b06 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b2a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003b2c:	8812      	ldrh	r2, [r2, #0]
 8003b2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b30:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003b32:	3302      	adds	r3, #2
 8003b34:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b36:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8003b40:	e7ea      	b.n	8003b18 <HAL_SPI_Transmit+0xf2>
          hspi->State = HAL_SPI_STATE_READY;
 8003b42:	2301      	movs	r3, #1
 8003b44:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b48:	2300      	movs	r3, #0
 8003b4a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b4e:	2603      	movs	r6, #3
 8003b50:	e045      	b.n	8003bde <HAL_SPI_Transmit+0x1b8>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b52:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003b54:	7812      	ldrb	r2, [r2, #0]
 8003b56:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b58:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b5e:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
 8003b62:	fa1f fc8c 	uxth.w	ip, ip
 8003b66:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8003b6a:	fa1f fc8c 	uxth.w	ip, ip
 8003b6e:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8003b72:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	b1b3      	cbz	r3, 8003ba6 <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b78:	6823      	ldr	r3, [r4, #0]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	f012 0f02 	tst.w	r2, #2
 8003b80:	d1e7      	bne.n	8003b52 <HAL_SPI_Transmit+0x12c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b82:	f7fd fa79 	bl	8001078 <HAL_GetTick>
 8003b86:	1bc0      	subs	r0, r0, r7
 8003b88:	42a8      	cmp	r0, r5
 8003b8a:	d302      	bcc.n	8003b92 <HAL_SPI_Transmit+0x16c>
 8003b8c:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8003b90:	d101      	bne.n	8003b96 <HAL_SPI_Transmit+0x170>
 8003b92:	2d00      	cmp	r5, #0
 8003b94:	d1ed      	bne.n	8003b72 <HAL_SPI_Transmit+0x14c>
          hspi->State = HAL_SPI_STATE_READY;
 8003b96:	2301      	movs	r3, #1
 8003b98:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003ba2:	2603      	movs	r6, #3
 8003ba4:	e01b      	b.n	8003bde <HAL_SPI_Transmit+0x1b8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ba6:	463a      	mov	r2, r7
 8003ba8:	4629      	mov	r1, r5
 8003baa:	4620      	mov	r0, r4
 8003bac:	f7ff fe56 	bl	800385c <SPI_EndRxTxTransaction>
 8003bb0:	b108      	cbz	r0, 8003bb6 <HAL_SPI_Transmit+0x190>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bb2:	2320      	movs	r3, #32
 8003bb4:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bb6:	68a3      	ldr	r3, [r4, #8]
 8003bb8:	b933      	cbnz	r3, 8003bc8 <HAL_SPI_Transmit+0x1a2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bba:	9301      	str	r3, [sp, #4]
 8003bbc:	6823      	ldr	r3, [r4, #0]
 8003bbe:	68da      	ldr	r2, [r3, #12]
 8003bc0:	9201      	str	r2, [sp, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	9301      	str	r3, [sp, #4]
 8003bc6:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bd4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003bd6:	b913      	cbnz	r3, 8003bde <HAL_SPI_Transmit+0x1b8>
    return HAL_OK;
 8003bd8:	2600      	movs	r6, #0
 8003bda:	e000      	b.n	8003bde <HAL_SPI_Transmit+0x1b8>
    return HAL_BUSY;
 8003bdc:	2602      	movs	r6, #2
}
 8003bde:	4630      	mov	r0, r6
 8003be0:	b003      	add	sp, #12
 8003be2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8003be6:	2602      	movs	r6, #2
 8003be8:	e7f9      	b.n	8003bde <HAL_SPI_Transmit+0x1b8>

08003bea <HAL_SPI_TransmitReceive>:
{
 8003bea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	4604      	mov	r4, r0
 8003bf2:	4688      	mov	r8, r1
 8003bf4:	4691      	mov	r9, r2
 8003bf6:	461f      	mov	r7, r3
 8003bf8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 8003bfa:	f7fd fa3d 	bl	8001078 <HAL_GetTick>
 8003bfe:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8003c00:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003c04:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8003c06:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d00a      	beq.n	8003c22 <HAL_SPI_TransmitReceive+0x38>
 8003c0c:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8003c10:	f040 8105 	bne.w	8003e1e <HAL_SPI_TransmitReceive+0x234>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003c14:	68a2      	ldr	r2, [r4, #8]
 8003c16:	2a00      	cmp	r2, #0
 8003c18:	f040 8105 	bne.w	8003e26 <HAL_SPI_TransmitReceive+0x23c>
 8003c1c:	2b04      	cmp	r3, #4
 8003c1e:	f040 8104 	bne.w	8003e2a <HAL_SPI_TransmitReceive+0x240>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c22:	f1b8 0f00 	cmp.w	r8, #0
 8003c26:	f000 8102 	beq.w	8003e2e <HAL_SPI_TransmitReceive+0x244>
 8003c2a:	f1b9 0f00 	cmp.w	r9, #0
 8003c2e:	f000 8100 	beq.w	8003e32 <HAL_SPI_TransmitReceive+0x248>
 8003c32:	2f00      	cmp	r7, #0
 8003c34:	f000 80ff 	beq.w	8003e36 <HAL_SPI_TransmitReceive+0x24c>
  __HAL_LOCK(hspi);
 8003c38:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	f000 80fc 	beq.w	8003e3a <HAL_SPI_TransmitReceive+0x250>
 8003c42:	2301      	movs	r3, #1
 8003c44:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c48:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d002      	beq.n	8003c58 <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c52:	2305      	movs	r3, #5
 8003c54:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c5c:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003c60:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003c62:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003c64:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003c68:	86e7      	strh	r7, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003c6a:	86a7      	strh	r7, [r4, #52]	@ 0x34
  hspi->RxISR       = NULL;
 8003c6c:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003c6e:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c70:	6823      	ldr	r3, [r4, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003c78:	d103      	bne.n	8003c82 <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c80:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c82:	68e3      	ldr	r3, [r4, #12]
 8003c84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c88:	d011      	beq.n	8003cae <HAL_SPI_TransmitReceive+0xc4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c8a:	6863      	ldr	r3, [r4, #4]
 8003c8c:	b10b      	cbz	r3, 8003c92 <HAL_SPI_TransmitReceive+0xa8>
 8003c8e:	2f01      	cmp	r7, #1
 8003c90:	d10b      	bne.n	8003caa <HAL_SPI_TransmitReceive+0xc0>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c92:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003c94:	6823      	ldr	r3, [r4, #0]
 8003c96:	7812      	ldrb	r2, [r2, #0]
 8003c98:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003c9a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003c9c:	3301      	adds	r3, #1
 8003c9e:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ca0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8003caa:	2701      	movs	r7, #1
 8003cac:	e071      	b.n	8003d92 <HAL_SPI_TransmitReceive+0x1a8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cae:	6863      	ldr	r3, [r4, #4]
 8003cb0:	b10b      	cbz	r3, 8003cb6 <HAL_SPI_TransmitReceive+0xcc>
 8003cb2:	2f01      	cmp	r7, #1
 8003cb4:	d10b      	bne.n	8003cce <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003cb6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003cb8:	6823      	ldr	r3, [r4, #0]
 8003cba:	8812      	ldrh	r2, [r2, #0]
 8003cbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cbe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003cc0:	3302      	adds	r3, #2
 8003cc2:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cc4:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 8003cce:	2701      	movs	r7, #1
 8003cd0:	e01b      	b.n	8003d0a <HAL_SPI_TransmitReceive+0x120>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	689a      	ldr	r2, [r3, #8]
 8003cd6:	f012 0f01 	tst.w	r2, #1
 8003cda:	d00e      	beq.n	8003cfa <HAL_SPI_TransmitReceive+0x110>
 8003cdc:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8003cde:	b292      	uxth	r2, r2
 8003ce0:	b15a      	cbz	r2, 8003cfa <HAL_SPI_TransmitReceive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ce2:	68da      	ldr	r2, [r3, #12]
 8003ce4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003ce6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ce8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003cea:	3302      	adds	r3, #2
 8003cec:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8003cee:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8003cf8:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003cfa:	f7fd f9bd 	bl	8001078 <HAL_GetTick>
 8003cfe:	1b80      	subs	r0, r0, r6
 8003d00:	42a8      	cmp	r0, r5
 8003d02:	d302      	bcc.n	8003d0a <HAL_SPI_TransmitReceive+0x120>
 8003d04:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8003d08:	d11e      	bne.n	8003d48 <HAL_SPI_TransmitReceive+0x15e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d0a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	b91b      	cbnz	r3, 8003d18 <HAL_SPI_TransmitReceive+0x12e>
 8003d10:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d062      	beq.n	8003dde <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	f012 0f02 	tst.w	r2, #2
 8003d20:	d0d7      	beq.n	8003cd2 <HAL_SPI_TransmitReceive+0xe8>
 8003d22:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003d24:	b292      	uxth	r2, r2
 8003d26:	2a00      	cmp	r2, #0
 8003d28:	d0d3      	beq.n	8003cd2 <HAL_SPI_TransmitReceive+0xe8>
 8003d2a:	2f00      	cmp	r7, #0
 8003d2c:	d0d1      	beq.n	8003cd2 <HAL_SPI_TransmitReceive+0xe8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d2e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003d30:	8812      	ldrh	r2, [r2, #0]
 8003d32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d34:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003d36:	3302      	adds	r3, #2
 8003d38:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d3a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8003d44:	2700      	movs	r7, #0
 8003d46:	e7c4      	b.n	8003cd2 <HAL_SPI_TransmitReceive+0xe8>
        hspi->State = HAL_SPI_STATE_READY;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003d4e:	2300      	movs	r3, #0
 8003d50:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003d54:	2003      	movs	r0, #3
 8003d56:	e063      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d58:	6823      	ldr	r3, [r4, #0]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	f012 0f01 	tst.w	r2, #1
 8003d60:	d00e      	beq.n	8003d80 <HAL_SPI_TransmitReceive+0x196>
 8003d62:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8003d64:	b292      	uxth	r2, r2
 8003d66:	b15a      	cbz	r2, 8003d80 <HAL_SPI_TransmitReceive+0x196>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003d6c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003d6e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003d70:	3301      	adds	r3, #1
 8003d72:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8003d74:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8003d7e:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003d80:	f7fd f97a 	bl	8001078 <HAL_GetTick>
 8003d84:	1b83      	subs	r3, r0, r6
 8003d86:	42ab      	cmp	r3, r5
 8003d88:	d302      	bcc.n	8003d90 <HAL_SPI_TransmitReceive+0x1a6>
 8003d8a:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8003d8e:	d11e      	bne.n	8003dce <HAL_SPI_TransmitReceive+0x1e4>
 8003d90:	b1ed      	cbz	r5, 8003dce <HAL_SPI_TransmitReceive+0x1e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d92:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	b913      	cbnz	r3, 8003d9e <HAL_SPI_TransmitReceive+0x1b4>
 8003d98:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	b1fb      	cbz	r3, 8003dde <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	f012 0f02 	tst.w	r2, #2
 8003da6:	d0d7      	beq.n	8003d58 <HAL_SPI_TransmitReceive+0x16e>
 8003da8:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8003daa:	b292      	uxth	r2, r2
 8003dac:	2a00      	cmp	r2, #0
 8003dae:	d0d3      	beq.n	8003d58 <HAL_SPI_TransmitReceive+0x16e>
 8003db0:	2f00      	cmp	r7, #0
 8003db2:	d0d1      	beq.n	8003d58 <HAL_SPI_TransmitReceive+0x16e>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003db4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003db6:	7812      	ldrb	r2, [r2, #0]
 8003db8:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8003dba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8003dc0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 8003dca:	2700      	movs	r7, #0
 8003dcc:	e7c4      	b.n	8003d58 <HAL_SPI_TransmitReceive+0x16e>
        hspi->State = HAL_SPI_STATE_READY;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003dda:	2003      	movs	r0, #3
 8003ddc:	e020      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dde:	4632      	mov	r2, r6
 8003de0:	4629      	mov	r1, r5
 8003de2:	4620      	mov	r0, r4
 8003de4:	f7ff fd3a 	bl	800385c <SPI_EndRxTxTransaction>
 8003de8:	b990      	cbnz	r0, 8003e10 <HAL_SPI_TransmitReceive+0x226>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003dea:	68a3      	ldr	r3, [r4, #8]
 8003dec:	b933      	cbnz	r3, 8003dfc <HAL_SPI_TransmitReceive+0x212>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dee:	9301      	str	r3, [sp, #4]
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	68da      	ldr	r2, [r3, #12]
 8003df4:	9201      	str	r2, [sp, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	9301      	str	r3, [sp, #4]
 8003dfa:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003e02:	2300      	movs	r3, #0
 8003e04:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e08:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003e0a:	b14b      	cbz	r3, 8003e20 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8003e0c:	2001      	movs	r0, #1
 8003e0e:	e007      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e10:	2320      	movs	r3, #32
 8003e12:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003e14:	2300      	movs	r3, #0
 8003e16:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8003e1a:	2001      	movs	r0, #1
 8003e1c:	e000      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
    return HAL_BUSY;
 8003e1e:	2002      	movs	r0, #2
}
 8003e20:	b003      	add	sp, #12
 8003e22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8003e26:	2002      	movs	r0, #2
 8003e28:	e7fa      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
 8003e2a:	2002      	movs	r0, #2
 8003e2c:	e7f8      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 8003e2e:	2001      	movs	r0, #1
 8003e30:	e7f6      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
 8003e32:	2001      	movs	r0, #1
 8003e34:	e7f4      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
 8003e36:	2001      	movs	r0, #1
 8003e38:	e7f2      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>
  __HAL_LOCK(hspi);
 8003e3a:	2002      	movs	r0, #2
 8003e3c:	e7f0      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x236>

08003e3e <HAL_SPI_Receive>:
{
 8003e3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e42:	b083      	sub	sp, #12
  if (hspi->State != HAL_SPI_STATE_READY)
 8003e44:	f890 6051 	ldrb.w	r6, [r0, #81]	@ 0x51
 8003e48:	b2f6      	uxtb	r6, r6
 8003e4a:	2e01      	cmp	r6, #1
 8003e4c:	f040 80b2 	bne.w	8003fb4 <HAL_SPI_Receive+0x176>
 8003e50:	4604      	mov	r4, r0
 8003e52:	4689      	mov	r9, r1
 8003e54:	4690      	mov	r8, r2
 8003e56:	461d      	mov	r5, r3
  if ((pData == NULL) || (Size == 0U))
 8003e58:	2900      	cmp	r1, #0
 8003e5a:	f000 80ac 	beq.w	8003fb6 <HAL_SPI_Receive+0x178>
 8003e5e:	2a00      	cmp	r2, #0
 8003e60:	f000 80a9 	beq.w	8003fb6 <HAL_SPI_Receive+0x178>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003e64:	6843      	ldr	r3, [r0, #4]
 8003e66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e6a:	d101      	bne.n	8003e70 <HAL_SPI_Receive+0x32>
 8003e6c:	6883      	ldr	r3, [r0, #8]
 8003e6e:	b353      	cbz	r3, 8003ec6 <HAL_SPI_Receive+0x88>
  tickstart = HAL_GetTick();
 8003e70:	f7fd f902 	bl	8001078 <HAL_GetTick>
 8003e74:	4607      	mov	r7, r0
  __HAL_LOCK(hspi);
 8003e76:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	f000 809f 	beq.w	8003fbe <HAL_SPI_Receive+0x180>
 8003e80:	2301      	movs	r3, #1
 8003e82:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e86:	2304      	movs	r3, #4
 8003e88:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e90:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003e94:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003e98:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e9c:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003e9e:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003ea0:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003ea2:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003ea4:	6463      	str	r3, [r4, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ea6:	68a3      	ldr	r3, [r4, #8]
 8003ea8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eac:	d015      	beq.n	8003eda <HAL_SPI_Receive+0x9c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003eb6:	d103      	bne.n	8003ec0 <HAL_SPI_Receive+0x82>
    __HAL_SPI_ENABLE(hspi);
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ebe:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003ec0:	68e3      	ldr	r3, [r4, #12]
 8003ec2:	b1f3      	cbz	r3, 8003f02 <HAL_SPI_Receive+0xc4>
 8003ec4:	e043      	b.n	8003f4e <HAL_SPI_Receive+0x110>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003ec6:	2304      	movs	r3, #4
 8003ec8:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003ecc:	9500      	str	r5, [sp, #0]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	460a      	mov	r2, r1
 8003ed2:	f7ff fe8a 	bl	8003bea <HAL_SPI_TransmitReceive>
 8003ed6:	4606      	mov	r6, r0
 8003ed8:	e06d      	b.n	8003fb6 <HAL_SPI_Receive+0x178>
    __HAL_SPI_DISABLE(hspi);
 8003eda:	6822      	ldr	r2, [r4, #0]
 8003edc:	6813      	ldr	r3, [r2, #0]
 8003ede:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ee2:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8003ee4:	6822      	ldr	r2, [r4, #0]
 8003ee6:	6813      	ldr	r3, [r2, #0]
 8003ee8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003eec:	6013      	str	r3, [r2, #0]
 8003eee:	e7de      	b.n	8003eae <HAL_SPI_Receive+0x70>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ef0:	f7fd f8c2 	bl	8001078 <HAL_GetTick>
 8003ef4:	1bc0      	subs	r0, r0, r7
 8003ef6:	42a8      	cmp	r0, r5
 8003ef8:	d302      	bcc.n	8003f00 <HAL_SPI_Receive+0xc2>
 8003efa:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8003efe:	d115      	bne.n	8003f2c <HAL_SPI_Receive+0xee>
 8003f00:	b1a5      	cbz	r5, 8003f2c <HAL_SPI_Receive+0xee>
    while (hspi->RxXferCount > 0U)
 8003f02:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d042      	beq.n	8003f90 <HAL_SPI_Receive+0x152>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	f012 0f01 	tst.w	r2, #1
 8003f12:	d0ed      	beq.n	8003ef0 <HAL_SPI_Receive+0xb2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f14:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8003f16:	7b1b      	ldrb	r3, [r3, #12]
 8003f18:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f1a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f20:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8003f2a:	e7ea      	b.n	8003f02 <HAL_SPI_Receive+0xc4>
          hspi->State = HAL_SPI_STATE_READY;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f32:	2300      	movs	r3, #0
 8003f34:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f38:	2603      	movs	r6, #3
 8003f3a:	e03c      	b.n	8003fb6 <HAL_SPI_Receive+0x178>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f3c:	f7fd f89c 	bl	8001078 <HAL_GetTick>
 8003f40:	1bc0      	subs	r0, r0, r7
 8003f42:	42a8      	cmp	r0, r5
 8003f44:	d302      	bcc.n	8003f4c <HAL_SPI_Receive+0x10e>
 8003f46:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8003f4a:	d119      	bne.n	8003f80 <HAL_SPI_Receive+0x142>
 8003f4c:	b1c5      	cbz	r5, 8003f80 <HAL_SPI_Receive+0x142>
    while (hspi->RxXferCount > 0U)
 8003f4e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	b1eb      	cbz	r3, 8003f90 <HAL_SPI_Receive+0x152>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f54:	6823      	ldr	r3, [r4, #0]
 8003f56:	689a      	ldr	r2, [r3, #8]
 8003f58:	f012 0f01 	tst.w	r2, #1
 8003f5c:	d0ee      	beq.n	8003f3c <HAL_SPI_Receive+0xfe>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003f62:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f64:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003f66:	3302      	adds	r3, #2
 8003f68:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f6a:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8003f6e:	fa1f fc8c 	uxth.w	ip, ip
 8003f72:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8003f76:	fa1f fc8c 	uxth.w	ip, ip
 8003f7a:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8003f7e:	e7e6      	b.n	8003f4e <HAL_SPI_Receive+0x110>
          hspi->State = HAL_SPI_STATE_READY;
 8003f80:	2301      	movs	r3, #1
 8003f82:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f86:	2300      	movs	r3, #0
 8003f88:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f8c:	2603      	movs	r6, #3
 8003f8e:	e012      	b.n	8003fb6 <HAL_SPI_Receive+0x178>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f90:	463a      	mov	r2, r7
 8003f92:	4629      	mov	r1, r5
 8003f94:	4620      	mov	r0, r4
 8003f96:	f7ff fca1 	bl	80038dc <SPI_EndRxTransaction>
 8003f9a:	b108      	cbz	r0, 8003fa0 <HAL_SPI_Receive+0x162>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f9c:	2320      	movs	r3, #32
 8003f9e:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003fae:	b913      	cbnz	r3, 8003fb6 <HAL_SPI_Receive+0x178>
    return HAL_OK;
 8003fb0:	2600      	movs	r6, #0
 8003fb2:	e000      	b.n	8003fb6 <HAL_SPI_Receive+0x178>
    return HAL_BUSY;
 8003fb4:	2602      	movs	r6, #2
}
 8003fb6:	4630      	mov	r0, r6
 8003fb8:	b003      	add	sp, #12
 8003fba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8003fbe:	2602      	movs	r6, #2
 8003fc0:	e7f9      	b.n	8003fb6 <HAL_SPI_Receive+0x178>
	...

08003fc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fc4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fc6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fc8:	6a02      	ldr	r2, [r0, #32]
 8003fca:	f022 0201 	bic.w	r2, r2, #1
 8003fce:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fd0:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fd2:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fd4:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fd8:	680c      	ldr	r4, [r1, #0]
 8003fda:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003fde:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fe2:	688b      	ldr	r3, [r1, #8]
 8003fe4:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fe8:	4d11      	ldr	r5, [pc, #68]	@ (8004030 <TIM_OC1_SetConfig+0x6c>)
 8003fea:	42a8      	cmp	r0, r5
 8003fec:	d003      	beq.n	8003ff6 <TIM_OC1_SetConfig+0x32>
 8003fee:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003ff2:	42a8      	cmp	r0, r5
 8003ff4:	d105      	bne.n	8004002 <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ff6:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ffa:	68cd      	ldr	r5, [r1, #12]
 8003ffc:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ffe:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004002:	4d0b      	ldr	r5, [pc, #44]	@ (8004030 <TIM_OC1_SetConfig+0x6c>)
 8004004:	42a8      	cmp	r0, r5
 8004006:	d003      	beq.n	8004010 <TIM_OC1_SetConfig+0x4c>
 8004008:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800400c:	42a8      	cmp	r0, r5
 800400e:	d107      	bne.n	8004020 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004010:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004014:	694d      	ldr	r5, [r1, #20]
 8004016:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800401a:	698a      	ldr	r2, [r1, #24]
 800401c:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004020:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004022:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004024:	684a      	ldr	r2, [r1, #4]
 8004026:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004028:	6203      	str	r3, [r0, #32]
}
 800402a:	bc30      	pop	{r4, r5}
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	40010000 	.word	0x40010000

08004034 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004034:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004036:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004038:	6a02      	ldr	r2, [r0, #32]
 800403a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800403e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004040:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004042:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004044:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004048:	680c      	ldr	r4, [r1, #0]
 800404a:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800404e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004052:	688c      	ldr	r4, [r1, #8]
 8004054:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004058:	4c11      	ldr	r4, [pc, #68]	@ (80040a0 <TIM_OC3_SetConfig+0x6c>)
 800405a:	42a0      	cmp	r0, r4
 800405c:	d003      	beq.n	8004066 <TIM_OC3_SetConfig+0x32>
 800405e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8004062:	42a0      	cmp	r0, r4
 8004064:	d106      	bne.n	8004074 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004066:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800406a:	68cc      	ldr	r4, [r1, #12]
 800406c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004070:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004074:	4c0a      	ldr	r4, [pc, #40]	@ (80040a0 <TIM_OC3_SetConfig+0x6c>)
 8004076:	42a0      	cmp	r0, r4
 8004078:	d003      	beq.n	8004082 <TIM_OC3_SetConfig+0x4e>
 800407a:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800407e:	42a0      	cmp	r0, r4
 8004080:	d107      	bne.n	8004092 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004082:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004086:	694c      	ldr	r4, [r1, #20]
 8004088:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800408c:	698c      	ldr	r4, [r1, #24]
 800408e:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004092:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004094:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004096:	684a      	ldr	r2, [r1, #4]
 8004098:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800409a:	6203      	str	r3, [r0, #32]
}
 800409c:	bc30      	pop	{r4, r5}
 800409e:	4770      	bx	lr
 80040a0:	40010000 	.word	0x40010000

080040a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040a4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040a6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040a8:	6a02      	ldr	r2, [r0, #32]
 80040aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80040ae:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040b2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040b4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040b8:	680d      	ldr	r5, [r1, #0]
 80040ba:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040c2:	688d      	ldr	r5, [r1, #8]
 80040c4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c8:	4d09      	ldr	r5, [pc, #36]	@ (80040f0 <TIM_OC4_SetConfig+0x4c>)
 80040ca:	42a8      	cmp	r0, r5
 80040cc:	d003      	beq.n	80040d6 <TIM_OC4_SetConfig+0x32>
 80040ce:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80040d2:	42a8      	cmp	r0, r5
 80040d4:	d104      	bne.n	80040e0 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040d6:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040da:	694d      	ldr	r5, [r1, #20]
 80040dc:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040e0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040e2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040e4:	684a      	ldr	r2, [r1, #4]
 80040e6:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040e8:	6203      	str	r3, [r0, #32]
}
 80040ea:	bc30      	pop	{r4, r5}
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40010000 	.word	0x40010000

080040f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040f4:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80040f6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040f8:	6a04      	ldr	r4, [r0, #32]
 80040fa:	f024 0401 	bic.w	r4, r4, #1
 80040fe:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004100:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004102:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004106:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800410a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800410e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004110:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004112:	6203      	str	r3, [r0, #32]
}
 8004114:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004118:	4770      	bx	lr

0800411a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800411a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800411c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800411e:	6a04      	ldr	r4, [r0, #32]
 8004120:	f024 0410 	bic.w	r4, r4, #16
 8004124:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004126:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004128:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800412c:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004130:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004134:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004138:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800413a:	6203      	str	r3, [r0, #32]
}
 800413c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004140:	4770      	bx	lr

08004142 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004142:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004148:	430b      	orrs	r3, r1
 800414a:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800414e:	6083      	str	r3, [r0, #8]
}
 8004150:	4770      	bx	lr

08004152 <HAL_TIM_OC_MspInit>:
}
 8004152:	4770      	bx	lr

08004154 <HAL_TIM_PWM_MspInit>:
}
 8004154:	4770      	bx	lr
	...

08004158 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8004158:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800415a:	4a32      	ldr	r2, [pc, #200]	@ (8004224 <TIM_Base_SetConfig+0xcc>)
 800415c:	4290      	cmp	r0, r2
 800415e:	d012      	beq.n	8004186 <TIM_Base_SetConfig+0x2e>
 8004160:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004164:	d00f      	beq.n	8004186 <TIM_Base_SetConfig+0x2e>
 8004166:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 800416a:	4290      	cmp	r0, r2
 800416c:	d00b      	beq.n	8004186 <TIM_Base_SetConfig+0x2e>
 800416e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004172:	4290      	cmp	r0, r2
 8004174:	d007      	beq.n	8004186 <TIM_Base_SetConfig+0x2e>
 8004176:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800417a:	4290      	cmp	r0, r2
 800417c:	d003      	beq.n	8004186 <TIM_Base_SetConfig+0x2e>
 800417e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8004182:	4290      	cmp	r0, r2
 8004184:	d103      	bne.n	800418e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004186:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800418a:	684a      	ldr	r2, [r1, #4]
 800418c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800418e:	4a25      	ldr	r2, [pc, #148]	@ (8004224 <TIM_Base_SetConfig+0xcc>)
 8004190:	4290      	cmp	r0, r2
 8004192:	d02a      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 8004194:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004198:	d027      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 800419a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 800419e:	4290      	cmp	r0, r2
 80041a0:	d023      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80041a6:	4290      	cmp	r0, r2
 80041a8:	d01f      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80041ae:	4290      	cmp	r0, r2
 80041b0:	d01b      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041b2:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80041b6:	4290      	cmp	r0, r2
 80041b8:	d017      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041ba:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80041be:	4290      	cmp	r0, r2
 80041c0:	d013      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041c2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80041c6:	4290      	cmp	r0, r2
 80041c8:	d00f      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80041ce:	4290      	cmp	r0, r2
 80041d0:	d00b      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041d2:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80041d6:	4290      	cmp	r0, r2
 80041d8:	d007      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80041de:	4290      	cmp	r0, r2
 80041e0:	d003      	beq.n	80041ea <TIM_Base_SetConfig+0x92>
 80041e2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80041e6:	4290      	cmp	r0, r2
 80041e8:	d103      	bne.n	80041f2 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80041ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041ee:	68ca      	ldr	r2, [r1, #12]
 80041f0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041f6:	694a      	ldr	r2, [r1, #20]
 80041f8:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041fa:	688a      	ldr	r2, [r1, #8]
 80041fc:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80041fe:	680a      	ldr	r2, [r1, #0]
 8004200:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004202:	4a08      	ldr	r2, [pc, #32]	@ (8004224 <TIM_Base_SetConfig+0xcc>)
 8004204:	4290      	cmp	r0, r2
 8004206:	d003      	beq.n	8004210 <TIM_Base_SetConfig+0xb8>
 8004208:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800420c:	4290      	cmp	r0, r2
 800420e:	d101      	bne.n	8004214 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8004210:	690a      	ldr	r2, [r1, #16]
 8004212:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004214:	6802      	ldr	r2, [r0, #0]
 8004216:	f042 0204 	orr.w	r2, r2, #4
 800421a:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800421c:	2201      	movs	r2, #1
 800421e:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8004220:	6003      	str	r3, [r0, #0]
}
 8004222:	4770      	bx	lr
 8004224:	40010000 	.word	0x40010000

08004228 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8004228:	b340      	cbz	r0, 800427c <HAL_TIM_Base_Init+0x54>
{
 800422a:	b510      	push	{r4, lr}
 800422c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800422e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004232:	b1f3      	cbz	r3, 8004272 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8004234:	2302      	movs	r3, #2
 8004236:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800423a:	4621      	mov	r1, r4
 800423c:	f851 0b04 	ldr.w	r0, [r1], #4
 8004240:	f7ff ff8a 	bl	8004158 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004244:	2301      	movs	r3, #1
 8004246:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800424a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800424e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004252:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004256:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800425a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800425e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004262:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004266:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800426a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800426e:	2000      	movs	r0, #0
}
 8004270:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004272:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004276:	f7fd fea7 	bl	8001fc8 <HAL_TIM_Base_MspInit>
 800427a:	e7db      	b.n	8004234 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800427c:	2001      	movs	r0, #1
}
 800427e:	4770      	bx	lr

08004280 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8004280:	b340      	cbz	r0, 80042d4 <HAL_TIM_OC_Init+0x54>
{
 8004282:	b510      	push	{r4, lr}
 8004284:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004286:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800428a:	b1f3      	cbz	r3, 80042ca <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800428c:	2302      	movs	r3, #2
 800428e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004292:	4621      	mov	r1, r4
 8004294:	f851 0b04 	ldr.w	r0, [r1], #4
 8004298:	f7ff ff5e 	bl	8004158 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800429c:	2301      	movs	r3, #1
 800429e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80042a6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80042aa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80042ae:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042b2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042ba:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80042be:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80042c2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80042c6:	2000      	movs	r0, #0
}
 80042c8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80042ca:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 80042ce:	f7ff ff40 	bl	8004152 <HAL_TIM_OC_MspInit>
 80042d2:	e7db      	b.n	800428c <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 80042d4:	2001      	movs	r0, #1
}
 80042d6:	4770      	bx	lr

080042d8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80042d8:	b340      	cbz	r0, 800432c <HAL_TIM_PWM_Init+0x54>
{
 80042da:	b510      	push	{r4, lr}
 80042dc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80042de:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80042e2:	b1f3      	cbz	r3, 8004322 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80042e4:	2302      	movs	r3, #2
 80042e6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ea:	4621      	mov	r1, r4
 80042ec:	f851 0b04 	ldr.w	r0, [r1], #4
 80042f0:	f7ff ff32 	bl	8004158 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042fa:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80042fe:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004302:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004306:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800430a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800430e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004312:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004316:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800431a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800431e:	2000      	movs	r0, #0
}
 8004320:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004322:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004326:	f7ff ff15 	bl	8004154 <HAL_TIM_PWM_MspInit>
 800432a:	e7db      	b.n	80042e4 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800432c:	2001      	movs	r0, #1
}
 800432e:	4770      	bx	lr

08004330 <TIM_OC2_SetConfig>:
{
 8004330:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8004332:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004334:	6a02      	ldr	r2, [r0, #32]
 8004336:	f022 0210 	bic.w	r2, r2, #16
 800433a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800433c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800433e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004340:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004344:	680d      	ldr	r5, [r1, #0]
 8004346:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800434a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800434e:	688d      	ldr	r5, [r1, #8]
 8004350:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004354:	4d11      	ldr	r5, [pc, #68]	@ (800439c <TIM_OC2_SetConfig+0x6c>)
 8004356:	42a8      	cmp	r0, r5
 8004358:	d003      	beq.n	8004362 <TIM_OC2_SetConfig+0x32>
 800435a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800435e:	42a8      	cmp	r0, r5
 8004360:	d106      	bne.n	8004370 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 8004362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004366:	68cd      	ldr	r5, [r1, #12]
 8004368:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800436c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004370:	4d0a      	ldr	r5, [pc, #40]	@ (800439c <TIM_OC2_SetConfig+0x6c>)
 8004372:	42a8      	cmp	r0, r5
 8004374:	d003      	beq.n	800437e <TIM_OC2_SetConfig+0x4e>
 8004376:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800437a:	42a8      	cmp	r0, r5
 800437c:	d107      	bne.n	800438e <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800437e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004382:	694d      	ldr	r5, [r1, #20]
 8004384:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004388:	698d      	ldr	r5, [r1, #24]
 800438a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800438e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004390:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004392:	684a      	ldr	r2, [r1, #4]
 8004394:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004396:	6203      	str	r3, [r0, #32]
}
 8004398:	bc30      	pop	{r4, r5}
 800439a:	4770      	bx	lr
 800439c:	40010000 	.word	0x40010000

080043a0 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80043a0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d028      	beq.n	80043fa <HAL_TIM_OC_ConfigChannel+0x5a>
{
 80043a8:	b510      	push	{r4, lr}
 80043aa:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80043ac:	2301      	movs	r3, #1
 80043ae:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80043b2:	2a0c      	cmp	r2, #12
 80043b4:	d81c      	bhi.n	80043f0 <HAL_TIM_OC_ConfigChannel+0x50>
 80043b6:	e8df f002 	tbb	[pc, r2]
 80043ba:	1b07      	.short	0x1b07
 80043bc:	1b0c1b1b 	.word	0x1b0c1b1b
 80043c0:	1b111b1b 	.word	0x1b111b1b
 80043c4:	1b1b      	.short	0x1b1b
 80043c6:	16          	.byte	0x16
 80043c7:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043c8:	6800      	ldr	r0, [r0, #0]
 80043ca:	f7ff fdfb 	bl	8003fc4 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80043ce:	2000      	movs	r0, #0
      break;
 80043d0:	e00f      	b.n	80043f2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043d2:	6800      	ldr	r0, [r0, #0]
 80043d4:	f7ff ffac 	bl	8004330 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80043d8:	2000      	movs	r0, #0
      break;
 80043da:	e00a      	b.n	80043f2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043dc:	6800      	ldr	r0, [r0, #0]
 80043de:	f7ff fe29 	bl	8004034 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80043e2:	2000      	movs	r0, #0
      break;
 80043e4:	e005      	b.n	80043f2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043e6:	6800      	ldr	r0, [r0, #0]
 80043e8:	f7ff fe5c 	bl	80040a4 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80043ec:	2000      	movs	r0, #0
      break;
 80043ee:	e000      	b.n	80043f2 <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 80043f0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80043f2:	2300      	movs	r3, #0
 80043f4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80043f8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80043fa:	2002      	movs	r0, #2
}
 80043fc:	4770      	bx	lr

080043fe <HAL_TIM_PWM_ConfigChannel>:
{
 80043fe:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004400:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004404:	2b01      	cmp	r3, #1
 8004406:	d066      	beq.n	80044d6 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8004408:	4604      	mov	r4, r0
 800440a:	460d      	mov	r5, r1
 800440c:	2301      	movs	r3, #1
 800440e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8004412:	2a0c      	cmp	r2, #12
 8004414:	d85a      	bhi.n	80044cc <HAL_TIM_PWM_ConfigChannel+0xce>
 8004416:	e8df f002 	tbb	[pc, r2]
 800441a:	5907      	.short	0x5907
 800441c:	591b5959 	.word	0x591b5959
 8004420:	59305959 	.word	0x59305959
 8004424:	5959      	.short	0x5959
 8004426:	44          	.byte	0x44
 8004427:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004428:	6800      	ldr	r0, [r0, #0]
 800442a:	f7ff fdcb 	bl	8003fc4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800442e:	6822      	ldr	r2, [r4, #0]
 8004430:	6993      	ldr	r3, [r2, #24]
 8004432:	f043 0308 	orr.w	r3, r3, #8
 8004436:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004438:	6822      	ldr	r2, [r4, #0]
 800443a:	6993      	ldr	r3, [r2, #24]
 800443c:	f023 0304 	bic.w	r3, r3, #4
 8004440:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004442:	6822      	ldr	r2, [r4, #0]
 8004444:	6993      	ldr	r3, [r2, #24]
 8004446:	6929      	ldr	r1, [r5, #16]
 8004448:	430b      	orrs	r3, r1
 800444a:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800444c:	2000      	movs	r0, #0
      break;
 800444e:	e03e      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004450:	6800      	ldr	r0, [r0, #0]
 8004452:	f7ff ff6d 	bl	8004330 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004456:	6822      	ldr	r2, [r4, #0]
 8004458:	6993      	ldr	r3, [r2, #24]
 800445a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800445e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004460:	6822      	ldr	r2, [r4, #0]
 8004462:	6993      	ldr	r3, [r2, #24]
 8004464:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004468:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800446a:	6822      	ldr	r2, [r4, #0]
 800446c:	6993      	ldr	r3, [r2, #24]
 800446e:	6929      	ldr	r1, [r5, #16]
 8004470:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004474:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004476:	2000      	movs	r0, #0
      break;
 8004478:	e029      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800447a:	6800      	ldr	r0, [r0, #0]
 800447c:	f7ff fdda 	bl	8004034 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004480:	6822      	ldr	r2, [r4, #0]
 8004482:	69d3      	ldr	r3, [r2, #28]
 8004484:	f043 0308 	orr.w	r3, r3, #8
 8004488:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800448a:	6822      	ldr	r2, [r4, #0]
 800448c:	69d3      	ldr	r3, [r2, #28]
 800448e:	f023 0304 	bic.w	r3, r3, #4
 8004492:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004494:	6822      	ldr	r2, [r4, #0]
 8004496:	69d3      	ldr	r3, [r2, #28]
 8004498:	6929      	ldr	r1, [r5, #16]
 800449a:	430b      	orrs	r3, r1
 800449c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800449e:	2000      	movs	r0, #0
      break;
 80044a0:	e015      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044a2:	6800      	ldr	r0, [r0, #0]
 80044a4:	f7ff fdfe 	bl	80040a4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044a8:	6822      	ldr	r2, [r4, #0]
 80044aa:	69d3      	ldr	r3, [r2, #28]
 80044ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80044b0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044b2:	6822      	ldr	r2, [r4, #0]
 80044b4:	69d3      	ldr	r3, [r2, #28]
 80044b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80044ba:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044bc:	6822      	ldr	r2, [r4, #0]
 80044be:	69d3      	ldr	r3, [r2, #28]
 80044c0:	6929      	ldr	r1, [r5, #16]
 80044c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80044c6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80044c8:	2000      	movs	r0, #0
      break;
 80044ca:	e000      	b.n	80044ce <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 80044cc:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80044ce:	2300      	movs	r3, #0
 80044d0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80044d4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80044d6:	2002      	movs	r0, #2
 80044d8:	e7fc      	b.n	80044d4 <HAL_TIM_PWM_ConfigChannel+0xd6>

080044da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044da:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044dc:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044de:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044e2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80044e6:	430a      	orrs	r2, r1
 80044e8:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044ec:	6082      	str	r2, [r0, #8]
}
 80044ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80044f4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d078      	beq.n	80045ee <HAL_TIM_ConfigClockSource+0xfa>
{
 80044fc:	b510      	push	{r4, lr}
 80044fe:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004500:	2301      	movs	r3, #1
 8004502:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004506:	2302      	movs	r3, #2
 8004508:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800450c:	6802      	ldr	r2, [r0, #0]
 800450e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004510:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004514:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004518:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800451a:	680b      	ldr	r3, [r1, #0]
 800451c:	2b60      	cmp	r3, #96	@ 0x60
 800451e:	d04c      	beq.n	80045ba <HAL_TIM_ConfigClockSource+0xc6>
 8004520:	d823      	bhi.n	800456a <HAL_TIM_ConfigClockSource+0x76>
 8004522:	2b40      	cmp	r3, #64	@ 0x40
 8004524:	d054      	beq.n	80045d0 <HAL_TIM_ConfigClockSource+0xdc>
 8004526:	d811      	bhi.n	800454c <HAL_TIM_ConfigClockSource+0x58>
 8004528:	2b20      	cmp	r3, #32
 800452a:	d003      	beq.n	8004534 <HAL_TIM_ConfigClockSource+0x40>
 800452c:	d80a      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x50>
 800452e:	b10b      	cbz	r3, 8004534 <HAL_TIM_ConfigClockSource+0x40>
 8004530:	2b10      	cmp	r3, #16
 8004532:	d105      	bne.n	8004540 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004534:	4619      	mov	r1, r3
 8004536:	6820      	ldr	r0, [r4, #0]
 8004538:	f7ff fe03 	bl	8004142 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800453c:	2000      	movs	r0, #0
      break;
 800453e:	e028      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004540:	2001      	movs	r0, #1
 8004542:	e026      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8004544:	2b30      	cmp	r3, #48	@ 0x30
 8004546:	d0f5      	beq.n	8004534 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8004548:	2001      	movs	r0, #1
 800454a:	e022      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 800454c:	2b50      	cmp	r3, #80	@ 0x50
 800454e:	d10a      	bne.n	8004566 <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004550:	68ca      	ldr	r2, [r1, #12]
 8004552:	6849      	ldr	r1, [r1, #4]
 8004554:	6800      	ldr	r0, [r0, #0]
 8004556:	f7ff fdcd 	bl	80040f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800455a:	2150      	movs	r1, #80	@ 0x50
 800455c:	6820      	ldr	r0, [r4, #0]
 800455e:	f7ff fdf0 	bl	8004142 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8004562:	2000      	movs	r0, #0
      break;
 8004564:	e015      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8004566:	2001      	movs	r0, #1
 8004568:	e013      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 800456a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800456e:	d03a      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0xf2>
 8004570:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004574:	d014      	beq.n	80045a0 <HAL_TIM_ConfigClockSource+0xac>
 8004576:	2b70      	cmp	r3, #112	@ 0x70
 8004578:	d137      	bne.n	80045ea <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 800457a:	68cb      	ldr	r3, [r1, #12]
 800457c:	684a      	ldr	r2, [r1, #4]
 800457e:	6889      	ldr	r1, [r1, #8]
 8004580:	6800      	ldr	r0, [r0, #0]
 8004582:	f7ff ffaa 	bl	80044da <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004586:	6822      	ldr	r2, [r4, #0]
 8004588:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800458a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800458e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004590:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004592:	2301      	movs	r3, #1
 8004594:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004598:	2300      	movs	r3, #0
 800459a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800459e:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80045a0:	68cb      	ldr	r3, [r1, #12]
 80045a2:	684a      	ldr	r2, [r1, #4]
 80045a4:	6889      	ldr	r1, [r1, #8]
 80045a6:	6800      	ldr	r0, [r0, #0]
 80045a8:	f7ff ff97 	bl	80044da <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045ac:	6822      	ldr	r2, [r4, #0]
 80045ae:	6893      	ldr	r3, [r2, #8]
 80045b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045b4:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80045b6:	2000      	movs	r0, #0
      break;
 80045b8:	e7eb      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ba:	68ca      	ldr	r2, [r1, #12]
 80045bc:	6849      	ldr	r1, [r1, #4]
 80045be:	6800      	ldr	r0, [r0, #0]
 80045c0:	f7ff fdab 	bl	800411a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045c4:	2160      	movs	r1, #96	@ 0x60
 80045c6:	6820      	ldr	r0, [r4, #0]
 80045c8:	f7ff fdbb 	bl	8004142 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80045cc:	2000      	movs	r0, #0
      break;
 80045ce:	e7e0      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045d0:	68ca      	ldr	r2, [r1, #12]
 80045d2:	6849      	ldr	r1, [r1, #4]
 80045d4:	6800      	ldr	r0, [r0, #0]
 80045d6:	f7ff fd8d 	bl	80040f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045da:	2140      	movs	r1, #64	@ 0x40
 80045dc:	6820      	ldr	r0, [r4, #0]
 80045de:	f7ff fdb0 	bl	8004142 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80045e2:	2000      	movs	r0, #0
      break;
 80045e4:	e7d5      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80045e6:	2000      	movs	r0, #0
 80045e8:	e7d3      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80045ea:	2001      	movs	r0, #1
 80045ec:	e7d1      	b.n	8004592 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 80045ee:	2002      	movs	r0, #2
}
 80045f0:	4770      	bx	lr
	...

080045f4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045f4:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80045f8:	2a01      	cmp	r2, #1
 80045fa:	d03d      	beq.n	8004678 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 80045fc:	b410      	push	{r4}
 80045fe:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8004600:	2201      	movs	r2, #1
 8004602:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004606:	2202      	movs	r2, #2
 8004608:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800460c:	6802      	ldr	r2, [r0, #0]
 800460e:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004610:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004612:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004616:	6808      	ldr	r0, [r1, #0]
 8004618:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800461c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	4816      	ldr	r0, [pc, #88]	@ (800467c <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8004622:	4282      	cmp	r2, r0
 8004624:	d01a      	beq.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8004626:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800462a:	d017      	beq.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800462c:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8004630:	4282      	cmp	r2, r0
 8004632:	d013      	beq.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8004634:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004638:	4282      	cmp	r2, r0
 800463a:	d00f      	beq.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800463c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004640:	4282      	cmp	r2, r0
 8004642:	d00b      	beq.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8004644:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8004648:	4282      	cmp	r2, r0
 800464a:	d007      	beq.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800464c:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8004650:	4282      	cmp	r2, r0
 8004652:	d003      	beq.n	800465c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8004654:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8004658:	4282      	cmp	r2, r0
 800465a:	d104      	bne.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800465c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004660:	6849      	ldr	r1, [r1, #4]
 8004662:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004664:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004666:	2201      	movs	r2, #1
 8004668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800466c:	2000      	movs	r0, #0
 800466e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8004672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004676:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004678:	2002      	movs	r0, #2
}
 800467a:	4770      	bx	lr
 800467c:	40010000 	.word	0x40010000

08004680 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004680:	b510      	push	{r4, lr}
 8004682:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004684:	6802      	ldr	r2, [r0, #0]
 8004686:	6913      	ldr	r3, [r2, #16]
 8004688:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800468c:	68c1      	ldr	r1, [r0, #12]
 800468e:	430b      	orrs	r3, r1
 8004690:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004692:	6883      	ldr	r3, [r0, #8]
 8004694:	6902      	ldr	r2, [r0, #16]
 8004696:	431a      	orrs	r2, r3
 8004698:	6943      	ldr	r3, [r0, #20]
 800469a:	431a      	orrs	r2, r3
 800469c:	69c3      	ldr	r3, [r0, #28]
 800469e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80046a0:	6801      	ldr	r1, [r0, #0]
 80046a2:	68cb      	ldr	r3, [r1, #12]
 80046a4:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80046a8:	f023 030c 	bic.w	r3, r3, #12
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046b0:	6802      	ldr	r2, [r0, #0]
 80046b2:	6953      	ldr	r3, [r2, #20]
 80046b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046b8:	6981      	ldr	r1, [r0, #24]
 80046ba:	430b      	orrs	r3, r1
 80046bc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046be:	6803      	ldr	r3, [r0, #0]
 80046c0:	4a31      	ldr	r2, [pc, #196]	@ (8004788 <UART_SetConfig+0x108>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d006      	beq.n	80046d4 <UART_SetConfig+0x54>
 80046c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d002      	beq.n	80046d4 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046ce:	f7fe fef5 	bl	80034bc <HAL_RCC_GetPCLK1Freq>
 80046d2:	e001      	b.n	80046d8 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 80046d4:	f7fe ff02 	bl	80034dc <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046d8:	69e3      	ldr	r3, [r4, #28]
 80046da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046de:	d029      	beq.n	8004734 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046e0:	2100      	movs	r1, #0
 80046e2:	1803      	adds	r3, r0, r0
 80046e4:	4149      	adcs	r1, r1
 80046e6:	181b      	adds	r3, r3, r0
 80046e8:	f141 0100 	adc.w	r1, r1, #0
 80046ec:	00c9      	lsls	r1, r1, #3
 80046ee:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	1818      	adds	r0, r3, r0
 80046f6:	6863      	ldr	r3, [r4, #4]
 80046f8:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80046fc:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8004700:	f141 0100 	adc.w	r1, r1, #0
 8004704:	f7fb fd40 	bl	8000188 <__aeabi_uldivmod>
 8004708:	4a20      	ldr	r2, [pc, #128]	@ (800478c <UART_SetConfig+0x10c>)
 800470a:	fba2 3100 	umull	r3, r1, r2, r0
 800470e:	0949      	lsrs	r1, r1, #5
 8004710:	2364      	movs	r3, #100	@ 0x64
 8004712:	fb03 0311 	mls	r3, r3, r1, r0
 8004716:	011b      	lsls	r3, r3, #4
 8004718:	3332      	adds	r3, #50	@ 0x32
 800471a:	fba2 2303 	umull	r2, r3, r2, r3
 800471e:	095b      	lsrs	r3, r3, #5
 8004720:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004724:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	6821      	ldr	r1, [r4, #0]
 800472e:	4413      	add	r3, r2
 8004730:	608b      	str	r3, [r1, #8]
  }
}
 8004732:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004734:	2300      	movs	r3, #0
 8004736:	1802      	adds	r2, r0, r0
 8004738:	eb43 0103 	adc.w	r1, r3, r3
 800473c:	1812      	adds	r2, r2, r0
 800473e:	f141 0100 	adc.w	r1, r1, #0
 8004742:	00c9      	lsls	r1, r1, #3
 8004744:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004748:	00d2      	lsls	r2, r2, #3
 800474a:	1810      	adds	r0, r2, r0
 800474c:	f141 0100 	adc.w	r1, r1, #0
 8004750:	6862      	ldr	r2, [r4, #4]
 8004752:	1892      	adds	r2, r2, r2
 8004754:	415b      	adcs	r3, r3
 8004756:	f7fb fd17 	bl	8000188 <__aeabi_uldivmod>
 800475a:	4a0c      	ldr	r2, [pc, #48]	@ (800478c <UART_SetConfig+0x10c>)
 800475c:	fba2 3100 	umull	r3, r1, r2, r0
 8004760:	0949      	lsrs	r1, r1, #5
 8004762:	2364      	movs	r3, #100	@ 0x64
 8004764:	fb03 0311 	mls	r3, r3, r1, r0
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	3332      	adds	r3, #50	@ 0x32
 800476c:	fba2 2303 	umull	r2, r3, r2, r3
 8004770:	095b      	lsrs	r3, r3, #5
 8004772:	005a      	lsls	r2, r3, #1
 8004774:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8004778:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	6821      	ldr	r1, [r4, #0]
 8004782:	4413      	add	r3, r2
 8004784:	608b      	str	r3, [r1, #8]
 8004786:	e7d4      	b.n	8004732 <UART_SetConfig+0xb2>
 8004788:	40011000 	.word	0x40011000
 800478c:	51eb851f 	.word	0x51eb851f

08004790 <HAL_UART_Init>:
  if (huart == NULL)
 8004790:	b360      	cbz	r0, 80047ec <HAL_UART_Init+0x5c>
{
 8004792:	b510      	push	{r4, lr}
 8004794:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004796:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800479a:	b313      	cbz	r3, 80047e2 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 800479c:	2324      	movs	r3, #36	@ 0x24
 800479e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80047a2:	6822      	ldr	r2, [r4, #0]
 80047a4:	68d3      	ldr	r3, [r2, #12]
 80047a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047aa:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80047ac:	4620      	mov	r0, r4
 80047ae:	f7ff ff67 	bl	8004680 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047b2:	6822      	ldr	r2, [r4, #0]
 80047b4:	6913      	ldr	r3, [r2, #16]
 80047b6:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80047ba:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047bc:	6822      	ldr	r2, [r4, #0]
 80047be:	6953      	ldr	r3, [r2, #20]
 80047c0:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80047c4:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80047c6:	6822      	ldr	r2, [r4, #0]
 80047c8:	68d3      	ldr	r3, [r2, #12]
 80047ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80047ce:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047d0:	2000      	movs	r0, #0
 80047d2:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80047d4:	2320      	movs	r3, #32
 80047d6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80047da:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047de:	6360      	str	r0, [r4, #52]	@ 0x34
}
 80047e0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80047e2:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80047e6:	f7fd fcb9 	bl	800215c <HAL_UART_MspInit>
 80047ea:	e7d7      	b.n	800479c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80047ec:	2001      	movs	r0, #1
}
 80047ee:	4770      	bx	lr

080047f0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80047f0:	e7fe      	b.n	80047f0 <NMI_Handler>

080047f2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047f2:	e7fe      	b.n	80047f2 <HardFault_Handler>

080047f4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80047f4:	e7fe      	b.n	80047f4 <MemManage_Handler>

080047f6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80047f6:	e7fe      	b.n	80047f6 <BusFault_Handler>

080047f8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80047f8:	e7fe      	b.n	80047f8 <UsageFault_Handler>

080047fa <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80047fa:	4770      	bx	lr

080047fc <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80047fc:	4770      	bx	lr

080047fe <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047fe:	4770      	bx	lr

08004800 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004800:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004802:	f7fc fc2d 	bl	8001060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004806:	bd08      	pop	{r3, pc}

08004808 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004808:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 800480a:	4802      	ldr	r0, [pc, #8]	@ (8004814 <DMA1_Stream4_IRQHandler+0xc>)
 800480c:	f7fc ff36 	bl	800167c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004810:	bd08      	pop	{r3, pc}
 8004812:	bf00      	nop
 8004814:	2000019c 	.word	0x2000019c

08004818 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004818:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800481a:	4802      	ldr	r0, [pc, #8]	@ (8004824 <OTG_FS_IRQHandler+0xc>)
 800481c:	f7fe f809 	bl	8002832 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004820:	bd08      	pop	{r3, pc}
 8004822:	bf00      	nop
 8004824:	20000ab0 	.word	0x20000ab0

08004828 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004828:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800482e:	9b01      	ldr	r3, [sp, #4]
 8004830:	3301      	adds	r3, #1
 8004832:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004834:	9b01      	ldr	r3, [sp, #4]
 8004836:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800483a:	d81c      	bhi.n	8004876 <USB_CoreReset+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800483c:	6903      	ldr	r3, [r0, #16]
 800483e:	2b00      	cmp	r3, #0
 8004840:	daf5      	bge.n	800482e <USB_CoreReset+0x6>

  count = 10U;
 8004842:	230a      	movs	r3, #10
 8004844:	9301      	str	r3, [sp, #4]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004846:	e002      	b.n	800484e <USB_CoreReset+0x26>
  {
    count--;
 8004848:	9b01      	ldr	r3, [sp, #4]
 800484a:	3b01      	subs	r3, #1
 800484c:	9301      	str	r3, [sp, #4]
  while (count > 0U)
 800484e:	9b01      	ldr	r3, [sp, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1f9      	bne.n	8004848 <USB_CoreReset+0x20>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004854:	6903      	ldr	r3, [r0, #16]
 8004856:	f043 0301 	orr.w	r3, r3, #1
 800485a:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 800485c:	9b01      	ldr	r3, [sp, #4]
 800485e:	3301      	adds	r3, #1
 8004860:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8004862:	9b01      	ldr	r3, [sp, #4]
 8004864:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004868:	d808      	bhi.n	800487c <USB_CoreReset+0x54>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800486a:	6903      	ldr	r3, [r0, #16]
 800486c:	f013 0f01 	tst.w	r3, #1
 8004870:	d1f4      	bne.n	800485c <USB_CoreReset+0x34>

  return HAL_OK;
 8004872:	2000      	movs	r0, #0
 8004874:	e000      	b.n	8004878 <USB_CoreReset+0x50>
      return HAL_TIMEOUT;
 8004876:	2003      	movs	r0, #3
}
 8004878:	b002      	add	sp, #8
 800487a:	4770      	bx	lr
      return HAL_TIMEOUT;
 800487c:	2003      	movs	r0, #3
 800487e:	e7fb      	b.n	8004878 <USB_CoreReset+0x50>

08004880 <USB_CoreInit>:
{
 8004880:	b084      	sub	sp, #16
 8004882:	b510      	push	{r4, lr}
 8004884:	4604      	mov	r4, r0
 8004886:	a803      	add	r0, sp, #12
 8004888:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800488c:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d121      	bne.n	80048d8 <USB_CoreInit+0x58>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004894:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004896:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800489a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800489c:	68e3      	ldr	r3, [r4, #12]
 800489e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80048a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048a6:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80048a8:	68e3      	ldr	r3, [r4, #12]
 80048aa:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80048ae:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 80048b0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d00a      	beq.n	80048ce <USB_CoreInit+0x4e>
    ret = USB_CoreReset(USBx);
 80048b8:	4620      	mov	r0, r4
 80048ba:	f7ff ffb5 	bl	8004828 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80048be:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d01c      	beq.n	8004900 <USB_CoreInit+0x80>
}
 80048c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048ca:	b004      	add	sp, #16
 80048cc:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80048ce:	68e3      	ldr	r3, [r4, #12]
 80048d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048d4:	60e3      	str	r3, [r4, #12]
 80048d6:	e7ef      	b.n	80048b8 <USB_CoreInit+0x38>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80048d8:	68e3      	ldr	r3, [r4, #12]
 80048da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048de:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 80048e0:	4620      	mov	r0, r4
 80048e2:	f7ff ffa1 	bl	8004828 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80048e6:	f89d 3015 	ldrb.w	r3, [sp, #21]
 80048ea:	b923      	cbnz	r3, 80048f6 <USB_CoreInit+0x76>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80048ec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80048ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f2:	63a3      	str	r3, [r4, #56]	@ 0x38
 80048f4:	e7e3      	b.n	80048be <USB_CoreInit+0x3e>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048f6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80048f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048fc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80048fe:	e7de      	b.n	80048be <USB_CoreInit+0x3e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004900:	68a3      	ldr	r3, [r4, #8]
 8004902:	f043 0306 	orr.w	r3, r3, #6
 8004906:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004908:	68a3      	ldr	r3, [r4, #8]
 800490a:	f043 0320 	orr.w	r3, r3, #32
 800490e:	60a3      	str	r3, [r4, #8]
 8004910:	e7d9      	b.n	80048c6 <USB_CoreInit+0x46>
	...

08004914 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8004914:	2a02      	cmp	r2, #2
 8004916:	d00a      	beq.n	800492e <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004918:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800491a:	68c3      	ldr	r3, [r0, #12]
 800491c:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8004920:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004922:	68c3      	ldr	r3, [r0, #12]
 8004924:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8004928:	60c3      	str	r3, [r0, #12]
}
 800492a:	2000      	movs	r0, #0
 800492c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800492e:	4b23      	ldr	r3, [pc, #140]	@ (80049bc <USB_SetTurnaroundTime+0xa8>)
 8004930:	440b      	add	r3, r1
 8004932:	4a23      	ldr	r2, [pc, #140]	@ (80049c0 <USB_SetTurnaroundTime+0xac>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d92f      	bls.n	8004998 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004938:	4b22      	ldr	r3, [pc, #136]	@ (80049c4 <USB_SetTurnaroundTime+0xb0>)
 800493a:	440b      	add	r3, r1
 800493c:	4a22      	ldr	r2, [pc, #136]	@ (80049c8 <USB_SetTurnaroundTime+0xb4>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d92c      	bls.n	800499c <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004942:	f5a1 0374 	sub.w	r3, r1, #15990784	@ 0xf40000
 8004946:	f5a3 5310 	sub.w	r3, r3, #9216	@ 0x2400
 800494a:	4a20      	ldr	r2, [pc, #128]	@ (80049cc <USB_SetTurnaroundTime+0xb8>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d927      	bls.n	80049a0 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004950:	f1a1 7383 	sub.w	r3, r1, #17170432	@ 0x1060000
 8004954:	f5a3 43e7 	sub.w	r3, r3, #29568	@ 0x7380
 8004958:	4a1d      	ldr	r2, [pc, #116]	@ (80049d0 <USB_SetTurnaroundTime+0xbc>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d322      	bcc.n	80049a4 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800495e:	4b1d      	ldr	r3, [pc, #116]	@ (80049d4 <USB_SetTurnaroundTime+0xc0>)
 8004960:	440b      	add	r3, r1
 8004962:	4a1d      	ldr	r2, [pc, #116]	@ (80049d8 <USB_SetTurnaroundTime+0xc4>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d91f      	bls.n	80049a8 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004968:	4b1c      	ldr	r3, [pc, #112]	@ (80049dc <USB_SetTurnaroundTime+0xc8>)
 800496a:	440b      	add	r3, r1
 800496c:	4a1c      	ldr	r2, [pc, #112]	@ (80049e0 <USB_SetTurnaroundTime+0xcc>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d31c      	bcc.n	80049ac <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004972:	4b1c      	ldr	r3, [pc, #112]	@ (80049e4 <USB_SetTurnaroundTime+0xd0>)
 8004974:	440b      	add	r3, r1
 8004976:	4a1c      	ldr	r2, [pc, #112]	@ (80049e8 <USB_SetTurnaroundTime+0xd4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d319      	bcc.n	80049b0 <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800497c:	f1a1 73b7 	sub.w	r3, r1, #23986176	@ 0x16e0000
 8004980:	f5a3 5358 	sub.w	r3, r3, #13824	@ 0x3600
 8004984:	4a19      	ldr	r2, [pc, #100]	@ (80049ec <USB_SetTurnaroundTime+0xd8>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d314      	bcc.n	80049b4 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800498a:	4b19      	ldr	r3, [pc, #100]	@ (80049f0 <USB_SetTurnaroundTime+0xdc>)
 800498c:	440b      	add	r3, r1
 800498e:	4a19      	ldr	r2, [pc, #100]	@ (80049f4 <USB_SetTurnaroundTime+0xe0>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d211      	bcs.n	80049b8 <USB_SetTurnaroundTime+0xa4>
      UsbTrd = 0x7U;
 8004994:	2207      	movs	r2, #7
 8004996:	e7c0      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8004998:	220f      	movs	r2, #15
 800499a:	e7be      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 800499c:	220e      	movs	r2, #14
 800499e:	e7bc      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 80049a0:	220d      	movs	r2, #13
 80049a2:	e7ba      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 80049a4:	220c      	movs	r2, #12
 80049a6:	e7b8      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 80049a8:	220b      	movs	r2, #11
 80049aa:	e7b6      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 80049ac:	220a      	movs	r2, #10
 80049ae:	e7b4      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 80049b0:	2209      	movs	r2, #9
 80049b2:	e7b2      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 80049b4:	2208      	movs	r2, #8
 80049b6:	e7b0      	b.n	800491a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 80049b8:	2206      	movs	r2, #6
 80049ba:	e7ae      	b.n	800491a <USB_SetTurnaroundTime+0x6>
 80049bc:	ff275340 	.word	0xff275340
 80049c0:	000c34ff 	.word	0x000c34ff
 80049c4:	ff1b1e40 	.word	0xff1b1e40
 80049c8:	000f423f 	.word	0x000f423f
 80049cc:	00124f7f 	.word	0x00124f7f
 80049d0:	0013d620 	.word	0x0013d620
 80049d4:	fee5b660 	.word	0xfee5b660
 80049d8:	0016e35f 	.word	0x0016e35f
 80049dc:	feced300 	.word	0xfeced300
 80049e0:	001b7740 	.word	0x001b7740
 80049e4:	feb35bc0 	.word	0xfeb35bc0
 80049e8:	002191c0 	.word	0x002191c0
 80049ec:	00387520 	.word	0x00387520
 80049f0:	fe5954e0 	.word	0xfe5954e0
 80049f4:	00419ce0 	.word	0x00419ce0

080049f8 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80049f8:	6883      	ldr	r3, [r0, #8]
 80049fa:	f043 0301 	orr.w	r3, r3, #1
 80049fe:	6083      	str	r3, [r0, #8]
}
 8004a00:	2000      	movs	r0, #0
 8004a02:	4770      	bx	lr

08004a04 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004a04:	6883      	ldr	r3, [r0, #8]
 8004a06:	f023 0301 	bic.w	r3, r3, #1
 8004a0a:	6083      	str	r3, [r0, #8]
}
 8004a0c:	2000      	movs	r0, #0
 8004a0e:	4770      	bx	lr

08004a10 <USB_FlushTxFifo>:
{
 8004a10:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004a12:	2300      	movs	r3, #0
 8004a14:	9301      	str	r3, [sp, #4]
    count++;
 8004a16:	9b01      	ldr	r3, [sp, #4]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004a1c:	9b01      	ldr	r3, [sp, #4]
 8004a1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a22:	d815      	bhi.n	8004a50 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a24:	6903      	ldr	r3, [r0, #16]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	daf5      	bge.n	8004a16 <USB_FlushTxFifo+0x6>
  count = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004a2e:	0189      	lsls	r1, r1, #6
 8004a30:	f041 0120 	orr.w	r1, r1, #32
 8004a34:	6101      	str	r1, [r0, #16]
    count++;
 8004a36:	9b01      	ldr	r3, [sp, #4]
 8004a38:	3301      	adds	r3, #1
 8004a3a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004a3c:	9b01      	ldr	r3, [sp, #4]
 8004a3e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a42:	d808      	bhi.n	8004a56 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004a44:	6903      	ldr	r3, [r0, #16]
 8004a46:	f013 0f20 	tst.w	r3, #32
 8004a4a:	d1f4      	bne.n	8004a36 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	e000      	b.n	8004a52 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8004a50:	2003      	movs	r0, #3
}
 8004a52:	b002      	add	sp, #8
 8004a54:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004a56:	2003      	movs	r0, #3
 8004a58:	e7fb      	b.n	8004a52 <USB_FlushTxFifo+0x42>

08004a5a <USB_FlushRxFifo>:
{
 8004a5a:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	9301      	str	r3, [sp, #4]
    count++;
 8004a60:	9b01      	ldr	r3, [sp, #4]
 8004a62:	3301      	adds	r3, #1
 8004a64:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004a66:	9b01      	ldr	r3, [sp, #4]
 8004a68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a6c:	d813      	bhi.n	8004a96 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a6e:	6903      	ldr	r3, [r0, #16]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	daf5      	bge.n	8004a60 <USB_FlushRxFifo+0x6>
  count = 0U;
 8004a74:	2300      	movs	r3, #0
 8004a76:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004a78:	2310      	movs	r3, #16
 8004a7a:	6103      	str	r3, [r0, #16]
    count++;
 8004a7c:	9b01      	ldr	r3, [sp, #4]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8004a82:	9b01      	ldr	r3, [sp, #4]
 8004a84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004a88:	d808      	bhi.n	8004a9c <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004a8a:	6903      	ldr	r3, [r0, #16]
 8004a8c:	f013 0f10 	tst.w	r3, #16
 8004a90:	d1f4      	bne.n	8004a7c <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8004a92:	2000      	movs	r0, #0
 8004a94:	e000      	b.n	8004a98 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8004a96:	2003      	movs	r0, #3
}
 8004a98:	b002      	add	sp, #8
 8004a9a:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004a9c:	2003      	movs	r0, #3
 8004a9e:	e7fb      	b.n	8004a98 <USB_FlushRxFifo+0x3e>

08004aa0 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8004aa0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8004aa4:	4319      	orrs	r1, r3
 8004aa6:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8004aaa:	2000      	movs	r0, #0
 8004aac:	4770      	bx	lr
	...

08004ab0 <USB_DevInit>:
{
 8004ab0:	b084      	sub	sp, #16
 8004ab2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ab4:	4604      	mov	r4, r0
 8004ab6:	a807      	add	r0, sp, #28
 8004ab8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8004abc:	2300      	movs	r3, #0
 8004abe:	e006      	b.n	8004ace <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8004ac0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8004ac4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004ac8:	2100      	movs	r1, #0
 8004aca:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8004acc:	3301      	adds	r3, #1
 8004ace:	2b0e      	cmp	r3, #14
 8004ad0:	d9f6      	bls.n	8004ac0 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8004ad2:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8004ad6:	bb06      	cbnz	r6, 8004b1a <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004ad8:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 8004adc:	f043 0302 	orr.w	r3, r3, #2
 8004ae0:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004ae4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004ae6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004aea:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004aec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004aee:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004af2:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004af4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004af6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004afa:	63a3      	str	r3, [r4, #56]	@ 0x38
  USBx_PCGCCTL = 0U;
 8004afc:	2300      	movs	r3, #0
 8004afe:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004b02:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d115      	bne.n	8004b36 <USB_DevInit+0x86>
    if (cfg.speed == USBD_HS_SPEED)
 8004b0a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8004b0e:	b96b      	cbnz	r3, 8004b2c <USB_DevInit+0x7c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004b10:	2100      	movs	r1, #0
 8004b12:	4620      	mov	r0, r4
 8004b14:	f7ff ffc4 	bl	8004aa0 <USB_SetDevSpeed>
 8004b18:	e011      	b.n	8004b3e <USB_DevInit+0x8e>
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004b1a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004b1c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004b20:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004b22:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004b24:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b28:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004b2a:	e7e7      	b.n	8004afc <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f7ff ffb6 	bl	8004aa0 <USB_SetDevSpeed>
 8004b34:	e003      	b.n	8004b3e <USB_DevInit+0x8e>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004b36:	2103      	movs	r1, #3
 8004b38:	4620      	mov	r0, r4
 8004b3a:	f7ff ffb1 	bl	8004aa0 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004b3e:	2110      	movs	r1, #16
 8004b40:	4620      	mov	r0, r4
 8004b42:	f7ff ff65 	bl	8004a10 <USB_FlushTxFifo>
 8004b46:	4605      	mov	r5, r0
 8004b48:	b100      	cbz	r0, 8004b4c <USB_DevInit+0x9c>
    ret = HAL_ERROR;
 8004b4a:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	f7ff ff84 	bl	8004a5a <USB_FlushRxFifo>
 8004b52:	b100      	cbz	r0, 8004b56 <USB_DevInit+0xa6>
    ret = HAL_ERROR;
 8004b54:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8004b56:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004b60:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004b64:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b68:	e00a      	b.n	8004b80 <USB_DevInit+0xd0>
      if (i == 0U)
 8004b6a:	b9cb      	cbnz	r3, 8004ba0 <USB_DevInit+0xf0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004b6c:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8004b70:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004b74:	2200      	movs	r2, #0
 8004b76:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004b78:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8004b7c:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b7e:	3301      	adds	r3, #1
 8004b80:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8004b84:	4299      	cmp	r1, r3
 8004b86:	d910      	bls.n	8004baa <USB_DevInit+0xfa>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004b88:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8004b8c:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 8004b90:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 8004b94:	2800      	cmp	r0, #0
 8004b96:	dbe8      	blt.n	8004b6a <USB_DevInit+0xba>
      USBx_INEP(i)->DIEPCTL = 0U;
 8004b98:	2000      	movs	r0, #0
 8004b9a:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8004b9e:	e7e9      	b.n	8004b74 <USB_DevInit+0xc4>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004ba0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ba4:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8004ba8:	e7e4      	b.n	8004b74 <USB_DevInit+0xc4>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004baa:	2300      	movs	r3, #0
 8004bac:	e00a      	b.n	8004bc4 <USB_DevInit+0x114>
      if (i == 0U)
 8004bae:	b1bb      	cbz	r3, 8004be0 <USB_DevInit+0x130>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004bb0:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 8004bb4:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004bb8:	2200      	movs	r2, #0
 8004bba:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004bbc:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8004bc0:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	4299      	cmp	r1, r3
 8004bc6:	d910      	bls.n	8004bea <USB_DevInit+0x13a>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004bc8:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8004bcc:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 8004bd0:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8004bd4:	2f00      	cmp	r7, #0
 8004bd6:	dbea      	blt.n	8004bae <USB_DevInit+0xfe>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004bd8:	2700      	movs	r7, #0
 8004bda:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8004bde:	e7eb      	b.n	8004bb8 <USB_DevInit+0x108>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004be0:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8004be4:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8004be8:	e7e6      	b.n	8004bb8 <USB_DevInit+0x108>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004bea:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8004bee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bf2:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004bfa:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8004bfe:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8004c00:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8004c04:	b91b      	cbnz	r3, 8004c0e <USB_DevInit+0x15e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004c06:	69a3      	ldr	r3, [r4, #24]
 8004c08:	f043 0310 	orr.w	r3, r3, #16
 8004c0c:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004c0e:	69a2      	ldr	r2, [r4, #24]
 8004c10:	4b0b      	ldr	r3, [pc, #44]	@ (8004c40 <USB_DevInit+0x190>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8004c16:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8004c1a:	b11b      	cbz	r3, 8004c24 <USB_DevInit+0x174>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004c1c:	69a3      	ldr	r3, [r4, #24]
 8004c1e:	f043 0308 	orr.w	r3, r3, #8
 8004c22:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8004c24:	2e01      	cmp	r6, #1
 8004c26:	d004      	beq.n	8004c32 <USB_DevInit+0x182>
}
 8004c28:	4628      	mov	r0, r5
 8004c2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004c2e:	b004      	add	sp, #16
 8004c30:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004c32:	69a3      	ldr	r3, [r4, #24]
 8004c34:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c38:	f043 0304 	orr.w	r3, r3, #4
 8004c3c:	61a3      	str	r3, [r4, #24]
 8004c3e:	e7f3      	b.n	8004c28 <USB_DevInit+0x178>
 8004c40:	803c3800 	.word	0x803c3800

08004c44 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004c44:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8004c48:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d004      	beq.n	8004c5a <USB_GetDevSpeed+0x16>
 8004c50:	2b06      	cmp	r3, #6
 8004c52:	d004      	beq.n	8004c5e <USB_GetDevSpeed+0x1a>
 8004c54:	b92b      	cbnz	r3, 8004c62 <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004c56:	2000      	movs	r0, #0
 8004c58:	4770      	bx	lr
 8004c5a:	2002      	movs	r0, #2
 8004c5c:	4770      	bx	lr
 8004c5e:	2002      	movs	r0, #2
 8004c60:	4770      	bx	lr
 8004c62:	200f      	movs	r0, #15
}
 8004c64:	4770      	bx	lr

08004c66 <USB_ActivateEndpoint>:
{
 8004c66:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8004c68:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8004c6c:	784b      	ldrb	r3, [r1, #1]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d023      	beq.n	8004cba <USB_ActivateEndpoint+0x54>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004c72:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 8004c76:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 8004c7a:	f00c 040f 	and.w	r4, ip, #15
 8004c7e:	2201      	movs	r2, #1
 8004c80:	40a2      	lsls	r2, r4
 8004c82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c86:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004c8a:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8004c8e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8004c92:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004c96:	d10e      	bne.n	8004cb6 <USB_ActivateEndpoint+0x50>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004c98:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8004c9c:	688a      	ldr	r2, [r1, #8]
 8004c9e:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004ca2:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004ca4:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cb2:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8004cb6:	2000      	movs	r0, #0
 8004cb8:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004cba:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8004cbe:	f00c 0e0f 	and.w	lr, ip, #15
 8004cc2:	fa03 f30e 	lsl.w	r3, r3, lr
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004cce:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8004cd2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8004cd6:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004cda:	d1ec      	bne.n	8004cb6 <USB_ActivateEndpoint+0x50>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004cdc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8004ce0:	688a      	ldr	r2, [r1, #8]
 8004ce2:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004ce6:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ce8:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004cec:	ea42 528c 	orr.w	r2, r2, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cfa:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8004cfe:	e7da      	b.n	8004cb6 <USB_ActivateEndpoint+0x50>

08004d00 <USB_DeactivateEndpoint>:
{
 8004d00:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8004d02:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8004d04:	784a      	ldrb	r2, [r1, #1]
 8004d06:	2a01      	cmp	r2, #1
 8004d08:	d026      	beq.n	8004d58 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d0a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8004d0e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8004d12:	2a00      	cmp	r2, #0
 8004d14:	db52      	blt.n	8004dbc <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004d16:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 8004d1a:	780a      	ldrb	r2, [r1, #0]
 8004d1c:	f002 020f 	and.w	r2, r2, #15
 8004d20:	f04f 0c01 	mov.w	ip, #1
 8004d24:	fa0c f202 	lsl.w	r2, ip, r2
 8004d28:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8004d2c:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004d30:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8004d34:	7809      	ldrb	r1, [r1, #0]
 8004d36:	f001 010f 	and.w	r1, r1, #15
 8004d3a:	fa0c fc01 	lsl.w	ip, ip, r1
 8004d3e:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 8004d42:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004d46:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8004d4a:	4a23      	ldr	r2, [pc, #140]	@ (8004dd8 <USB_DeactivateEndpoint+0xd8>)
 8004d4c:	400a      	ands	r2, r1
 8004d4e:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 8004d52:	2000      	movs	r0, #0
 8004d54:	bc30      	pop	{r4, r5}
 8004d56:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004d58:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8004d5c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8004d60:	2a00      	cmp	r2, #0
 8004d62:	db1e      	blt.n	8004da2 <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004d64:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 8004d68:	780a      	ldrb	r2, [r1, #0]
 8004d6a:	f002 020f 	and.w	r2, r2, #15
 8004d6e:	2401      	movs	r4, #1
 8004d70:	fa04 f202 	lsl.w	r2, r4, r2
 8004d74:	b292      	uxth	r2, r2
 8004d76:	ea25 0202 	bic.w	r2, r5, r2
 8004d7a:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004d7e:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8004d82:	7809      	ldrb	r1, [r1, #0]
 8004d84:	f001 010f 	and.w	r1, r1, #15
 8004d88:	408c      	lsls	r4, r1
 8004d8a:	b2a4      	uxth	r4, r4
 8004d8c:	ea22 0204 	bic.w	r2, r2, r4
 8004d90:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004d94:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8004d98:	4a10      	ldr	r2, [pc, #64]	@ (8004ddc <USB_DeactivateEndpoint+0xdc>)
 8004d9a:	400a      	ands	r2, r1
 8004d9c:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8004da0:	e7d7      	b.n	8004d52 <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004da2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8004da6:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8004daa:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004dae:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8004db2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004db6:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8004dba:	e7d3      	b.n	8004d64 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004dbc:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8004dc0:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8004dc4:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004dc8:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8004dcc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004dd0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8004dd4:	e79f      	b.n	8004d16 <USB_DeactivateEndpoint+0x16>
 8004dd6:	bf00      	nop
 8004dd8:	eff37800 	.word	0xeff37800
 8004ddc:	ec337800 	.word	0xec337800

08004de0 <USB_EPStopXfer>:
{
 8004de0:	b410      	push	{r4}
 8004de2:	b083      	sub	sp, #12
 8004de4:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 8004dea:	7848      	ldrb	r0, [r1, #1]
 8004dec:	2801      	cmp	r0, #1
 8004dee:	d00b      	beq.n	8004e08 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004df0:	780b      	ldrb	r3, [r1, #0]
 8004df2:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8004df6:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8004dfa:	2800      	cmp	r0, #0
 8004dfc:	db2d      	blt.n	8004e5a <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8004dfe:	2000      	movs	r0, #0
}
 8004e00:	b003      	add	sp, #12
 8004e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e06:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e08:	780b      	ldrb	r3, [r1, #0]
 8004e0a:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8004e0e:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8004e12:	2c00      	cmp	r4, #0
 8004e14:	db01      	blt.n	8004e1a <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8004e16:	2000      	movs	r0, #0
 8004e18:	e7f2      	b.n	8004e00 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004e1a:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8004e1e:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8004e22:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004e26:	780b      	ldrb	r3, [r1, #0]
 8004e28:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8004e2c:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8004e30:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8004e34:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8004e38:	9b01      	ldr	r3, [sp, #4]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8004e3e:	9c01      	ldr	r4, [sp, #4]
 8004e40:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004e44:	429c      	cmp	r4, r3
 8004e46:	d8db      	bhi.n	8004e00 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004e48:	780b      	ldrb	r3, [r1, #0]
 8004e4a:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8004e4e:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	dbf0      	blt.n	8004e38 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8004e56:	2000      	movs	r0, #0
 8004e58:	e7d2      	b.n	8004e00 <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004e5a:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8004e5e:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 8004e62:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004e66:	780b      	ldrb	r3, [r1, #0]
 8004e68:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8004e6c:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8004e70:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8004e74:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 8004e78:	9b01      	ldr	r3, [sp, #4]
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8004e7e:	9801      	ldr	r0, [sp, #4]
 8004e80:	f242 7310 	movw	r3, #10000	@ 0x2710
 8004e84:	4298      	cmp	r0, r3
 8004e86:	d808      	bhi.n	8004e9a <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004e88:	780b      	ldrb	r3, [r1, #0]
 8004e8a:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8004e8e:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	dbf0      	blt.n	8004e78 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 8004e96:	2000      	movs	r0, #0
 8004e98:	e7b2      	b.n	8004e00 <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 8004e9a:	2001      	movs	r0, #1
 8004e9c:	e7b0      	b.n	8004e00 <USB_EPStopXfer+0x20>

08004e9e <USB_WritePacket>:
{
 8004e9e:	b510      	push	{r4, lr}
 8004ea0:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8004ea4:	b984      	cbnz	r4, 8004ec8 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 8004ea6:	3303      	adds	r3, #3
 8004ea8:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8004eac:	f04f 0c00 	mov.w	ip, #0
 8004eb0:	e008      	b.n	8004ec4 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004eb2:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8004eb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004eba:	f851 4b04 	ldr.w	r4, [r1], #4
 8004ebe:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8004ec0:	f10c 0c01 	add.w	ip, ip, #1
 8004ec4:	45f4      	cmp	ip, lr
 8004ec6:	d3f4      	bcc.n	8004eb2 <USB_WritePacket+0x14>
}
 8004ec8:	2000      	movs	r0, #0
 8004eca:	bd10      	pop	{r4, pc}

08004ecc <USB_EPStartXfer>:
{
 8004ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ece:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8004ed0:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8004ed2:	784b      	ldrb	r3, [r1, #1]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d02d      	beq.n	8004f34 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004ed8:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8004edc:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8004ee0:	691d      	ldr	r5, [r3, #16]
 8004ee2:	f36f 0512 	bfc	r5, #0, #19
 8004ee6:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004ee8:	691d      	ldr	r5, [r3, #16]
 8004eea:	f36f 45dc 	bfc	r5, #19, #10
 8004eee:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8004ef0:	2c00      	cmp	r4, #0
 8004ef2:	f040 80ce 	bne.w	8005092 <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8004ef6:	690c      	ldr	r4, [r1, #16]
 8004ef8:	b10c      	cbz	r4, 8004efe <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 8004efa:	688c      	ldr	r4, [r1, #8]
 8004efc:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8004efe:	688c      	ldr	r4, [r1, #8]
 8004f00:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004f02:	691d      	ldr	r5, [r3, #16]
 8004f04:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8004f08:	432c      	orrs	r4, r5
 8004f0a:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004f0c:	691c      	ldr	r4, [r3, #16]
 8004f0e:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8004f12:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8004f14:	2a01      	cmp	r2, #1
 8004f16:	f000 80df 	beq.w	80050d8 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 8004f1a:	790b      	ldrb	r3, [r1, #4]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	f000 80e1 	beq.w	80050e4 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004f22:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8004f26:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004f2a:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 8004f2e:	2000      	movs	r0, #0
 8004f30:	b003      	add	sp, #12
 8004f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8004f34:	690b      	ldr	r3, [r1, #16]
 8004f36:	bb73      	cbnz	r3, 8004f96 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f38:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8004f3c:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8004f40:	f36f 45dc 	bfc	r5, #19, #10
 8004f44:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004f48:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8004f4c:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8004f50:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f54:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8004f58:	f36f 0512 	bfc	r5, #0, #19
 8004f5c:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 8004f60:	2a01      	cmp	r2, #1
 8004f62:	d054      	beq.n	800500e <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f64:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8004f68:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8004f6c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004f70:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8004f74:	790b      	ldrb	r3, [r1, #4]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d072      	beq.n	8005060 <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 8004f7a:	690b      	ldr	r3, [r1, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0d6      	beq.n	8004f2e <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004f80:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 8004f84:	7809      	ldrb	r1, [r1, #0]
 8004f86:	f001 010f 	and.w	r1, r1, #15
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	408a      	lsls	r2, r1
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8004f94:	e7cb      	b.n	8004f2e <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f96:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8004f9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f9e:	691d      	ldr	r5, [r3, #16]
 8004fa0:	f36f 0512 	bfc	r5, #0, #19
 8004fa4:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004fa6:	691d      	ldr	r5, [r3, #16]
 8004fa8:	f36f 45dc 	bfc	r5, #19, #10
 8004fac:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 8004fae:	b984      	cbnz	r4, 8004fd2 <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 8004fb0:	690e      	ldr	r6, [r1, #16]
 8004fb2:	688d      	ldr	r5, [r1, #8]
 8004fb4:	42ae      	cmp	r6, r5
 8004fb6:	d900      	bls.n	8004fba <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8004fb8:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004fba:	691d      	ldr	r5, [r3, #16]
 8004fbc:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8004fc0:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004fc2:	691d      	ldr	r5, [r3, #16]
 8004fc4:	690e      	ldr	r6, [r1, #16]
 8004fc6:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8004fca:	ea45 050c 	orr.w	r5, r5, ip
 8004fce:	611d      	str	r5, [r3, #16]
 8004fd0:	e7c6      	b.n	8004f60 <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004fd2:	690d      	ldr	r5, [r1, #16]
 8004fd4:	688e      	ldr	r6, [r1, #8]
 8004fd6:	4435      	add	r5, r6
 8004fd8:	3d01      	subs	r5, #1
 8004fda:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004fde:	691e      	ldr	r6, [r3, #16]
 8004fe0:	fa1f fc85 	uxth.w	ip, r5
 8004fe4:	4f49      	ldr	r7, [pc, #292]	@ (800510c <USB_EPStartXfer+0x240>)
 8004fe6:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8004fea:	4335      	orrs	r5, r6
 8004fec:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 8004fee:	790d      	ldrb	r5, [r1, #4]
 8004ff0:	2d01      	cmp	r5, #1
 8004ff2:	d1e6      	bne.n	8004fc2 <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004ff4:	691d      	ldr	r5, [r3, #16]
 8004ff6:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8004ffa:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004ffc:	691d      	ldr	r5, [r3, #16]
 8004ffe:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8005002:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8005006:	ea45 050c 	orr.w	r5, r5, ip
 800500a:	611d      	str	r5, [r3, #16]
 800500c:	e7d9      	b.n	8004fc2 <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 800500e:	69cb      	ldr	r3, [r1, #28]
 8005010:	b11b      	cbz	r3, 800501a <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005012:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8005016:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 800501a:	790b      	ldrb	r3, [r1, #4]
 800501c:	2b01      	cmp	r3, #1
 800501e:	d008      	beq.n	8005032 <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005020:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8005024:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005028:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800502c:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8005030:	e77d      	b.n	8004f2e <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005032:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005036:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800503a:	d108      	bne.n	800504e <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800503c:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8005040:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8005044:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005048:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800504c:	e7e8      	b.n	8005020 <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800504e:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8005052:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8005056:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800505a:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800505e:	e7df      	b.n	8005020 <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005060:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005064:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005068:	d10c      	bne.n	8005084 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800506a:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 800506e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005072:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005076:	9200      	str	r2, [sp, #0]
 8005078:	8a0b      	ldrh	r3, [r1, #16]
 800507a:	780a      	ldrb	r2, [r1, #0]
 800507c:	68c9      	ldr	r1, [r1, #12]
 800507e:	f7ff ff0e 	bl	8004e9e <USB_WritePacket>
 8005082:	e754      	b.n	8004f2e <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005084:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800508c:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8005090:	e7f1      	b.n	8005076 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 8005092:	690c      	ldr	r4, [r1, #16]
 8005094:	b954      	cbnz	r4, 80050ac <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005096:	691c      	ldr	r4, [r3, #16]
 8005098:	688d      	ldr	r5, [r1, #8]
 800509a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800509e:	432c      	orrs	r4, r5
 80050a0:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80050a2:	691c      	ldr	r4, [r3, #16]
 80050a4:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80050a8:	611c      	str	r4, [r3, #16]
 80050aa:	e733      	b.n	8004f14 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80050ac:	688d      	ldr	r5, [r1, #8]
 80050ae:	442c      	add	r4, r5
 80050b0:	3c01      	subs	r4, #1
 80050b2:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 80050b6:	b2a4      	uxth	r4, r4
 80050b8:	fb04 f505 	mul.w	r5, r4, r5
 80050bc:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80050be:	691d      	ldr	r5, [r3, #16]
 80050c0:	4e12      	ldr	r6, [pc, #72]	@ (800510c <USB_EPStartXfer+0x240>)
 80050c2:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 80050c6:	432c      	orrs	r4, r5
 80050c8:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80050ca:	691c      	ldr	r4, [r3, #16]
 80050cc:	6a0d      	ldr	r5, [r1, #32]
 80050ce:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80050d2:	432c      	orrs	r4, r5
 80050d4:	611c      	str	r4, [r3, #16]
 80050d6:	e71d      	b.n	8004f14 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 80050d8:	68ca      	ldr	r2, [r1, #12]
 80050da:	2a00      	cmp	r2, #0
 80050dc:	f43f af1d 	beq.w	8004f1a <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80050e0:	615a      	str	r2, [r3, #20]
 80050e2:	e71a      	b.n	8004f1a <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80050e4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80050e8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80050ec:	d106      	bne.n	80050fc <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80050ee:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 80050f2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80050f6:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 80050fa:	e712      	b.n	8004f22 <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80050fc:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005100:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005104:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8005108:	e70b      	b.n	8004f22 <USB_EPStartXfer+0x56>
 800510a:	bf00      	nop
 800510c:	1ff80000 	.word	0x1ff80000

08005110 <USB_ReadPacket>:
{
 8005110:	b510      	push	{r4, lr}
 8005112:	4684      	mov	ip, r0
 8005114:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8005116:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 800511a:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 800511e:	2300      	movs	r3, #0
 8005120:	e005      	b.n	800512e <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005122:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8005126:	6809      	ldr	r1, [r1, #0]
 8005128:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 800512c:	3301      	adds	r3, #1
 800512e:	4573      	cmp	r3, lr
 8005130:	d3f7      	bcc.n	8005122 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8005132:	b17a      	cbz	r2, 8005154 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005134:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8005138:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 800513c:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800513e:	b2cb      	uxtb	r3, r1
 8005140:	00db      	lsls	r3, r3, #3
 8005142:	fa24 f303 	lsr.w	r3, r4, r3
 8005146:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 800514a:	3101      	adds	r1, #1
      remaining_bytes--;
 800514c:	3a01      	subs	r2, #1
 800514e:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8005150:	2a00      	cmp	r2, #0
 8005152:	d1f4      	bne.n	800513e <USB_ReadPacket+0x2e>
}
 8005154:	bd10      	pop	{r4, pc}

08005156 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8005156:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005158:	784a      	ldrb	r2, [r1, #1]
 800515a:	2a01      	cmp	r2, #1
 800515c:	d014      	beq.n	8005188 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800515e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8005162:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8005166:	2a00      	cmp	r2, #0
 8005168:	db06      	blt.n	8005178 <USB_EPSetStall+0x22>
 800516a:	b12b      	cbz	r3, 8005178 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800516c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005170:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005174:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005178:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800517c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005180:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8005184:	2000      	movs	r0, #0
 8005186:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005188:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800518c:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8005190:	2a00      	cmp	r2, #0
 8005192:	db06      	blt.n	80051a2 <USB_EPSetStall+0x4c>
 8005194:	b12b      	cbz	r3, 80051a2 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005196:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800519a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800519e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80051a2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80051a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80051aa:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80051ae:	e7e9      	b.n	8005184 <USB_EPSetStall+0x2e>

080051b0 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80051b0:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80051b2:	784a      	ldrb	r2, [r1, #1]
 80051b4:	2a01      	cmp	r2, #1
 80051b6:	d00e      	beq.n	80051d6 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80051b8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80051bc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80051c0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80051c4:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80051c8:	790b      	ldrb	r3, [r1, #4]
 80051ca:	3b02      	subs	r3, #2
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d915      	bls.n	80051fe <USB_EPClearStall+0x4e>
}
 80051d2:	2000      	movs	r0, #0
 80051d4:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80051d6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80051da:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80051de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80051e2:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80051e6:	790b      	ldrb	r3, [r1, #4]
 80051e8:	3b02      	subs	r3, #2
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d8f0      	bhi.n	80051d2 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80051f0:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80051f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051f8:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80051fc:	e7e9      	b.n	80051d2 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80051fe:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005206:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800520a:	e7e2      	b.n	80051d2 <USB_EPClearStall+0x22>

0800520c <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800520c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005210:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005214:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005218:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 800521c:	0109      	lsls	r1, r1, #4
 800521e:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8005222:	430b      	orrs	r3, r1
 8005224:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8005228:	2000      	movs	r0, #0
 800522a:	4770      	bx	lr

0800522c <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800522c:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8005230:	f023 0303 	bic.w	r3, r3, #3
 8005234:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005238:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800523c:	f023 0302 	bic.w	r3, r3, #2
 8005240:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8005244:	2000      	movs	r0, #0
 8005246:	4770      	bx	lr

08005248 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005248:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 800524c:	f023 0303 	bic.w	r3, r3, #3
 8005250:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005254:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8005258:	f043 0302 	orr.w	r3, r3, #2
 800525c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8005260:	2000      	movs	r0, #0
 8005262:	4770      	bx	lr

08005264 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8005264:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8005266:	6980      	ldr	r0, [r0, #24]
}
 8005268:	4010      	ands	r0, r2
 800526a:	4770      	bx	lr

0800526c <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800526c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8005270:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005274:	69c0      	ldr	r0, [r0, #28]
 8005276:	4018      	ands	r0, r3
}
 8005278:	0c00      	lsrs	r0, r0, #16
 800527a:	4770      	bx	lr

0800527c <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800527c:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8005280:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005284:	69c0      	ldr	r0, [r0, #28]
 8005286:	4018      	ands	r0, r3
}
 8005288:	b280      	uxth	r0, r0
 800528a:	4770      	bx	lr

0800528c <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800528c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8005290:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005294:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 8005298:	6940      	ldr	r0, [r0, #20]
}
 800529a:	4010      	ands	r0, r2
 800529c:	4770      	bx	lr

0800529e <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 800529e:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80052a2:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80052a6:	f001 0c0f 	and.w	ip, r1, #15
 80052aa:	fa23 f30c 	lsr.w	r3, r3, ip
 80052ae:	01db      	lsls	r3, r3, #7
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80052b4:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 80052b8:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 80052bc:	6880      	ldr	r0, [r0, #8]
}
 80052be:	4018      	ands	r0, r3
 80052c0:	4770      	bx	lr

080052c2 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 80052c2:	6940      	ldr	r0, [r0, #20]
}
 80052c4:	f000 0001 	and.w	r0, r0, #1
 80052c8:	4770      	bx	lr

080052ca <USB_SetCurrentMode>:
{
 80052ca:	b538      	push	{r3, r4, r5, lr}
 80052cc:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80052ce:	68c3      	ldr	r3, [r0, #12]
 80052d0:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80052d4:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80052d6:	2901      	cmp	r1, #1
 80052d8:	d013      	beq.n	8005302 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 80052da:	bb19      	cbnz	r1, 8005324 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80052dc:	68c3      	ldr	r3, [r0, #12]
 80052de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80052e2:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 80052e4:	2400      	movs	r4, #0
      HAL_Delay(10U);
 80052e6:	200a      	movs	r0, #10
 80052e8:	f7fb fecc 	bl	8001084 <HAL_Delay>
      ms += 10U;
 80052ec:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80052ee:	4628      	mov	r0, r5
 80052f0:	f7ff ffe7 	bl	80052c2 <USB_GetMode>
 80052f4:	b108      	cbz	r0, 80052fa <USB_SetCurrentMode+0x30>
 80052f6:	2cc7      	cmp	r4, #199	@ 0xc7
 80052f8:	d9f5      	bls.n	80052e6 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80052fa:	2cc8      	cmp	r4, #200	@ 0xc8
 80052fc:	d014      	beq.n	8005328 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 80052fe:	2000      	movs	r0, #0
}
 8005300:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005302:	68c3      	ldr	r3, [r0, #12]
 8005304:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005308:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 800530a:	2400      	movs	r4, #0
      HAL_Delay(10U);
 800530c:	200a      	movs	r0, #10
 800530e:	f7fb feb9 	bl	8001084 <HAL_Delay>
      ms += 10U;
 8005312:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005314:	4628      	mov	r0, r5
 8005316:	f7ff ffd4 	bl	80052c2 <USB_GetMode>
 800531a:	2801      	cmp	r0, #1
 800531c:	d0ed      	beq.n	80052fa <USB_SetCurrentMode+0x30>
 800531e:	2cc7      	cmp	r4, #199	@ 0xc7
 8005320:	d9f4      	bls.n	800530c <USB_SetCurrentMode+0x42>
 8005322:	e7ea      	b.n	80052fa <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8005324:	2001      	movs	r0, #1
 8005326:	e7eb      	b.n	8005300 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8005328:	2001      	movs	r0, #1
 800532a:	e7e9      	b.n	8005300 <USB_SetCurrentMode+0x36>

0800532c <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800532c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005330:	f36f 030a 	bfc	r3, #0, #11
 8005334:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005338:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 800533c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005340:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8005344:	2000      	movs	r0, #0
 8005346:	4770      	bx	lr

08005348 <USB_EP0_OutStart>:
{
 8005348:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800534a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800534c:	4b15      	ldr	r3, [pc, #84]	@ (80053a4 <USB_EP0_OutStart+0x5c>)
 800534e:	429c      	cmp	r4, r3
 8005350:	d903      	bls.n	800535a <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005352:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005356:	2b00      	cmp	r3, #0
 8005358:	db16      	blt.n	8005388 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800535a:	2400      	movs	r4, #0
 800535c:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005360:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8005364:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8005368:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800536c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8005370:	f044 0418 	orr.w	r4, r4, #24
 8005374:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005378:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 800537c:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 8005380:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 8005384:	2901      	cmp	r1, #1
 8005386:	d003      	beq.n	8005390 <USB_EP0_OutStart+0x48>
}
 8005388:	2000      	movs	r0, #0
 800538a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800538e:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005390:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005394:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005398:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800539c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80053a0:	e7f2      	b.n	8005388 <USB_EP0_OutStart+0x40>
 80053a2:	bf00      	nop
 80053a4:	4f54300a 	.word	0x4f54300a

080053a8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80053a8:	4a03      	ldr	r2, [pc, #12]	@ (80053b8 <SystemInit+0x10>)
 80053aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80053ae:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80053b2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80053b6:	4770      	bx	lr
 80053b8:	e000ed00 	.word	0xe000ed00

080053bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80053bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80053be:	2200      	movs	r2, #0
 80053c0:	490f      	ldr	r1, [pc, #60]	@ (8005400 <MX_USB_DEVICE_Init+0x44>)
 80053c2:	4810      	ldr	r0, [pc, #64]	@ (8005404 <MX_USB_DEVICE_Init+0x48>)
 80053c4:	f000 f980 	bl	80056c8 <USBD_Init>
 80053c8:	b970      	cbnz	r0, 80053e8 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 80053ca:	490f      	ldr	r1, [pc, #60]	@ (8005408 <MX_USB_DEVICE_Init+0x4c>)
 80053cc:	480d      	ldr	r0, [pc, #52]	@ (8005404 <MX_USB_DEVICE_Init+0x48>)
 80053ce:	f000 f992 	bl	80056f6 <USBD_RegisterClass>
 80053d2:	b960      	cbnz	r0, 80053ee <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 80053d4:	490d      	ldr	r1, [pc, #52]	@ (800540c <MX_USB_DEVICE_Init+0x50>)
 80053d6:	480b      	ldr	r0, [pc, #44]	@ (8005404 <MX_USB_DEVICE_Init+0x48>)
 80053d8:	f001 f9a0 	bl	800671c <USBD_MSC_RegisterStorage>
 80053dc:	b950      	cbnz	r0, 80053f4 <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80053de:	4809      	ldr	r0, [pc, #36]	@ (8005404 <MX_USB_DEVICE_Init+0x48>)
 80053e0:	f000 f9a9 	bl	8005736 <USBD_Start>
 80053e4:	b948      	cbnz	r0, 80053fa <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80053e6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80053e8:	f7fb fb2e 	bl	8000a48 <Error_Handler>
 80053ec:	e7ed      	b.n	80053ca <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 80053ee:	f7fb fb2b 	bl	8000a48 <Error_Handler>
 80053f2:	e7ef      	b.n	80053d4 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 80053f4:	f7fb fb28 	bl	8000a48 <Error_Handler>
 80053f8:	e7f1      	b.n	80053de <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 80053fa:	f7fb fb25 	bl	8000a48 <Error_Handler>
}
 80053fe:	e7f2      	b.n	80053e6 <MX_USB_DEVICE_Init+0x2a>
 8005400:	20000040 	.word	0x20000040
 8005404:	2000054c 	.word	0x2000054c
 8005408:	2000008c 	.word	0x2000008c
 800540c:	200000e0 	.word	0x200000e0

08005410 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8005410:	b530      	push	{r4, r5, lr}
 8005412:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005414:	2300      	movs	r3, #0
 8005416:	9303      	str	r3, [sp, #12]
 8005418:	9304      	str	r3, [sp, #16]
 800541a:	9305      	str	r3, [sp, #20]
 800541c:	9306      	str	r3, [sp, #24]
 800541e:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8005420:	6803      	ldr	r3, [r0, #0]
 8005422:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005426:	d001      	beq.n	800542c <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8005428:	b009      	add	sp, #36	@ 0x24
 800542a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800542c:	2500      	movs	r5, #0
 800542e:	9501      	str	r5, [sp, #4]
 8005430:	4c16      	ldr	r4, [pc, #88]	@ (800548c <HAL_PCD_MspInit+0x7c>)
 8005432:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005434:	f043 0301 	orr.w	r3, r3, #1
 8005438:	6323      	str	r3, [r4, #48]	@ 0x30
 800543a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	9301      	str	r3, [sp, #4]
 8005442:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005444:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005448:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800544a:	2302      	movs	r3, #2
 800544c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800544e:	2303      	movs	r3, #3
 8005450:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8005452:	230a      	movs	r3, #10
 8005454:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005456:	a903      	add	r1, sp, #12
 8005458:	480d      	ldr	r0, [pc, #52]	@ (8005490 <HAL_PCD_MspInit+0x80>)
 800545a:	f7fc f9fd 	bl	8001858 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800545e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005460:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005464:	6363      	str	r3, [r4, #52]	@ 0x34
 8005466:	9502      	str	r5, [sp, #8]
 8005468:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800546a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800546e:	6463      	str	r3, [r4, #68]	@ 0x44
 8005470:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005472:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005476:	9302      	str	r3, [sp, #8]
 8005478:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800547a:	462a      	mov	r2, r5
 800547c:	4629      	mov	r1, r5
 800547e:	2043      	movs	r0, #67	@ 0x43
 8005480:	f7fb fff8 	bl	8001474 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8005484:	2043      	movs	r0, #67	@ 0x43
 8005486:	f7fc f805 	bl	8001494 <HAL_NVIC_EnableIRQ>
}
 800548a:	e7cd      	b.n	8005428 <HAL_PCD_MspInit+0x18>
 800548c:	40023800 	.word	0x40023800
 8005490:	40020000 	.word	0x40020000

08005494 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005494:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005496:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 800549a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800549e:	f000 f960 	bl	8005762 <USBD_LL_SetupStage>
}
 80054a2:	bd08      	pop	{r3, pc}

080054a4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80054a4:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80054a6:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80054aa:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80054ae:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80054b2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80054b6:	f000 fa27 	bl	8005908 <USBD_LL_DataOutStage>
}
 80054ba:	bd08      	pop	{r3, pc}

080054bc <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80054bc:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80054be:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80054c2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80054c6:	6a1a      	ldr	r2, [r3, #32]
 80054c8:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80054cc:	f000 fa81 	bl	80059d2 <USBD_LL_DataInStage>
}
 80054d0:	bd08      	pop	{r3, pc}

080054d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80054d2:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80054d4:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80054d8:	f000 f9c1 	bl	800585e <USBD_LL_SOF>
}
 80054dc:	bd08      	pop	{r3, pc}

080054de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80054de:	b510      	push	{r4, lr}
 80054e0:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80054e2:	79c1      	ldrb	r1, [r0, #7]
 80054e4:	b111      	cbz	r1, 80054ec <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80054e6:	2902      	cmp	r1, #2
 80054e8:	d109      	bne.n	80054fe <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 80054ea:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80054ec:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80054f0:	f000 f996 	bl	8005820 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80054f4:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 80054f8:	f000 f95f 	bl	80057ba <USBD_LL_Reset>
}
 80054fc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80054fe:	f7fb faa3 	bl	8000a48 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8005502:	2101      	movs	r1, #1
 8005504:	e7f2      	b.n	80054ec <HAL_PCD_ResetCallback+0xe>
	...

08005508 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005508:	b510      	push	{r4, lr}
 800550a:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800550c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005510:	f000 f989 	bl	8005826 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8005514:	6822      	ldr	r2, [r4, #0]
 8005516:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 800551a:	f043 0301 	orr.w	r3, r3, #1
 800551e:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8005522:	7ae3      	ldrb	r3, [r4, #11]
 8005524:	b123      	cbz	r3, 8005530 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005526:	4a03      	ldr	r2, [pc, #12]	@ (8005534 <HAL_PCD_SuspendCallback+0x2c>)
 8005528:	6913      	ldr	r3, [r2, #16]
 800552a:	f043 0306 	orr.w	r3, r3, #6
 800552e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8005530:	bd10      	pop	{r4, pc}
 8005532:	bf00      	nop
 8005534:	e000ed00 	.word	0xe000ed00

08005538 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005538:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800553a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800553e:	f000 f981 	bl	8005844 <USBD_LL_Resume>
}
 8005542:	bd08      	pop	{r3, pc}

08005544 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005544:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8005546:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800554a:	f000 f9b0 	bl	80058ae <USBD_LL_IsoOUTIncomplete>
}
 800554e:	bd08      	pop	{r3, pc}

08005550 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005550:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8005552:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005556:	f000 f993 	bl	8005880 <USBD_LL_IsoINIncomplete>
}
 800555a:	bd08      	pop	{r3, pc}

0800555c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800555c:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800555e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8005562:	f000 f9bb 	bl	80058dc <USBD_LL_DevConnected>
}
 8005566:	bd08      	pop	{r3, pc}

08005568 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8005568:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800556a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800556e:	f000 f9b7 	bl	80058e0 <USBD_LL_DevDisconnected>
}
 8005572:	bd08      	pop	{r3, pc}

08005574 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8005574:	7802      	ldrb	r2, [r0, #0]
 8005576:	b10a      	cbz	r2, 800557c <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8005578:	2000      	movs	r0, #0
 800557a:	4770      	bx	lr
{
 800557c:	b510      	push	{r4, lr}
 800557e:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8005580:	4815      	ldr	r0, [pc, #84]	@ (80055d8 <USBD_LL_Init+0x64>)
 8005582:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8005586:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800558a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800558e:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8005590:	2304      	movs	r3, #4
 8005592:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005594:	2202      	movs	r2, #2
 8005596:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8005598:	2300      	movs	r3, #0
 800559a:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800559c:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800559e:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80055a0:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80055a2:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80055a4:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80055a6:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80055a8:	f7fc fe7a 	bl	80022a0 <HAL_PCD_Init>
 80055ac:	b980      	cbnz	r0, 80055d0 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80055ae:	4c0a      	ldr	r4, [pc, #40]	@ (80055d8 <USBD_LL_Init+0x64>)
 80055b0:	2180      	movs	r1, #128	@ 0x80
 80055b2:	4620      	mov	r0, r4
 80055b4:	f7fd fc5d 	bl	8002e72 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80055b8:	2240      	movs	r2, #64	@ 0x40
 80055ba:	2100      	movs	r1, #0
 80055bc:	4620      	mov	r0, r4
 80055be:	f7fd fc32 	bl	8002e26 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80055c2:	2280      	movs	r2, #128	@ 0x80
 80055c4:	2101      	movs	r1, #1
 80055c6:	4620      	mov	r0, r4
 80055c8:	f7fd fc2d 	bl	8002e26 <HAL_PCDEx_SetTxFiFo>
}
 80055cc:	2000      	movs	r0, #0
 80055ce:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80055d0:	f7fb fa3a 	bl	8000a48 <Error_Handler>
 80055d4:	e7eb      	b.n	80055ae <USBD_LL_Init+0x3a>
 80055d6:	bf00      	nop
 80055d8:	20000ab0 	.word	0x20000ab0

080055dc <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80055dc:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 80055e0:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80055e4:	d108      	bne.n	80055f8 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80055e6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80055ea:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80055ee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80055f2:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 80055f6:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80055f8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80055fc:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8005600:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005604:	7d98      	ldrb	r0, [r3, #22]
 8005606:	4770      	bx	lr

08005608 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005608:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800560a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800560e:	f7fd f84b 	bl	80026a8 <HAL_PCD_EP_GetRxCount>
}
 8005612:	bd08      	pop	{r3, pc}

08005614 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8005614:	4800      	ldr	r0, [pc, #0]	@ (8005618 <USBD_static_malloc+0x4>)
 8005616:	4770      	bx	lr
 8005618:	20000828 	.word	0x20000828

0800561c <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 800561c:	4770      	bx	lr

0800561e <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800561e:	2803      	cmp	r0, #3
 8005620:	d805      	bhi.n	800562e <USBD_Get_USB_Status+0x10>
 8005622:	e8df f000 	tbb	[pc, r0]
 8005626:	0405      	.short	0x0405
 8005628:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800562a:	2001      	movs	r0, #1
    break;
 800562c:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800562e:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8005630:	4770      	bx	lr

08005632 <USBD_LL_Start>:
{
 8005632:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8005634:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8005638:	f7fc feb3 	bl	80023a2 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800563c:	f7ff ffef 	bl	800561e <USBD_Get_USB_Status>
}
 8005640:	bd08      	pop	{r3, pc}

08005642 <USBD_LL_OpenEP>:
{
 8005642:	b508      	push	{r3, lr}
 8005644:	4694      	mov	ip, r2
 8005646:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005648:	4663      	mov	r3, ip
 800564a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800564e:	f7fc ff88 	bl	8002562 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005652:	f7ff ffe4 	bl	800561e <USBD_Get_USB_Status>
}
 8005656:	bd08      	pop	{r3, pc}

08005658 <USBD_LL_CloseEP>:
{
 8005658:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800565a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800565e:	f7fc ffc6 	bl	80025ee <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005662:	f7ff ffdc 	bl	800561e <USBD_Get_USB_Status>
}
 8005666:	bd08      	pop	{r3, pc}

08005668 <USBD_LL_FlushEP>:
{
 8005668:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800566a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800566e:	f7fd fbbf 	bl	8002df0 <HAL_PCD_EP_Flush>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005672:	f7ff ffd4 	bl	800561e <USBD_Get_USB_Status>
}
 8005676:	bd08      	pop	{r3, pc}

08005678 <USBD_LL_StallEP>:
{
 8005678:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800567a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800567e:	f7fd f841 	bl	8002704 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005682:	f7ff ffcc 	bl	800561e <USBD_Get_USB_Status>
}
 8005686:	bd08      	pop	{r3, pc}

08005688 <USBD_LL_ClearStallEP>:
{
 8005688:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800568a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800568e:	f7fd f87c 	bl	800278a <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005692:	f7ff ffc4 	bl	800561e <USBD_Get_USB_Status>
}
 8005696:	bd08      	pop	{r3, pc}

08005698 <USBD_LL_SetUSBAddress>:
{
 8005698:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800569a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800569e:	f7fc ff4d 	bl	800253c <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80056a2:	f7ff ffbc 	bl	800561e <USBD_Get_USB_Status>
}
 80056a6:	bd08      	pop	{r3, pc}

080056a8 <USBD_LL_Transmit>:
{
 80056a8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80056aa:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80056ae:	f7fd f804 	bl	80026ba <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80056b2:	f7ff ffb4 	bl	800561e <USBD_Get_USB_Status>
}
 80056b6:	bd08      	pop	{r3, pc}

080056b8 <USBD_LL_PrepareReceive>:
{
 80056b8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80056ba:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80056be:	f7fc ffce 	bl	800265e <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80056c2:	f7ff ffac 	bl	800561e <USBD_Get_USB_Status>
}
 80056c6:	bd08      	pop	{r3, pc}

080056c8 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80056c8:	b198      	cbz	r0, 80056f2 <USBD_Init+0x2a>
{
 80056ca:	b508      	push	{r3, lr}
 80056cc:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80056ce:	2000      	movs	r0, #0
 80056d0:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80056d4:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80056d8:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80056dc:	b109      	cbz	r1, 80056e2 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 80056de:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80056e2:	2101      	movs	r1, #1
 80056e4:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 80056e8:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7ff ff42 	bl	8005574 <USBD_LL_Init>

  return ret;
}
 80056f0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 80056f2:	2003      	movs	r0, #3
}
 80056f4:	4770      	bx	lr

080056f6 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80056f6:	b510      	push	{r4, lr}
 80056f8:	b082      	sub	sp, #8
  uint16_t len = 0U;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8005700:	b1b9      	cbz	r1, 8005732 <USBD_RegisterClass+0x3c>
 8005702:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005704:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005708:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800570c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800570e:	b143      	cbz	r3, 8005722 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005710:	32ae      	adds	r2, #174	@ 0xae
 8005712:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8005716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005718:	f10d 0006 	add.w	r0, sp, #6
 800571c:	4798      	blx	r3
 800571e:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8005722:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8005726:	3301      	adds	r3, #1
 8005728:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 800572c:	2000      	movs	r0, #0
}
 800572e:	b002      	add	sp, #8
 8005730:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8005732:	2003      	movs	r0, #3
 8005734:	e7fb      	b.n	800572e <USBD_RegisterClass+0x38>

08005736 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005736:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005738:	f7ff ff7b 	bl	8005632 <USBD_LL_Start>
}
 800573c:	bd08      	pop	{r3, pc}

0800573e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800573e:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005740:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005744:	b113      	cbz	r3, 800574c <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800574a:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 800574c:	2000      	movs	r0, #0
 800574e:	e7fc      	b.n	800574a <USBD_SetClassConfig+0xc>

08005750 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005750:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8005752:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	4798      	blx	r3
 800575a:	b900      	cbnz	r0, 800575e <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800575c:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 800575e:	2003      	movs	r0, #3
 8005760:	e7fc      	b.n	800575c <USBD_ClrClassConfig+0xc>

08005762 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005762:	b538      	push	{r3, r4, r5, lr}
 8005764:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005766:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 800576a:	4628      	mov	r0, r5
 800576c:	f000 f9cd 	bl	8005b0a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005770:	2301      	movs	r3, #1
 8005772:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005776:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 800577a:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800577e:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8005782:	f001 031f 	and.w	r3, r1, #31
 8005786:	2b01      	cmp	r3, #1
 8005788:	d007      	beq.n	800579a <USBD_LL_SetupStage+0x38>
 800578a:	2b02      	cmp	r3, #2
 800578c:	d00a      	beq.n	80057a4 <USBD_LL_SetupStage+0x42>
 800578e:	b973      	cbnz	r3, 80057ae <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005790:	4629      	mov	r1, r5
 8005792:	4620      	mov	r0, r4
 8005794:	f000 fb8e 	bl	8005eb4 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8005798:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800579a:	4629      	mov	r1, r5
 800579c:	4620      	mov	r0, r4
 800579e:	f000 fbc4 	bl	8005f2a <USBD_StdItfReq>
      break;
 80057a2:	e7f9      	b.n	8005798 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80057a4:	4629      	mov	r1, r5
 80057a6:	4620      	mov	r0, r4
 80057a8:	f000 fc01 	bl	8005fae <USBD_StdEPReq>
      break;
 80057ac:	e7f4      	b.n	8005798 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80057ae:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80057b2:	4620      	mov	r0, r4
 80057b4:	f7ff ff60 	bl	8005678 <USBD_LL_StallEP>
      break;
 80057b8:	e7ee      	b.n	8005798 <USBD_LL_SetupStage+0x36>

080057ba <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80057ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057bc:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80057be:	2301      	movs	r3, #1
 80057c0:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80057c4:	2300      	movs	r3, #0
 80057c6:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 80057ca:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 80057cc:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80057d0:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80057d4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80057d8:	b1e3      	cbz	r3, 8005814 <USBD_LL_Reset+0x5a>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	b1e3      	cbz	r3, 8005818 <USBD_LL_Reset+0x5e>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80057de:	2100      	movs	r1, #0
 80057e0:	4798      	blx	r3
 80057e2:	4607      	mov	r7, r0
 80057e4:	b9d0      	cbnz	r0, 800581c <USBD_LL_Reset+0x62>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80057e6:	2340      	movs	r3, #64	@ 0x40
 80057e8:	2200      	movs	r2, #0
 80057ea:	4611      	mov	r1, r2
 80057ec:	4620      	mov	r0, r4
 80057ee:	f7ff ff28 	bl	8005642 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80057f2:	2601      	movs	r6, #1
 80057f4:	f884 6163 	strb.w	r6, [r4, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80057f8:	2540      	movs	r5, #64	@ 0x40
 80057fa:	f8a4 5160 	strh.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80057fe:	462b      	mov	r3, r5
 8005800:	2200      	movs	r2, #0
 8005802:	2180      	movs	r1, #128	@ 0x80
 8005804:	4620      	mov	r0, r4
 8005806:	f7ff ff1c 	bl	8005642 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800580a:	f884 6023 	strb.w	r6, [r4, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800580e:	8425      	strh	r5, [r4, #32]

  return ret;
}
 8005810:	4638      	mov	r0, r7
 8005812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8005814:	2700      	movs	r7, #0
 8005816:	e7e6      	b.n	80057e6 <USBD_LL_Reset+0x2c>
 8005818:	2700      	movs	r7, #0
 800581a:	e7e4      	b.n	80057e6 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 800581c:	2703      	movs	r7, #3
 800581e:	e7e2      	b.n	80057e6 <USBD_LL_Reset+0x2c>

08005820 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8005820:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8005822:	2000      	movs	r0, #0
 8005824:	4770      	bx	lr

08005826 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8005826:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800582a:	b2db      	uxtb	r3, r3
 800582c:	2b04      	cmp	r3, #4
 800582e:	d004      	beq.n	800583a <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 8005830:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005834:	b2db      	uxtb	r3, r3
 8005836:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800583a:	2304      	movs	r3, #4
 800583c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8005840:	2000      	movs	r0, #0
 8005842:	4770      	bx	lr

08005844 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005844:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b04      	cmp	r3, #4
 800584c:	d001      	beq.n	8005852 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 800584e:	2000      	movs	r0, #0
 8005850:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8005852:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8005856:	b2db      	uxtb	r3, r3
 8005858:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 800585c:	e7f7      	b.n	800584e <USBD_LL_Resume+0xa>

0800585e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800585e:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005860:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b03      	cmp	r3, #3
 8005868:	d001      	beq.n	800586e <USBD_LL_SOF+0x10>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 800586a:	2000      	movs	r0, #0
 800586c:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 800586e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005872:	2b00      	cmp	r3, #0
 8005874:	d0f9      	beq.n	800586a <USBD_LL_SOF+0xc>
      if (pdev->pClass[0]->SOF != NULL)
 8005876:	69db      	ldr	r3, [r3, #28]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d0f6      	beq.n	800586a <USBD_LL_SOF+0xc>
        (void)pdev->pClass[0]->SOF(pdev);
 800587c:	4798      	blx	r3
 800587e:	e7f4      	b.n	800586a <USBD_LL_SOF+0xc>

08005880 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005880:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8005882:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005886:	33ae      	adds	r3, #174	@ 0xae
 8005888:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800588c:	b15a      	cbz	r2, 80058a6 <USBD_LL_IsoINIncomplete+0x26>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800588e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b03      	cmp	r3, #3
 8005896:	d001      	beq.n	800589c <USBD_LL_IsoINIncomplete+0x1c>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8005898:	2000      	movs	r0, #0
}
 800589a:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800589c:	6a13      	ldr	r3, [r2, #32]
 800589e:	b123      	cbz	r3, 80058aa <USBD_LL_IsoINIncomplete+0x2a>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80058a0:	4798      	blx	r3
  return USBD_OK;
 80058a2:	2000      	movs	r0, #0
 80058a4:	e7f9      	b.n	800589a <USBD_LL_IsoINIncomplete+0x1a>
    return USBD_FAIL;
 80058a6:	2003      	movs	r0, #3
 80058a8:	e7f7      	b.n	800589a <USBD_LL_IsoINIncomplete+0x1a>
  return USBD_OK;
 80058aa:	2000      	movs	r0, #0
 80058ac:	e7f5      	b.n	800589a <USBD_LL_IsoINIncomplete+0x1a>

080058ae <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80058ae:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80058b0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80058b4:	33ae      	adds	r3, #174	@ 0xae
 80058b6:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80058ba:	b15a      	cbz	r2, 80058d4 <USBD_LL_IsoOUTIncomplete+0x26>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80058bc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b03      	cmp	r3, #3
 80058c4:	d001      	beq.n	80058ca <USBD_LL_IsoOUTIncomplete+0x1c>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80058c6:	2000      	movs	r0, #0
}
 80058c8:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80058ca:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80058cc:	b123      	cbz	r3, 80058d8 <USBD_LL_IsoOUTIncomplete+0x2a>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80058ce:	4798      	blx	r3
  return USBD_OK;
 80058d0:	2000      	movs	r0, #0
 80058d2:	e7f9      	b.n	80058c8 <USBD_LL_IsoOUTIncomplete+0x1a>
    return USBD_FAIL;
 80058d4:	2003      	movs	r0, #3
 80058d6:	e7f7      	b.n	80058c8 <USBD_LL_IsoOUTIncomplete+0x1a>
  return USBD_OK;
 80058d8:	2000      	movs	r0, #0
 80058da:	e7f5      	b.n	80058c8 <USBD_LL_IsoOUTIncomplete+0x1a>

080058dc <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 80058dc:	2000      	movs	r0, #0
 80058de:	4770      	bx	lr

080058e0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80058e0:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80058e2:	2301      	movs	r3, #1
 80058e4:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80058e8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80058ec:	b123      	cbz	r3, 80058f8 <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	7901      	ldrb	r1, [r0, #4]
 80058f2:	4798      	blx	r3
 80058f4:	b910      	cbnz	r0, 80058fc <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 80058f6:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 80058f8:	2000      	movs	r0, #0
 80058fa:	e7fc      	b.n	80058f6 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 80058fc:	2003      	movs	r0, #3
 80058fe:	e7fa      	b.n	80058f6 <USBD_LL_DevDisconnected+0x16>

08005900 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8005900:	2000      	movs	r0, #0
 8005902:	4770      	bx	lr

08005904 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8005904:	2000      	movs	r0, #0
 8005906:	4770      	bx	lr

08005908 <USBD_LL_DataOutStage>:
{
 8005908:	b538      	push	{r3, r4, r5, lr}
 800590a:	4604      	mov	r4, r0
  if (epnum == 0U)
 800590c:	460d      	mov	r5, r1
 800590e:	2900      	cmp	r1, #0
 8005910:	d145      	bne.n	800599e <USBD_LL_DataOutStage+0x96>
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005912:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 8005916:	2b03      	cmp	r3, #3
 8005918:	d001      	beq.n	800591e <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 800591a:	4608      	mov	r0, r1
}
 800591c:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800591e:	f8d0 3158 	ldr.w	r3, [r0, #344]	@ 0x158
 8005922:	f8b0 2160 	ldrh.w	r2, [r0, #352]	@ 0x160
 8005926:	4293      	cmp	r3, r2
 8005928:	d809      	bhi.n	800593e <USBD_LL_DataOutStage+0x36>
        switch (pdev->request.bmRequest & 0x1FU)
 800592a:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 800592e:	f003 031f 	and.w	r3, r3, #31
 8005932:	2b01      	cmp	r3, #1
 8005934:	d012      	beq.n	800595c <USBD_LL_DataOutStage+0x54>
 8005936:	2b02      	cmp	r3, #2
 8005938:	d01f      	beq.n	800597a <USBD_LL_DataOutStage+0x72>
 800593a:	4608      	mov	r0, r1
 800593c:	e013      	b.n	8005966 <USBD_LL_DataOutStage+0x5e>
        pep->rem_length -= pep->maxpacket;
 800593e:	1a9b      	subs	r3, r3, r2
 8005940:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158
        pep->pbuffer += pep->maxpacket;
 8005944:	f8d0 1164 	ldr.w	r1, [r0, #356]	@ 0x164
 8005948:	4411      	add	r1, r2
 800594a:	f8c0 1164 	str.w	r1, [r0, #356]	@ 0x164
        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800594e:	429a      	cmp	r2, r3
 8005950:	bf38      	it	cc
 8005952:	461a      	movcc	r2, r3
 8005954:	f000 fd18 	bl	8006388 <USBD_CtlContinueRx>
  return USBD_OK;
 8005958:	4628      	mov	r0, r5
 800595a:	e7df      	b.n	800591c <USBD_LL_DataOutStage+0x14>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800595c:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8005960:	f7ff ffce 	bl	8005900 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005964:	b920      	cbnz	r0, 8005970 <USBD_LL_DataOutStage+0x68>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005966:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b03      	cmp	r3, #3
 800596e:	d009      	beq.n	8005984 <USBD_LL_DataOutStage+0x7c>
        (void)USBD_CtlSendStatus(pdev);
 8005970:	4620      	mov	r0, r4
 8005972:	f000 fd11 	bl	8006398 <USBD_CtlSendStatus>
  return USBD_OK;
 8005976:	4628      	mov	r0, r5
 8005978:	e7d0      	b.n	800591c <USBD_LL_DataOutStage+0x14>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800597a:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800597e:	f7ff ffc1 	bl	8005904 <USBD_CoreFindEP>
            break;
 8005982:	e7ef      	b.n	8005964 <USBD_LL_DataOutStage+0x5c>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005984:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8005988:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800598c:	691a      	ldr	r2, [r3, #16]
 800598e:	2a00      	cmp	r2, #0
 8005990:	d0ee      	beq.n	8005970 <USBD_LL_DataOutStage+0x68>
              pdev->classId = idx;
 8005992:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	4620      	mov	r0, r4
 800599a:	4798      	blx	r3
 800599c:	e7e8      	b.n	8005970 <USBD_LL_DataOutStage+0x68>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800599e:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80059a2:	f7ff ffaf 	bl	8005904 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80059a6:	b990      	cbnz	r0, 80059ce <USBD_LL_DataOutStage+0xc6>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059a8:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b03      	cmp	r3, #3
 80059b0:	d1b4      	bne.n	800591c <USBD_LL_DataOutStage+0x14>
        if (pdev->pClass[idx]->DataOut != NULL)
 80059b2:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80059b6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80059ba:	699a      	ldr	r2, [r3, #24]
 80059bc:	2a00      	cmp	r2, #0
 80059be:	d0ad      	beq.n	800591c <USBD_LL_DataOutStage+0x14>
          pdev->classId = idx;
 80059c0:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80059c4:	699b      	ldr	r3, [r3, #24]
 80059c6:	4629      	mov	r1, r5
 80059c8:	4620      	mov	r0, r4
 80059ca:	4798      	blx	r3
      if (ret != USBD_OK)
 80059cc:	e7a6      	b.n	800591c <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 80059ce:	2000      	movs	r0, #0
 80059d0:	e7a4      	b.n	800591c <USBD_LL_DataOutStage+0x14>

080059d2 <USBD_LL_DataInStage>:
{
 80059d2:	b538      	push	{r3, r4, r5, lr}
 80059d4:	4604      	mov	r4, r0
  if (epnum == 0U)
 80059d6:	460d      	mov	r5, r1
 80059d8:	2900      	cmp	r1, #0
 80059da:	d14c      	bne.n	8005a76 <USBD_LL_DataInStage+0xa4>
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80059dc:	f8d0 3294 	ldr.w	r3, [r0, #660]	@ 0x294
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	d007      	beq.n	80059f4 <USBD_LL_DataInStage+0x22>
    if (pdev->dev_test_mode != 0U)
 80059e4:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 80059e8:	b118      	cbz	r0, 80059f2 <USBD_LL_DataInStage+0x20>
      pdev->dev_test_mode = 0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 80059f0:	4628      	mov	r0, r5
}
 80059f2:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 80059f4:	6982      	ldr	r2, [r0, #24]
 80059f6:	8c03      	ldrh	r3, [r0, #32]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d80e      	bhi.n	8005a1a <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d01a      	beq.n	8005a36 <USBD_LL_DataInStage+0x64>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a00:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b03      	cmp	r3, #3
 8005a08:	d029      	beq.n	8005a5e <USBD_LL_DataInStage+0x8c>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005a0a:	2180      	movs	r1, #128	@ 0x80
 8005a0c:	4620      	mov	r0, r4
 8005a0e:	f7ff fe33 	bl	8005678 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005a12:	4620      	mov	r0, r4
 8005a14:	f000 fccb 	bl	80063ae <USBD_CtlReceiveStatus>
 8005a18:	e7e4      	b.n	80059e4 <USBD_LL_DataInStage+0x12>
        pep->rem_length -= pep->maxpacket;
 8005a1a:	1ad2      	subs	r2, r2, r3
 8005a1c:	6182      	str	r2, [r0, #24]
        pep->pbuffer += pep->maxpacket;
 8005a1e:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8005a20:	4419      	add	r1, r3
 8005a22:	6241      	str	r1, [r0, #36]	@ 0x24
        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8005a24:	f000 fca8 	bl	8006378 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005a28:	2300      	movs	r3, #0
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4620      	mov	r0, r4
 8005a30:	f7ff fe42 	bl	80056b8 <USBD_LL_PrepareReceive>
 8005a34:	e7d6      	b.n	80059e4 <USBD_LL_DataInStage+0x12>
            (pep->total_length >= pep->maxpacket) &&
 8005a36:	6942      	ldr	r2, [r0, #20]
        if ((pep->maxpacket == pep->rem_length) &&
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d8e1      	bhi.n	8005a00 <USBD_LL_DataInStage+0x2e>
            (pep->total_length < pdev->ep0_data_len))
 8005a3c:	f8d0 3298 	ldr.w	r3, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d2dd      	bcs.n	8005a00 <USBD_LL_DataInStage+0x2e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005a44:	2200      	movs	r2, #0
 8005a46:	4611      	mov	r1, r2
 8005a48:	f000 fc96 	bl	8006378 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005a52:	460b      	mov	r3, r1
 8005a54:	460a      	mov	r2, r1
 8005a56:	4620      	mov	r0, r4
 8005a58:	f7ff fe2e 	bl	80056b8 <USBD_LL_PrepareReceive>
 8005a5c:	e7c2      	b.n	80059e4 <USBD_LL_DataInStage+0x12>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005a5e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8005a62:	68da      	ldr	r2, [r3, #12]
 8005a64:	2a00      	cmp	r2, #0
 8005a66:	d0d0      	beq.n	8005a0a <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	4620      	mov	r0, r4
 8005a72:	4798      	blx	r3
 8005a74:	e7c9      	b.n	8005a0a <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005a76:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8005a7a:	f7ff ff43 	bl	8005904 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005a7e:	b990      	cbnz	r0, 8005aa6 <USBD_LL_DataInStage+0xd4>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a80:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b03      	cmp	r3, #3
 8005a88:	d1b3      	bne.n	80059f2 <USBD_LL_DataInStage+0x20>
        if (pdev->pClass[idx]->DataIn != NULL)
 8005a8a:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8005a8e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8005a92:	695a      	ldr	r2, [r3, #20]
 8005a94:	2a00      	cmp	r2, #0
 8005a96:	d0ac      	beq.n	80059f2 <USBD_LL_DataInStage+0x20>
          pdev->classId = idx;
 8005a98:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	4629      	mov	r1, r5
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	4798      	blx	r3
          if (ret != USBD_OK)
 8005aa4:	e7a5      	b.n	80059f2 <USBD_LL_DataInStage+0x20>
  return USBD_OK;
 8005aa6:	2000      	movs	r0, #0
 8005aa8:	e7a3      	b.n	80059f2 <USBD_LL_DataInStage+0x20>

08005aaa <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8005aaa:	880b      	ldrh	r3, [r1, #0]
 8005aac:	7802      	ldrb	r2, [r0, #0]
 8005aae:	4413      	add	r3, r2
 8005ab0:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8005ab2:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 8005ab4:	4418      	add	r0, r3
 8005ab6:	4770      	bx	lr

08005ab8 <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 8005ab8:	8842      	ldrh	r2, [r0, #2]
 8005aba:	7803      	ldrb	r3, [r0, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d918      	bls.n	8005af2 <USBD_GetEpDesc+0x3a>
{
 8005ac0:	b530      	push	{r4, r5, lr}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	4604      	mov	r4, r0
 8005ac6:	460d      	mov	r5, r1
    ptr = desc->bLength;
 8005ac8:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 8005acc:	8863      	ldrh	r3, [r4, #2]
 8005ace:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d20a      	bcs.n	8005aec <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8005ad6:	f10d 0106 	add.w	r1, sp, #6
 8005ada:	f7ff ffe6 	bl	8005aaa <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8005ade:	7843      	ldrb	r3, [r0, #1]
 8005ae0:	2b05      	cmp	r3, #5
 8005ae2:	d1f3      	bne.n	8005acc <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8005ae4:	7883      	ldrb	r3, [r0, #2]
 8005ae6:	42ab      	cmp	r3, r5
 8005ae8:	d1f0      	bne.n	8005acc <USBD_GetEpDesc+0x14>
 8005aea:	e000      	b.n	8005aee <USBD_GetEpDesc+0x36>
 8005aec:	2000      	movs	r0, #0
}
 8005aee:	b003      	add	sp, #12
 8005af0:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8005af2:	2000      	movs	r0, #0
}
 8005af4:	4770      	bx	lr

08005af6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8005af6:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8005af8:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8005afa:	e002      	b.n	8005b02 <USBD_GetLen+0xc>
  {
    len++;
 8005afc:	3001      	adds	r0, #1
 8005afe:	b2c0      	uxtb	r0, r0
    pbuff++;
 8005b00:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8005b02:	781a      	ldrb	r2, [r3, #0]
 8005b04:	2a00      	cmp	r2, #0
 8005b06:	d1f9      	bne.n	8005afc <USBD_GetLen+0x6>
  }

  return len;
}
 8005b08:	4770      	bx	lr

08005b0a <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8005b0a:	780b      	ldrb	r3, [r1, #0]
 8005b0c:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8005b0e:	784b      	ldrb	r3, [r1, #1]
 8005b10:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8005b12:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8005b14:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005b16:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8005b1a:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8005b1c:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8005b1e:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005b20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8005b24:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8005b26:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8005b28:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005b2a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8005b2e:	80c3      	strh	r3, [r0, #6]
}
 8005b30:	4770      	bx	lr

08005b32 <USBD_CtlError>:
{
 8005b32:	b510      	push	{r4, lr}
 8005b34:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8005b36:	2180      	movs	r1, #128	@ 0x80
 8005b38:	f7ff fd9e 	bl	8005678 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	4620      	mov	r0, r4
 8005b40:	f7ff fd9a 	bl	8005678 <USBD_LL_StallEP>
}
 8005b44:	bd10      	pop	{r4, pc}

08005b46 <USBD_GetDescriptor>:
{
 8005b46:	b530      	push	{r4, r5, lr}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8005b54:	884a      	ldrh	r2, [r1, #2]
 8005b56:	0a13      	lsrs	r3, r2, #8
 8005b58:	3b01      	subs	r3, #1
 8005b5a:	2b06      	cmp	r3, #6
 8005b5c:	f200 80ab 	bhi.w	8005cb6 <USBD_GetDescriptor+0x170>
 8005b60:	e8df f003 	tbb	[pc, r3]
 8005b64:	a9331f04 	.word	0xa9331f04
 8005b68:	8da9      	.short	0x8da9
 8005b6a:	9a          	.byte	0x9a
 8005b6b:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005b6c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f10d 0106 	add.w	r1, sp, #6
 8005b76:	7c00      	ldrb	r0, [r0, #16]
 8005b78:	4798      	blx	r3
  if (req->wLength != 0U)
 8005b7a:	88ea      	ldrh	r2, [r5, #6]
 8005b7c:	2a00      	cmp	r2, #0
 8005b7e:	f000 80a3 	beq.w	8005cc8 <USBD_GetDescriptor+0x182>
    if (len != 0U)
 8005b82:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 8099 	beq.w	8005cbe <USBD_GetDescriptor+0x178>
      len = MIN(len, req->wLength);
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	bf28      	it	cs
 8005b90:	461a      	movcs	r2, r3
 8005b92:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005b96:	4601      	mov	r1, r0
 8005b98:	4620      	mov	r0, r4
 8005b9a:	f000 fbdf 	bl	800635c <USBD_CtlSendData>
}
 8005b9e:	b003      	add	sp, #12
 8005ba0:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ba2:	7c03      	ldrb	r3, [r0, #16]
 8005ba4:	b943      	cbnz	r3, 8005bb8 <USBD_GetDescriptor+0x72>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8005ba6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	f10d 0006 	add.w	r0, sp, #6
 8005bb0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005bb6:	e7e0      	b.n	8005b7a <USBD_GetDescriptor+0x34>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8005bb8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bbe:	f10d 0006 	add.w	r0, sp, #6
 8005bc2:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005bc4:	2302      	movs	r3, #2
 8005bc6:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005bc8:	e7d7      	b.n	8005b7a <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 8005bca:	b2d2      	uxtb	r2, r2
 8005bcc:	2a05      	cmp	r2, #5
 8005bce:	d852      	bhi.n	8005c76 <USBD_GetDescriptor+0x130>
 8005bd0:	e8df f002 	tbb	[pc, r2]
 8005bd4:	2a1d1003 	.word	0x2a1d1003
 8005bd8:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005bda:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	b123      	cbz	r3, 8005bec <USBD_GetDescriptor+0xa6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005be2:	f10d 0106 	add.w	r1, sp, #6
 8005be6:	7c00      	ldrb	r0, [r0, #16]
 8005be8:	4798      	blx	r3
  if (err != 0U)
 8005bea:	e7c6      	b.n	8005b7a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8005bec:	4629      	mov	r1, r5
 8005bee:	f7ff ffa0 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005bf2:	e7d4      	b.n	8005b9e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005bf4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	b123      	cbz	r3, 8005c06 <USBD_GetDescriptor+0xc0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005bfc:	f10d 0106 	add.w	r1, sp, #6
 8005c00:	7c00      	ldrb	r0, [r0, #16]
 8005c02:	4798      	blx	r3
  if (err != 0U)
 8005c04:	e7b9      	b.n	8005b7a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8005c06:	4629      	mov	r1, r5
 8005c08:	f7ff ff93 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005c0c:	e7c7      	b.n	8005b9e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005c0e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	b123      	cbz	r3, 8005c20 <USBD_GetDescriptor+0xda>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005c16:	f10d 0106 	add.w	r1, sp, #6
 8005c1a:	7c00      	ldrb	r0, [r0, #16]
 8005c1c:	4798      	blx	r3
  if (err != 0U)
 8005c1e:	e7ac      	b.n	8005b7a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8005c20:	4629      	mov	r1, r5
 8005c22:	f7ff ff86 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005c26:	e7ba      	b.n	8005b9e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005c28:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	b123      	cbz	r3, 8005c3a <USBD_GetDescriptor+0xf4>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005c30:	f10d 0106 	add.w	r1, sp, #6
 8005c34:	7c00      	ldrb	r0, [r0, #16]
 8005c36:	4798      	blx	r3
  if (err != 0U)
 8005c38:	e79f      	b.n	8005b7a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8005c3a:	4629      	mov	r1, r5
 8005c3c:	f7ff ff79 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005c40:	e7ad      	b.n	8005b9e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005c42:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005c46:	695b      	ldr	r3, [r3, #20]
 8005c48:	b123      	cbz	r3, 8005c54 <USBD_GetDescriptor+0x10e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005c4a:	f10d 0106 	add.w	r1, sp, #6
 8005c4e:	7c00      	ldrb	r0, [r0, #16]
 8005c50:	4798      	blx	r3
  if (err != 0U)
 8005c52:	e792      	b.n	8005b7a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8005c54:	4629      	mov	r1, r5
 8005c56:	f7ff ff6c 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005c5a:	e7a0      	b.n	8005b9e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005c5c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	b123      	cbz	r3, 8005c6e <USBD_GetDescriptor+0x128>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005c64:	f10d 0106 	add.w	r1, sp, #6
 8005c68:	7c00      	ldrb	r0, [r0, #16]
 8005c6a:	4798      	blx	r3
  if (err != 0U)
 8005c6c:	e785      	b.n	8005b7a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8005c6e:	4629      	mov	r1, r5
 8005c70:	f7ff ff5f 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005c74:	e793      	b.n	8005b9e <USBD_GetDescriptor+0x58>
          USBD_CtlError(pdev, req);
 8005c76:	4629      	mov	r1, r5
 8005c78:	f7ff ff5b 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005c7c:	e78f      	b.n	8005b9e <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c7e:	7c03      	ldrb	r3, [r0, #16]
 8005c80:	b933      	cbnz	r3, 8005c90 <USBD_GetDescriptor+0x14a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8005c82:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c88:	f10d 0006 	add.w	r0, sp, #6
 8005c8c:	4798      	blx	r3
  if (err != 0U)
 8005c8e:	e774      	b.n	8005b7a <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8005c90:	4629      	mov	r1, r5
 8005c92:	f7ff ff4e 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005c96:	e782      	b.n	8005b9e <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c98:	7c03      	ldrb	r3, [r0, #16]
 8005c9a:	b943      	cbnz	r3, 8005cae <USBD_GetDescriptor+0x168>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8005c9c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca2:	f10d 0006 	add.w	r0, sp, #6
 8005ca6:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005ca8:	2307      	movs	r3, #7
 8005caa:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005cac:	e765      	b.n	8005b7a <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8005cae:	4629      	mov	r1, r5
 8005cb0:	f7ff ff3f 	bl	8005b32 <USBD_CtlError>
  if (err != 0U)
 8005cb4:	e773      	b.n	8005b9e <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	f7ff ff3b 	bl	8005b32 <USBD_CtlError>
    return;
 8005cbc:	e76f      	b.n	8005b9e <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	4620      	mov	r0, r4
 8005cc2:	f7ff ff36 	bl	8005b32 <USBD_CtlError>
 8005cc6:	e76a      	b.n	8005b9e <USBD_GetDescriptor+0x58>
    (void)USBD_CtlSendStatus(pdev);
 8005cc8:	4620      	mov	r0, r4
 8005cca:	f000 fb65 	bl	8006398 <USBD_CtlSendStatus>
 8005cce:	e766      	b.n	8005b9e <USBD_GetDescriptor+0x58>

08005cd0 <USBD_SetAddress>:
{
 8005cd0:	b538      	push	{r3, r4, r5, lr}
 8005cd2:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005cd4:	888b      	ldrh	r3, [r1, #4]
 8005cd6:	b9fb      	cbnz	r3, 8005d18 <USBD_SetAddress+0x48>
 8005cd8:	88cb      	ldrh	r3, [r1, #6]
 8005cda:	b9eb      	cbnz	r3, 8005d18 <USBD_SetAddress+0x48>
 8005cdc:	884b      	ldrh	r3, [r1, #2]
 8005cde:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ce0:	d81a      	bhi.n	8005d18 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005ce2:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ce6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	2b03      	cmp	r3, #3
 8005cee:	d00c      	beq.n	8005d0a <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 8005cf0:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005cf4:	4629      	mov	r1, r5
 8005cf6:	f7ff fccf 	bl	8005698 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f000 fb4c 	bl	8006398 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8005d00:	b135      	cbz	r5, 8005d10 <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005d02:	2302      	movs	r3, #2
 8005d04:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005d08:	e009      	b.n	8005d1e <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 8005d0a:	f7ff ff12 	bl	8005b32 <USBD_CtlError>
 8005d0e:	e006      	b.n	8005d1e <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005d10:	2301      	movs	r3, #1
 8005d12:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005d16:	e002      	b.n	8005d1e <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 8005d18:	4620      	mov	r0, r4
 8005d1a:	f7ff ff0a 	bl	8005b32 <USBD_CtlError>
}
 8005d1e:	bd38      	pop	{r3, r4, r5, pc}

08005d20 <USBD_SetConfig>:
{
 8005d20:	b570      	push	{r4, r5, r6, lr}
 8005d22:	4604      	mov	r4, r0
 8005d24:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8005d26:	788d      	ldrb	r5, [r1, #2]
 8005d28:	4b2f      	ldr	r3, [pc, #188]	@ (8005de8 <USBD_SetConfig+0xc8>)
 8005d2a:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005d2c:	2d01      	cmp	r5, #1
 8005d2e:	d810      	bhi.n	8005d52 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8005d30:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	2b02      	cmp	r3, #2
 8005d38:	d00f      	beq.n	8005d5a <USBD_SetConfig+0x3a>
 8005d3a:	2b03      	cmp	r3, #3
 8005d3c:	d026      	beq.n	8005d8c <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8005d3e:	f7ff fef8 	bl	8005b32 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005d42:	4b29      	ldr	r3, [pc, #164]	@ (8005de8 <USBD_SetConfig+0xc8>)
 8005d44:	7819      	ldrb	r1, [r3, #0]
 8005d46:	4620      	mov	r0, r4
 8005d48:	f7ff fd02 	bl	8005750 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8005d4c:	2503      	movs	r5, #3
}
 8005d4e:	4628      	mov	r0, r5
 8005d50:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8005d52:	f7ff feee 	bl	8005b32 <USBD_CtlError>
    return USBD_FAIL;
 8005d56:	2503      	movs	r5, #3
 8005d58:	e7f9      	b.n	8005d4e <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8005d5a:	b1a5      	cbz	r5, 8005d86 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8005d5c:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8005d5e:	4629      	mov	r1, r5
 8005d60:	f7ff fced 	bl	800573e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8005d64:	4605      	mov	r5, r0
 8005d66:	b138      	cbz	r0, 8005d78 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8005d68:	4631      	mov	r1, r6
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	f7ff fee1 	bl	8005b32 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005d70:	2302      	movs	r3, #2
 8005d72:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005d76:	e7ea      	b.n	8005d4e <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8005d78:	4620      	mov	r0, r4
 8005d7a:	f000 fb0d 	bl	8006398 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005d84:	e7e3      	b.n	8005d4e <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8005d86:	f000 fb07 	bl	8006398 <USBD_CtlSendStatus>
 8005d8a:	e7e0      	b.n	8005d4e <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8005d8c:	b1cd      	cbz	r5, 8005dc2 <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 8005d8e:	6841      	ldr	r1, [r0, #4]
 8005d90:	428d      	cmp	r5, r1
 8005d92:	d025      	beq.n	8005de0 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005d94:	b2c9      	uxtb	r1, r1
 8005d96:	f7ff fcdb 	bl	8005750 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8005d9a:	4b13      	ldr	r3, [pc, #76]	@ (8005de8 <USBD_SetConfig+0xc8>)
 8005d9c:	7819      	ldrb	r1, [r3, #0]
 8005d9e:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8005da0:	4620      	mov	r0, r4
 8005da2:	f7ff fccc 	bl	800573e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8005da6:	4605      	mov	r5, r0
 8005da8:	b1b0      	cbz	r0, 8005dd8 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8005daa:	4631      	mov	r1, r6
 8005dac:	4620      	mov	r0, r4
 8005dae:	f7ff fec0 	bl	8005b32 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005db2:	7921      	ldrb	r1, [r4, #4]
 8005db4:	4620      	mov	r0, r4
 8005db6:	f7ff fccb 	bl	8005750 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005dba:	2302      	movs	r3, #2
 8005dbc:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005dc0:	e7c5      	b.n	8005d4e <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8005dc8:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005dca:	4629      	mov	r1, r5
 8005dcc:	f7ff fcc0 	bl	8005750 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f000 fae1 	bl	8006398 <USBD_CtlSendStatus>
 8005dd6:	e7ba      	b.n	8005d4e <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8005dd8:	4620      	mov	r0, r4
 8005dda:	f000 fadd 	bl	8006398 <USBD_CtlSendStatus>
 8005dde:	e7b6      	b.n	8005d4e <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8005de0:	f000 fada 	bl	8006398 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8005de4:	2500      	movs	r5, #0
 8005de6:	e7b2      	b.n	8005d4e <USBD_SetConfig+0x2e>
 8005de8:	20000f94 	.word	0x20000f94

08005dec <USBD_GetConfig>:
{
 8005dec:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8005dee:	88cb      	ldrh	r3, [r1, #6]
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d10b      	bne.n	8005e0c <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8005df4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d909      	bls.n	8005e12 <USBD_GetConfig+0x26>
 8005dfe:	2b03      	cmp	r3, #3
 8005e00:	d111      	bne.n	8005e26 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8005e02:	2201      	movs	r2, #1
 8005e04:	1d01      	adds	r1, r0, #4
 8005e06:	f000 faa9 	bl	800635c <USBD_CtlSendData>
        break;
 8005e0a:	e001      	b.n	8005e10 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8005e0c:	f7ff fe91 	bl	8005b32 <USBD_CtlError>
}
 8005e10:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8005e12:	b25b      	sxtb	r3, r3
 8005e14:	b13b      	cbz	r3, 8005e26 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8005e16:	4601      	mov	r1, r0
 8005e18:	2300      	movs	r3, #0
 8005e1a:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f000 fa9c 	bl	800635c <USBD_CtlSendData>
        break;
 8005e24:	e7f4      	b.n	8005e10 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8005e26:	f7ff fe84 	bl	8005b32 <USBD_CtlError>
}
 8005e2a:	e7f1      	b.n	8005e10 <USBD_GetConfig+0x24>

08005e2c <USBD_GetStatus>:
{
 8005e2c:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005e2e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005e32:	3b01      	subs	r3, #1
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d812      	bhi.n	8005e5e <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8005e38:	88cb      	ldrh	r3, [r1, #6]
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d10c      	bne.n	8005e58 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8005e42:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8005e46:	b10b      	cbz	r3, 8005e4c <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8005e4c:	2202      	movs	r2, #2
 8005e4e:	f100 010c 	add.w	r1, r0, #12
 8005e52:	f000 fa83 	bl	800635c <USBD_CtlSendData>
}
 8005e56:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8005e58:	f7ff fe6b 	bl	8005b32 <USBD_CtlError>
        break;
 8005e5c:	e7fb      	b.n	8005e56 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8005e5e:	f7ff fe68 	bl	8005b32 <USBD_CtlError>
}
 8005e62:	e7f8      	b.n	8005e56 <USBD_GetStatus+0x2a>

08005e64 <USBD_SetFeature>:
{
 8005e64:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005e66:	884b      	ldrh	r3, [r1, #2]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d004      	beq.n	8005e76 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d007      	beq.n	8005e80 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 8005e70:	f7ff fe5f 	bl	8005b32 <USBD_CtlError>
}
 8005e74:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8005e76:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8005e7a:	f000 fa8d 	bl	8006398 <USBD_CtlSendStatus>
 8005e7e:	e7f9      	b.n	8005e74 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8005e80:	888b      	ldrh	r3, [r1, #4]
 8005e82:	0a1b      	lsrs	r3, r3, #8
 8005e84:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8005e88:	f000 fa86 	bl	8006398 <USBD_CtlSendStatus>
 8005e8c:	e7f2      	b.n	8005e74 <USBD_SetFeature+0x10>

08005e8e <USBD_ClrFeature>:
{
 8005e8e:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005e90:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005e94:	3b01      	subs	r3, #1
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d809      	bhi.n	8005eae <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005e9a:	884b      	ldrh	r3, [r1, #2]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d000      	beq.n	8005ea2 <USBD_ClrFeature+0x14>
}
 8005ea0:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8005ea8:	f000 fa76 	bl	8006398 <USBD_CtlSendStatus>
 8005eac:	e7f8      	b.n	8005ea0 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8005eae:	f7ff fe40 	bl	8005b32 <USBD_CtlError>
}
 8005eb2:	e7f5      	b.n	8005ea0 <USBD_ClrFeature+0x12>

08005eb4 <USBD_StdDevReq>:
{
 8005eb4:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005eb6:	780c      	ldrb	r4, [r1, #0]
 8005eb8:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8005ebc:	2c20      	cmp	r4, #32
 8005ebe:	d006      	beq.n	8005ece <USBD_StdDevReq+0x1a>
 8005ec0:	2c40      	cmp	r4, #64	@ 0x40
 8005ec2:	d004      	beq.n	8005ece <USBD_StdDevReq+0x1a>
 8005ec4:	b16c      	cbz	r4, 8005ee2 <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 8005ec6:	f7ff fe34 	bl	8005b32 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005eca:	2400      	movs	r4, #0
      break;
 8005ecc:	e007      	b.n	8005ede <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8005ece:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8005ed2:	33ae      	adds	r3, #174	@ 0xae
 8005ed4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	4798      	blx	r3
 8005edc:	4604      	mov	r4, r0
}
 8005ede:	4620      	mov	r0, r4
 8005ee0:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8005ee2:	784d      	ldrb	r5, [r1, #1]
 8005ee4:	2d09      	cmp	r5, #9
 8005ee6:	d81d      	bhi.n	8005f24 <USBD_StdDevReq+0x70>
 8005ee8:	e8df f005 	tbb	[pc, r5]
 8005eec:	161c1912 	.word	0x161c1912
 8005ef0:	1c05081c 	.word	0x1c05081c
 8005ef4:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8005ef6:	f7ff fe26 	bl	8005b46 <USBD_GetDescriptor>
          break;
 8005efa:	e7f0      	b.n	8005ede <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8005efc:	f7ff fee8 	bl	8005cd0 <USBD_SetAddress>
          break;
 8005f00:	e7ed      	b.n	8005ede <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8005f02:	f7ff ff0d 	bl	8005d20 <USBD_SetConfig>
 8005f06:	4604      	mov	r4, r0
          break;
 8005f08:	e7e9      	b.n	8005ede <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8005f0a:	f7ff ff6f 	bl	8005dec <USBD_GetConfig>
          break;
 8005f0e:	e7e6      	b.n	8005ede <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8005f10:	f7ff ff8c 	bl	8005e2c <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8005f14:	462c      	mov	r4, r5
          break;
 8005f16:	e7e2      	b.n	8005ede <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8005f18:	f7ff ffa4 	bl	8005e64 <USBD_SetFeature>
          break;
 8005f1c:	e7df      	b.n	8005ede <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8005f1e:	f7ff ffb6 	bl	8005e8e <USBD_ClrFeature>
          break;
 8005f22:	e7dc      	b.n	8005ede <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8005f24:	f7ff fe05 	bl	8005b32 <USBD_CtlError>
          break;
 8005f28:	e7d9      	b.n	8005ede <USBD_StdDevReq+0x2a>

08005f2a <USBD_StdItfReq>:
{
 8005f2a:	b570      	push	{r4, r5, r6, lr}
 8005f2c:	4605      	mov	r5, r0
 8005f2e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005f30:	780b      	ldrb	r3, [r1, #0]
 8005f32:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005f36:	2b20      	cmp	r3, #32
 8005f38:	d007      	beq.n	8005f4a <USBD_StdItfReq+0x20>
 8005f3a:	2b40      	cmp	r3, #64	@ 0x40
 8005f3c:	d005      	beq.n	8005f4a <USBD_StdItfReq+0x20>
 8005f3e:	b123      	cbz	r3, 8005f4a <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8005f40:	f7ff fdf7 	bl	8005b32 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005f44:	2600      	movs	r6, #0
}
 8005f46:	4630      	mov	r0, r6
 8005f48:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8005f4a:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 8005f4e:	3b01      	subs	r3, #1
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d826      	bhi.n	8005fa2 <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005f54:	7921      	ldrb	r1, [r4, #4]
 8005f56:	2901      	cmp	r1, #1
 8005f58:	d905      	bls.n	8005f66 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 8005f5a:	4621      	mov	r1, r4
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	f7ff fde8 	bl	8005b32 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005f62:	2600      	movs	r6, #0
 8005f64:	e7ef      	b.n	8005f46 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8005f66:	4628      	mov	r0, r5
 8005f68:	f7ff fcca 	bl	8005900 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005f6c:	b968      	cbnz	r0, 8005f8a <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 8005f6e:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8005f72:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8005f76:	6891      	ldr	r1, [r2, #8]
 8005f78:	b189      	cbz	r1, 8005f9e <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 8005f7a:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8005f7e:	6893      	ldr	r3, [r2, #8]
 8005f80:	4621      	mov	r1, r4
 8005f82:	4628      	mov	r0, r5
 8005f84:	4798      	blx	r3
 8005f86:	4606      	mov	r6, r0
 8005f88:	e000      	b.n	8005f8c <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 8005f8a:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005f8c:	88e3      	ldrh	r3, [r4, #6]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d1d9      	bne.n	8005f46 <USBD_StdItfReq+0x1c>
 8005f92:	2e00      	cmp	r6, #0
 8005f94:	d1d7      	bne.n	8005f46 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 8005f96:	4628      	mov	r0, r5
 8005f98:	f000 f9fe 	bl	8006398 <USBD_CtlSendStatus>
 8005f9c:	e7d3      	b.n	8005f46 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 8005f9e:	2603      	movs	r6, #3
 8005fa0:	e7f4      	b.n	8005f8c <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 8005fa2:	4621      	mov	r1, r4
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	f7ff fdc4 	bl	8005b32 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005faa:	2600      	movs	r6, #0
          break;
 8005fac:	e7cb      	b.n	8005f46 <USBD_StdItfReq+0x1c>

08005fae <USBD_StdEPReq>:
{
 8005fae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb2:	4606      	mov	r6, r0
 8005fb4:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8005fb6:	888b      	ldrh	r3, [r1, #4]
 8005fb8:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005fba:	780c      	ldrb	r4, [r1, #0]
 8005fbc:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8005fc0:	2c20      	cmp	r4, #32
 8005fc2:	d008      	beq.n	8005fd6 <USBD_StdEPReq+0x28>
 8005fc4:	2c40      	cmp	r4, #64	@ 0x40
 8005fc6:	d006      	beq.n	8005fd6 <USBD_StdEPReq+0x28>
 8005fc8:	b1dc      	cbz	r4, 8006002 <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8005fca:	f7ff fdb2 	bl	8005b32 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005fce:	2400      	movs	r4, #0
}
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8005fd6:	4639      	mov	r1, r7
 8005fd8:	4630      	mov	r0, r6
 8005fda:	f7ff fc93 	bl	8005904 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005fde:	4604      	mov	r4, r0
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	f040 80f9 	bne.w	80061d8 <USBD_StdEPReq+0x22a>
        pdev->classId = idx;
 8005fe6:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8005fea:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8005fee:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d0eb      	beq.n	8005fd0 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	4630      	mov	r0, r6
 8005ffc:	4798      	blx	r3
 8005ffe:	4604      	mov	r4, r0
 8006000:	e7e6      	b.n	8005fd0 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8006002:	f891 8001 	ldrb.w	r8, [r1, #1]
 8006006:	f1b8 0f01 	cmp.w	r8, #1
 800600a:	d031      	beq.n	8006070 <USBD_StdEPReq+0xc2>
 800600c:	f1b8 0f03 	cmp.w	r8, #3
 8006010:	d005      	beq.n	800601e <USBD_StdEPReq+0x70>
 8006012:	f1b8 0f00 	cmp.w	r8, #0
 8006016:	d067      	beq.n	80060e8 <USBD_StdEPReq+0x13a>
          USBD_CtlError(pdev, req);
 8006018:	f7ff fd8b 	bl	8005b32 <USBD_CtlError>
          break;
 800601c:	e7d8      	b.n	8005fd0 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 800601e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b02      	cmp	r3, #2
 8006026:	d004      	beq.n	8006032 <USBD_StdEPReq+0x84>
 8006028:	2b03      	cmp	r3, #3
 800602a:	d012      	beq.n	8006052 <USBD_StdEPReq+0xa4>
              USBD_CtlError(pdev, req);
 800602c:	f7ff fd81 	bl	8005b32 <USBD_CtlError>
              break;
 8006030:	e7ce      	b.n	8005fd0 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006032:	b10f      	cbz	r7, 8006038 <USBD_StdEPReq+0x8a>
 8006034:	2f80      	cmp	r7, #128	@ 0x80
 8006036:	d104      	bne.n	8006042 <USBD_StdEPReq+0x94>
                USBD_CtlError(pdev, req);
 8006038:	4629      	mov	r1, r5
 800603a:	4630      	mov	r0, r6
 800603c:	f7ff fd79 	bl	8005b32 <USBD_CtlError>
 8006040:	e7c6      	b.n	8005fd0 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006042:	4639      	mov	r1, r7
 8006044:	f7ff fb18 	bl	8005678 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006048:	2180      	movs	r1, #128	@ 0x80
 800604a:	4630      	mov	r0, r6
 800604c:	f7ff fb14 	bl	8005678 <USBD_LL_StallEP>
 8006050:	e7be      	b.n	8005fd0 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006052:	884b      	ldrh	r3, [r1, #2]
 8006054:	b923      	cbnz	r3, 8006060 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006056:	b11f      	cbz	r7, 8006060 <USBD_StdEPReq+0xb2>
 8006058:	2f80      	cmp	r7, #128	@ 0x80
 800605a:	d001      	beq.n	8006060 <USBD_StdEPReq+0xb2>
 800605c:	88cb      	ldrh	r3, [r1, #6]
 800605e:	b11b      	cbz	r3, 8006068 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 8006060:	4630      	mov	r0, r6
 8006062:	f000 f999 	bl	8006398 <USBD_CtlSendStatus>
              break;
 8006066:	e7b3      	b.n	8005fd0 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006068:	4639      	mov	r1, r7
 800606a:	f7ff fb05 	bl	8005678 <USBD_LL_StallEP>
 800606e:	e7f7      	b.n	8006060 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 8006070:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006074:	b2db      	uxtb	r3, r3
 8006076:	2b02      	cmp	r3, #2
 8006078:	d004      	beq.n	8006084 <USBD_StdEPReq+0xd6>
 800607a:	2b03      	cmp	r3, #3
 800607c:	d012      	beq.n	80060a4 <USBD_StdEPReq+0xf6>
              USBD_CtlError(pdev, req);
 800607e:	f7ff fd58 	bl	8005b32 <USBD_CtlError>
              break;
 8006082:	e7a5      	b.n	8005fd0 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006084:	b10f      	cbz	r7, 800608a <USBD_StdEPReq+0xdc>
 8006086:	2f80      	cmp	r7, #128	@ 0x80
 8006088:	d104      	bne.n	8006094 <USBD_StdEPReq+0xe6>
                USBD_CtlError(pdev, req);
 800608a:	4629      	mov	r1, r5
 800608c:	4630      	mov	r0, r6
 800608e:	f7ff fd50 	bl	8005b32 <USBD_CtlError>
 8006092:	e79d      	b.n	8005fd0 <USBD_StdEPReq+0x22>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006094:	4639      	mov	r1, r7
 8006096:	f7ff faef 	bl	8005678 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800609a:	2180      	movs	r1, #128	@ 0x80
 800609c:	4630      	mov	r0, r6
 800609e:	f7ff faeb 	bl	8005678 <USBD_LL_StallEP>
 80060a2:	e795      	b.n	8005fd0 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80060a4:	884b      	ldrh	r3, [r1, #2]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d192      	bne.n	8005fd0 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 80060aa:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 80060ae:	d117      	bne.n	80060e0 <USBD_StdEPReq+0x132>
                (void)USBD_CtlSendStatus(pdev);
 80060b0:	4630      	mov	r0, r6
 80060b2:	f000 f971 	bl	8006398 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80060b6:	4639      	mov	r1, r7
 80060b8:	4630      	mov	r0, r6
 80060ba:	f7ff fc23 	bl	8005904 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80060be:	2800      	cmp	r0, #0
 80060c0:	d186      	bne.n	8005fd0 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 80060c2:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 80060c6:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80060ca:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 80060ce:	6892      	ldr	r2, [r2, #8]
 80060d0:	2a00      	cmp	r2, #0
 80060d2:	f000 8083 	beq.w	80061dc <USBD_StdEPReq+0x22e>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80060d6:	4629      	mov	r1, r5
 80060d8:	4630      	mov	r0, r6
 80060da:	4790      	blx	r2
 80060dc:	4604      	mov	r4, r0
 80060de:	e777      	b.n	8005fd0 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80060e0:	4639      	mov	r1, r7
 80060e2:	f7ff fad1 	bl	8005688 <USBD_LL_ClearStallEP>
 80060e6:	e7e3      	b.n	80060b0 <USBD_StdEPReq+0x102>
          switch (pdev->dev_state)
 80060e8:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	2a02      	cmp	r2, #2
 80060f0:	d005      	beq.n	80060fe <USBD_StdEPReq+0x150>
 80060f2:	2a03      	cmp	r2, #3
 80060f4:	d028      	beq.n	8006148 <USBD_StdEPReq+0x19a>
              USBD_CtlError(pdev, req);
 80060f6:	f7ff fd1c 	bl	8005b32 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80060fa:	4644      	mov	r4, r8
              break;
 80060fc:	e768      	b.n	8005fd0 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80060fe:	b10f      	cbz	r7, 8006104 <USBD_StdEPReq+0x156>
 8006100:	2f80      	cmp	r7, #128	@ 0x80
 8006102:	d114      	bne.n	800612e <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006104:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006108:	d115      	bne.n	8006136 <USBD_StdEPReq+0x188>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800610a:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800610e:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8006112:	00b9      	lsls	r1, r7, #2
 8006114:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8006118:	4431      	add	r1, r6
 800611a:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800611c:	2300      	movs	r3, #0
 800611e:	f801 3f0e 	strb.w	r3, [r1, #14]!
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006122:	2202      	movs	r2, #2
 8006124:	4630      	mov	r0, r6
 8006126:	f000 f919 	bl	800635c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800612a:	4644      	mov	r4, r8
              break;
 800612c:	e750      	b.n	8005fd0 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800612e:	f7ff fd00 	bl	8005b32 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8006132:	4644      	mov	r4, r8
                break;
 8006134:	e74c      	b.n	8005fd0 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006136:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 800613a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800613e:	00b9      	lsls	r1, r7, #2
 8006140:	3110      	adds	r1, #16
 8006142:	4431      	add	r1, r6
 8006144:	3104      	adds	r1, #4
 8006146:	e7e9      	b.n	800611c <USBD_StdEPReq+0x16e>
              if ((ep_addr & 0x80U) == 0x80U)
 8006148:	b25b      	sxtb	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	db20      	blt.n	8006190 <USBD_StdEPReq+0x1e2>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800614e:	f007 020f 	and.w	r2, r7, #15
 8006152:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006156:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800615a:	f892 4163 	ldrb.w	r4, [r2, #355]	@ 0x163
 800615e:	b324      	cbz	r4, 80061aa <USBD_StdEPReq+0x1fc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006160:	2b00      	cmp	r3, #0
 8006162:	db25      	blt.n	80061b0 <USBD_StdEPReq+0x202>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006164:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006168:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800616c:	009c      	lsls	r4, r3, #2
 800616e:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8006172:	4434      	add	r4, r6
 8006174:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006176:	b10f      	cbz	r7, 800617c <USBD_StdEPReq+0x1ce>
 8006178:	2f80      	cmp	r7, #128	@ 0x80
 800617a:	d122      	bne.n	80061c2 <USBD_StdEPReq+0x214>
                pep->status = 0x0000U;
 800617c:	2300      	movs	r3, #0
 800617e:	73a3      	strb	r3, [r4, #14]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006180:	2202      	movs	r2, #2
 8006182:	f104 010e 	add.w	r1, r4, #14
 8006186:	4630      	mov	r0, r6
 8006188:	f000 f8e8 	bl	800635c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800618c:	4644      	mov	r4, r8
              break;
 800618e:	e71f      	b.n	8005fd0 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006190:	f007 020f 	and.w	r2, r7, #15
 8006194:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006198:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800619c:	f892 4023 	ldrb.w	r4, [r2, #35]	@ 0x23
 80061a0:	2c00      	cmp	r4, #0
 80061a2:	d1dd      	bne.n	8006160 <USBD_StdEPReq+0x1b2>
                  USBD_CtlError(pdev, req);
 80061a4:	f7ff fcc5 	bl	8005b32 <USBD_CtlError>
                  break;
 80061a8:	e712      	b.n	8005fd0 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 80061aa:	f7ff fcc2 	bl	8005b32 <USBD_CtlError>
                  break;
 80061ae:	e70f      	b.n	8005fd0 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80061b0:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 80061b4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80061b8:	009c      	lsls	r4, r3, #2
 80061ba:	3410      	adds	r4, #16
 80061bc:	4434      	add	r4, r6
 80061be:	3404      	adds	r4, #4
 80061c0:	e7d9      	b.n	8006176 <USBD_StdEPReq+0x1c8>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80061c2:	4639      	mov	r1, r7
 80061c4:	4630      	mov	r0, r6
 80061c6:	f7ff fa09 	bl	80055dc <USBD_LL_IsStallEP>
 80061ca:	b110      	cbz	r0, 80061d2 <USBD_StdEPReq+0x224>
                pep->status = 0x0001U;
 80061cc:	2301      	movs	r3, #1
 80061ce:	73a3      	strb	r3, [r4, #14]
 80061d0:	e7d6      	b.n	8006180 <USBD_StdEPReq+0x1d2>
                pep->status = 0x0000U;
 80061d2:	2300      	movs	r3, #0
 80061d4:	73a3      	strb	r3, [r4, #14]
 80061d6:	e7d3      	b.n	8006180 <USBD_StdEPReq+0x1d2>
  USBD_StatusTypeDef ret = USBD_OK;
 80061d8:	2400      	movs	r4, #0
 80061da:	e6f9      	b.n	8005fd0 <USBD_StdEPReq+0x22>
 80061dc:	4604      	mov	r4, r0
 80061de:	e6f7      	b.n	8005fd0 <USBD_StdEPReq+0x22>

080061e0 <USBD_GetString>:
  if (desc == NULL)
 80061e0:	b300      	cbz	r0, 8006224 <USBD_GetString+0x44>
{
 80061e2:	b570      	push	{r4, r5, r6, lr}
 80061e4:	460d      	mov	r5, r1
 80061e6:	4616      	mov	r6, r2
 80061e8:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80061ea:	f7ff fc84 	bl	8005af6 <USBD_GetLen>
 80061ee:	3001      	adds	r0, #1
 80061f0:	0043      	lsls	r3, r0, #1
 80061f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061f6:	d806      	bhi.n	8006206 <USBD_GetString+0x26>
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 80061fc:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80061fe:	2303      	movs	r3, #3
 8006200:	706b      	strb	r3, [r5, #1]
  idx++;
 8006202:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8006204:	e00a      	b.n	800621c <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8006206:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800620a:	e7f6      	b.n	80061fa <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 800620c:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800620e:	3401      	adds	r4, #1
    idx++;
 8006210:	1c5a      	adds	r2, r3, #1
 8006212:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8006214:	2100      	movs	r1, #0
 8006216:	54a9      	strb	r1, [r5, r2]
    idx++;
 8006218:	3302      	adds	r3, #2
 800621a:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800621c:	7822      	ldrb	r2, [r4, #0]
 800621e:	2a00      	cmp	r2, #0
 8006220:	d1f4      	bne.n	800620c <USBD_GetString+0x2c>
}
 8006222:	bd70      	pop	{r4, r5, r6, pc}
 8006224:	4770      	bx	lr
	...

08006228 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8006228:	2312      	movs	r3, #18
 800622a:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800622c:	4800      	ldr	r0, [pc, #0]	@ (8006230 <USBD_FS_DeviceDescriptor+0x8>)
 800622e:	4770      	bx	lr
 8006230:	2000002c 	.word	0x2000002c

08006234 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006234:	2304      	movs	r3, #4
 8006236:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8006238:	4800      	ldr	r0, [pc, #0]	@ (800623c <USBD_FS_LangIDStrDescriptor+0x8>)
 800623a:	4770      	bx	lr
 800623c:	20000028 	.word	0x20000028

08006240 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8006240:	2300      	movs	r3, #0
 8006242:	4293      	cmp	r3, r2
 8006244:	d21e      	bcs.n	8006284 <IntToUnicode+0x44>
{
 8006246:	b500      	push	{lr}
 8006248:	e010      	b.n	800626c <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800624a:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 800624e:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 8006252:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8006254:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006258:	f10c 0c01 	add.w	ip, ip, #1
 800625c:	f04f 0e00 	mov.w	lr, #0
 8006260:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 8006264:	3301      	adds	r3, #1
 8006266:	b2db      	uxtb	r3, r3
 8006268:	4293      	cmp	r3, r2
 800626a:	d209      	bcs.n	8006280 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 800626c:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8006270:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 8006274:	d2e9      	bcs.n	800624a <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 8006276:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800627a:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 800627e:	e7e8      	b.n	8006252 <IntToUnicode+0x12>
  }
}
 8006280:	f85d fb04 	ldr.w	pc, [sp], #4
 8006284:	4770      	bx	lr
	...

08006288 <Get_SerialNum>:
{
 8006288:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800628a:	4b0b      	ldr	r3, [pc, #44]	@ (80062b8 <Get_SerialNum+0x30>)
 800628c:	f8d3 0a10 	ldr.w	r0, [r3, #2576]	@ 0xa10
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006290:	f8d3 4a14 	ldr.w	r4, [r3, #2580]	@ 0xa14
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006294:	f8d3 3a18 	ldr.w	r3, [r3, #2584]	@ 0xa18
  if (deviceserial0 != 0)
 8006298:	18c0      	adds	r0, r0, r3
 800629a:	d100      	bne.n	800629e <Get_SerialNum+0x16>
}
 800629c:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800629e:	4d07      	ldr	r5, [pc, #28]	@ (80062bc <Get_SerialNum+0x34>)
 80062a0:	2208      	movs	r2, #8
 80062a2:	4629      	mov	r1, r5
 80062a4:	f7ff ffcc 	bl	8006240 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80062a8:	2204      	movs	r2, #4
 80062aa:	f105 0110 	add.w	r1, r5, #16
 80062ae:	4620      	mov	r0, r4
 80062b0:	f7ff ffc6 	bl	8006240 <IntToUnicode>
}
 80062b4:	e7f2      	b.n	800629c <Get_SerialNum+0x14>
 80062b6:	bf00      	nop
 80062b8:	1fff7000 	.word	0x1fff7000
 80062bc:	2000000e 	.word	0x2000000e

080062c0 <USBD_FS_SerialStrDescriptor>:
{
 80062c0:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 80062c2:	231a      	movs	r3, #26
 80062c4:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 80062c6:	f7ff ffdf 	bl	8006288 <Get_SerialNum>
}
 80062ca:	4801      	ldr	r0, [pc, #4]	@ (80062d0 <USBD_FS_SerialStrDescriptor+0x10>)
 80062cc:	bd08      	pop	{r3, pc}
 80062ce:	bf00      	nop
 80062d0:	2000000c 	.word	0x2000000c

080062d4 <USBD_FS_ProductStrDescriptor>:
{
 80062d4:	b508      	push	{r3, lr}
 80062d6:	460a      	mov	r2, r1
  if(speed == 0)
 80062d8:	b928      	cbnz	r0, 80062e6 <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80062da:	4905      	ldr	r1, [pc, #20]	@ (80062f0 <USBD_FS_ProductStrDescriptor+0x1c>)
 80062dc:	4805      	ldr	r0, [pc, #20]	@ (80062f4 <USBD_FS_ProductStrDescriptor+0x20>)
 80062de:	f7ff ff7f 	bl	80061e0 <USBD_GetString>
}
 80062e2:	4803      	ldr	r0, [pc, #12]	@ (80062f0 <USBD_FS_ProductStrDescriptor+0x1c>)
 80062e4:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80062e6:	4902      	ldr	r1, [pc, #8]	@ (80062f0 <USBD_FS_ProductStrDescriptor+0x1c>)
 80062e8:	4802      	ldr	r0, [pc, #8]	@ (80062f4 <USBD_FS_ProductStrDescriptor+0x20>)
 80062ea:	f7ff ff79 	bl	80061e0 <USBD_GetString>
 80062ee:	e7f8      	b.n	80062e2 <USBD_FS_ProductStrDescriptor+0xe>
 80062f0:	20000f98 	.word	0x20000f98
 80062f4:	08007bd8 	.word	0x08007bd8

080062f8 <USBD_FS_ManufacturerStrDescriptor>:
{
 80062f8:	b510      	push	{r4, lr}
 80062fa:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80062fc:	4c03      	ldr	r4, [pc, #12]	@ (800630c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80062fe:	4621      	mov	r1, r4
 8006300:	4803      	ldr	r0, [pc, #12]	@ (8006310 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8006302:	f7ff ff6d 	bl	80061e0 <USBD_GetString>
}
 8006306:	4620      	mov	r0, r4
 8006308:	bd10      	pop	{r4, pc}
 800630a:	bf00      	nop
 800630c:	20000f98 	.word	0x20000f98
 8006310:	08007bec 	.word	0x08007bec

08006314 <USBD_FS_ConfigStrDescriptor>:
{
 8006314:	b508      	push	{r3, lr}
 8006316:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8006318:	b928      	cbnz	r0, 8006326 <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800631a:	4905      	ldr	r1, [pc, #20]	@ (8006330 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800631c:	4805      	ldr	r0, [pc, #20]	@ (8006334 <USBD_FS_ConfigStrDescriptor+0x20>)
 800631e:	f7ff ff5f 	bl	80061e0 <USBD_GetString>
}
 8006322:	4803      	ldr	r0, [pc, #12]	@ (8006330 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8006324:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006326:	4902      	ldr	r1, [pc, #8]	@ (8006330 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8006328:	4802      	ldr	r0, [pc, #8]	@ (8006334 <USBD_FS_ConfigStrDescriptor+0x20>)
 800632a:	f7ff ff59 	bl	80061e0 <USBD_GetString>
 800632e:	e7f8      	b.n	8006322 <USBD_FS_ConfigStrDescriptor+0xe>
 8006330:	20000f98 	.word	0x20000f98
 8006334:	08007c00 	.word	0x08007c00

08006338 <USBD_FS_InterfaceStrDescriptor>:
{
 8006338:	b508      	push	{r3, lr}
 800633a:	460a      	mov	r2, r1
  if(speed == 0)
 800633c:	b928      	cbnz	r0, 800634a <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800633e:	4905      	ldr	r1, [pc, #20]	@ (8006354 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8006340:	4805      	ldr	r0, [pc, #20]	@ (8006358 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8006342:	f7ff ff4d 	bl	80061e0 <USBD_GetString>
}
 8006346:	4803      	ldr	r0, [pc, #12]	@ (8006354 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8006348:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800634a:	4902      	ldr	r1, [pc, #8]	@ (8006354 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800634c:	4802      	ldr	r0, [pc, #8]	@ (8006358 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800634e:	f7ff ff47 	bl	80061e0 <USBD_GetString>
 8006352:	e7f8      	b.n	8006346 <USBD_FS_InterfaceStrDescriptor+0xe>
 8006354:	20000f98 	.word	0x20000f98
 8006358:	08007c0c 	.word	0x08007c0c

0800635c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800635c:	b508      	push	{r3, lr}
 800635e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006360:	2202      	movs	r2, #2
 8006362:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006366:	6143      	str	r3, [r0, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8006368:	6241      	str	r1, [r0, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800636a:	6183      	str	r3, [r0, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800636c:	460a      	mov	r2, r1
 800636e:	2100      	movs	r1, #0
 8006370:	f7ff f99a 	bl	80056a8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006374:	2000      	movs	r0, #0
 8006376:	bd08      	pop	{r3, pc}

08006378 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006378:	b508      	push	{r3, lr}
 800637a:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800637c:	460a      	mov	r2, r1
 800637e:	2100      	movs	r1, #0
 8006380:	f7ff f992 	bl	80056a8 <USBD_LL_Transmit>

  return USBD_OK;
}
 8006384:	2000      	movs	r0, #0
 8006386:	bd08      	pop	{r3, pc}

08006388 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006388:	b508      	push	{r3, lr}
 800638a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800638c:	460a      	mov	r2, r1
 800638e:	2100      	movs	r1, #0
 8006390:	f7ff f992 	bl	80056b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8006394:	2000      	movs	r0, #0
 8006396:	bd08      	pop	{r3, pc}

08006398 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006398:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800639a:	2204      	movs	r2, #4
 800639c:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80063a0:	2300      	movs	r3, #0
 80063a2:	461a      	mov	r2, r3
 80063a4:	4619      	mov	r1, r3
 80063a6:	f7ff f97f 	bl	80056a8 <USBD_LL_Transmit>

  return USBD_OK;
}
 80063aa:	2000      	movs	r0, #0
 80063ac:	bd08      	pop	{r3, pc}

080063ae <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80063ae:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80063b0:	2205      	movs	r2, #5
 80063b2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80063b6:	2300      	movs	r3, #0
 80063b8:	461a      	mov	r2, r3
 80063ba:	4619      	mov	r1, r3
 80063bc:	f7ff f97c 	bl	80056b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80063c0:	2000      	movs	r0, #0
 80063c2:	bd08      	pop	{r3, pc}

080063c4 <USBD_MSC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 80063c4:	230a      	movs	r3, #10
 80063c6:	8003      	strh	r3, [r0, #0]

  return USBD_MSC_DeviceQualifierDesc;
}
 80063c8:	4800      	ldr	r0, [pc, #0]	@ (80063cc <USBD_MSC_GetDeviceQualifierDescriptor+0x8>)
 80063ca:	4770      	bx	lr
 80063cc:	20000060 	.word	0x20000060

080063d0 <USBD_MSC_Init>:
{
 80063d0:	b570      	push	{r4, r5, r6, lr}
 80063d2:	4604      	mov	r4, r0
  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 80063d4:	f44f 7021 	mov.w	r0, #644	@ 0x284
 80063d8:	f7ff f91c 	bl	8005614 <USBD_static_malloc>
  if (hmsc == NULL)
 80063dc:	b380      	cbz	r0, 8006440 <USBD_MSC_Init+0x70>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 80063de:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80063e2:	33b0      	adds	r3, #176	@ 0xb0
 80063e4:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80063e8:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80063ec:	7c23      	ldrb	r3, [r4, #16]
 80063ee:	bb7b      	cbnz	r3, 8006450 <USBD_MSC_Init+0x80>
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80063f0:	4d28      	ldr	r5, [pc, #160]	@ (8006494 <USBD_MSC_Init+0xc4>)
 80063f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80063f6:	2202      	movs	r2, #2
 80063f8:	7829      	ldrb	r1, [r5, #0]
 80063fa:	4620      	mov	r0, r4
 80063fc:	f7ff f921 	bl	8005642 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8006400:	782b      	ldrb	r3, [r5, #0]
 8006402:	f003 030f 	and.w	r3, r3, #15
 8006406:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800640a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800640e:	2501      	movs	r5, #1
 8006410:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8006414:	4e20      	ldr	r6, [pc, #128]	@ (8006498 <USBD_MSC_Init+0xc8>)
 8006416:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800641a:	2202      	movs	r2, #2
 800641c:	7831      	ldrb	r1, [r6, #0]
 800641e:	4620      	mov	r0, r4
 8006420:	f7ff f90f 	bl	8005642 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8006424:	7833      	ldrb	r3, [r6, #0]
 8006426:	f003 030f 	and.w	r3, r3, #15
 800642a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800642e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006432:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
  MSC_BOT_Init(pdev);
 8006436:	4620      	mov	r0, r4
 8006438:	f000 f9ca 	bl	80067d0 <MSC_BOT_Init>
  return (uint8_t)USBD_OK;
 800643c:	2000      	movs	r0, #0
}
 800643e:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006440:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006444:	33b0      	adds	r3, #176	@ 0xb0
 8006446:	2200      	movs	r2, #0
 8006448:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 800644c:	2002      	movs	r0, #2
 800644e:	e7f6      	b.n	800643e <USBD_MSC_Init+0x6e>
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8006450:	4d10      	ldr	r5, [pc, #64]	@ (8006494 <USBD_MSC_Init+0xc4>)
 8006452:	2340      	movs	r3, #64	@ 0x40
 8006454:	2202      	movs	r2, #2
 8006456:	7829      	ldrb	r1, [r5, #0]
 8006458:	4620      	mov	r0, r4
 800645a:	f7ff f8f2 	bl	8005642 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800645e:	782b      	ldrb	r3, [r5, #0]
 8006460:	f003 030f 	and.w	r3, r3, #15
 8006464:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006468:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800646c:	2501      	movs	r5, #1
 800646e:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8006472:	4e09      	ldr	r6, [pc, #36]	@ (8006498 <USBD_MSC_Init+0xc8>)
 8006474:	2340      	movs	r3, #64	@ 0x40
 8006476:	2202      	movs	r2, #2
 8006478:	7831      	ldrb	r1, [r6, #0]
 800647a:	4620      	mov	r0, r4
 800647c:	f7ff f8e1 	bl	8005642 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8006480:	7833      	ldrb	r3, [r6, #0]
 8006482:	f003 030f 	and.w	r3, r3, #15
 8006486:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800648a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800648e:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
 8006492:	e7d0      	b.n	8006436 <USBD_MSC_Init+0x66>
 8006494:	2000005c 	.word	0x2000005c
 8006498:	2000005d 	.word	0x2000005d

0800649c <USBD_MSC_DeInit>:
{
 800649c:	b570      	push	{r4, r5, r6, lr}
 800649e:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 80064a0:	4d1a      	ldr	r5, [pc, #104]	@ (800650c <USBD_MSC_DeInit+0x70>)
 80064a2:	7829      	ldrb	r1, [r5, #0]
 80064a4:	f7ff f8d8 	bl	8005658 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 80064a8:	782b      	ldrb	r3, [r5, #0]
 80064aa:	f003 030f 	and.w	r3, r3, #15
 80064ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80064b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80064b6:	2500      	movs	r5, #0
 80064b8:	f883 5163 	strb.w	r5, [r3, #355]	@ 0x163
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 80064bc:	4e14      	ldr	r6, [pc, #80]	@ (8006510 <USBD_MSC_DeInit+0x74>)
 80064be:	7831      	ldrb	r1, [r6, #0]
 80064c0:	4620      	mov	r0, r4
 80064c2:	f7ff f8c9 	bl	8005658 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 80064c6:	7833      	ldrb	r3, [r6, #0]
 80064c8:	f003 030f 	and.w	r3, r3, #15
 80064cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80064d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80064d4:	f883 5023 	strb.w	r5, [r3, #35]	@ 0x23
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80064d8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80064dc:	33b0      	adds	r3, #176	@ 0xb0
 80064de:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80064e2:	b183      	cbz	r3, 8006506 <USBD_MSC_DeInit+0x6a>
    MSC_BOT_DeInit(pdev);
 80064e4:	4620      	mov	r0, r4
 80064e6:	f000 f9c5 	bl	8006874 <MSC_BOT_DeInit>
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80064ea:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80064ee:	33b0      	adds	r3, #176	@ 0xb0
 80064f0:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 80064f4:	f7ff f892 	bl	800561c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 80064f8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80064fc:	33b0      	adds	r3, #176	@ 0xb0
 80064fe:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 8006502:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8006506:	2000      	movs	r0, #0
 8006508:	bd70      	pop	{r4, r5, r6, pc}
 800650a:	bf00      	nop
 800650c:	2000005c 	.word	0x2000005c
 8006510:	2000005d 	.word	0x2000005d

08006514 <USBD_MSC_Setup>:
{
 8006514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006518:	b082      	sub	sp, #8
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800651a:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 800651e:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 8006522:	f850 7023 	ldr.w	r7, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 8006526:	2300      	movs	r3, #0
 8006528:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hmsc == NULL)
 800652c:	2f00      	cmp	r7, #0
 800652e:	f000 8094 	beq.w	800665a <USBD_MSC_Setup+0x146>
 8006532:	4604      	mov	r4, r0
 8006534:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006536:	780b      	ldrb	r3, [r1, #0]
 8006538:	f013 0660 	ands.w	r6, r3, #96	@ 0x60
 800653c:	d03c      	beq.n	80065b8 <USBD_MSC_Setup+0xa4>
 800653e:	2e20      	cmp	r6, #32
 8006540:	f040 8084 	bne.w	800664c <USBD_MSC_Setup+0x138>
      switch (req->bRequest)
 8006544:	7849      	ldrb	r1, [r1, #1]
 8006546:	29fe      	cmp	r1, #254	@ 0xfe
 8006548:	d006      	beq.n	8006558 <USBD_MSC_Setup+0x44>
 800654a:	29ff      	cmp	r1, #255	@ 0xff
 800654c:	d023      	beq.n	8006596 <USBD_MSC_Setup+0x82>
          USBD_CtlError(pdev, req);
 800654e:	4629      	mov	r1, r5
 8006550:	f7ff faef 	bl	8005b32 <USBD_CtlError>
          ret = USBD_FAIL;
 8006554:	2603      	movs	r6, #3
          break;
 8006556:	e07c      	b.n	8006652 <USBD_MSC_Setup+0x13e>
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8006558:	8869      	ldrh	r1, [r5, #2]
 800655a:	b911      	cbnz	r1, 8006562 <USBD_MSC_Setup+0x4e>
 800655c:	88e9      	ldrh	r1, [r5, #6]
 800655e:	2901      	cmp	r1, #1
 8006560:	d005      	beq.n	800656e <USBD_MSC_Setup+0x5a>
            USBD_CtlError(pdev, req);
 8006562:	4629      	mov	r1, r5
 8006564:	4620      	mov	r0, r4
 8006566:	f7ff fae4 	bl	8005b32 <USBD_CtlError>
            ret = USBD_FAIL;
 800656a:	2603      	movs	r6, #3
 800656c:	e071      	b.n	8006652 <USBD_MSC_Setup+0x13e>
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800656e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006572:	d0f6      	beq.n	8006562 <USBD_MSC_Setup+0x4e>
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8006574:	32b0      	adds	r2, #176	@ 0xb0
 8006576:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800657a:	6853      	ldr	r3, [r2, #4]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	4798      	blx	r3
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 8006580:	2802      	cmp	r0, #2
 8006582:	bf28      	it	cs
 8006584:	2002      	movcs	r0, #2
 8006586:	6038      	str	r0, [r7, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8006588:	2201      	movs	r2, #1
 800658a:	4639      	mov	r1, r7
 800658c:	4620      	mov	r0, r4
 800658e:	f7ff fee5 	bl	800635c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8006592:	2600      	movs	r6, #0
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8006594:	e05d      	b.n	8006652 <USBD_MSC_Setup+0x13e>
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8006596:	886a      	ldrh	r2, [r5, #2]
 8006598:	b942      	cbnz	r2, 80065ac <USBD_MSC_Setup+0x98>
 800659a:	88ea      	ldrh	r2, [r5, #6]
 800659c:	b932      	cbnz	r2, 80065ac <USBD_MSC_Setup+0x98>
 800659e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80065a2:	d103      	bne.n	80065ac <USBD_MSC_Setup+0x98>
            MSC_BOT_Reset(pdev);
 80065a4:	f000 f944 	bl	8006830 <MSC_BOT_Reset>
  USBD_StatusTypeDef ret = USBD_OK;
 80065a8:	2600      	movs	r6, #0
            MSC_BOT_Reset(pdev);
 80065aa:	e052      	b.n	8006652 <USBD_MSC_Setup+0x13e>
            USBD_CtlError(pdev, req);
 80065ac:	4629      	mov	r1, r5
 80065ae:	4620      	mov	r0, r4
 80065b0:	f7ff fabf 	bl	8005b32 <USBD_CtlError>
            ret = USBD_FAIL;
 80065b4:	2603      	movs	r6, #3
 80065b6:	e04c      	b.n	8006652 <USBD_MSC_Setup+0x13e>
      switch (req->bRequest)
 80065b8:	f891 8001 	ldrb.w	r8, [r1, #1]
 80065bc:	f1b8 0f0b 	cmp.w	r8, #11
 80065c0:	d840      	bhi.n	8006644 <USBD_MSC_Setup+0x130>
 80065c2:	e8df f008 	tbb	[pc, r8]
 80065c6:	3006      	.short	0x3006
 80065c8:	3f3f3f3f 	.word	0x3f3f3f3f
 80065cc:	3f3f3f3f 	.word	0x3f3f3f3f
 80065d0:	2416      	.short	0x2416
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065d2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	2b03      	cmp	r3, #3
 80065da:	d003      	beq.n	80065e4 <USBD_MSC_Setup+0xd0>
            USBD_CtlError(pdev, req);
 80065dc:	f7ff faa9 	bl	8005b32 <USBD_CtlError>
            ret = USBD_FAIL;
 80065e0:	2603      	movs	r6, #3
 80065e2:	e036      	b.n	8006652 <USBD_MSC_Setup+0x13e>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80065e4:	2202      	movs	r2, #2
 80065e6:	f10d 0106 	add.w	r1, sp, #6
 80065ea:	f7ff feb7 	bl	800635c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80065ee:	4646      	mov	r6, r8
 80065f0:	e02f      	b.n	8006652 <USBD_MSC_Setup+0x13e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065f2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b03      	cmp	r3, #3
 80065fa:	d003      	beq.n	8006604 <USBD_MSC_Setup+0xf0>
            USBD_CtlError(pdev, req);
 80065fc:	f7ff fa99 	bl	8005b32 <USBD_CtlError>
            ret = USBD_FAIL;
 8006600:	2603      	movs	r6, #3
 8006602:	e026      	b.n	8006652 <USBD_MSC_Setup+0x13e>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8006604:	2201      	movs	r2, #1
 8006606:	1d39      	adds	r1, r7, #4
 8006608:	f7ff fea8 	bl	800635c <USBD_CtlSendData>
 800660c:	e021      	b.n	8006652 <USBD_MSC_Setup+0x13e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800660e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006612:	b2db      	uxtb	r3, r3
 8006614:	2b03      	cmp	r3, #3
 8006616:	d102      	bne.n	800661e <USBD_MSC_Setup+0x10a>
            hmsc->interface = (uint8_t)(req->wValue);
 8006618:	788b      	ldrb	r3, [r1, #2]
 800661a:	607b      	str	r3, [r7, #4]
 800661c:	e019      	b.n	8006652 <USBD_MSC_Setup+0x13e>
            USBD_CtlError(pdev, req);
 800661e:	f7ff fa88 	bl	8005b32 <USBD_CtlError>
            ret = USBD_FAIL;
 8006622:	2603      	movs	r6, #3
 8006624:	e015      	b.n	8006652 <USBD_MSC_Setup+0x13e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006626:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800662a:	b2db      	uxtb	r3, r3
 800662c:	2b03      	cmp	r3, #3
 800662e:	d110      	bne.n	8006652 <USBD_MSC_Setup+0x13e>
            if (req->wValue == USB_FEATURE_EP_HALT)
 8006630:	884b      	ldrh	r3, [r1, #2]
 8006632:	b973      	cbnz	r3, 8006652 <USBD_MSC_Setup+0x13e>
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8006634:	7909      	ldrb	r1, [r1, #4]
 8006636:	f7ff f817 	bl	8005668 <USBD_LL_FlushEP>
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800663a:	7929      	ldrb	r1, [r5, #4]
 800663c:	4620      	mov	r0, r4
 800663e:	f000 f9e5 	bl	8006a0c <MSC_BOT_CplClrFeature>
 8006642:	e006      	b.n	8006652 <USBD_MSC_Setup+0x13e>
          USBD_CtlError(pdev, req);
 8006644:	f7ff fa75 	bl	8005b32 <USBD_CtlError>
          ret = USBD_FAIL;
 8006648:	2603      	movs	r6, #3
          break;
 800664a:	e002      	b.n	8006652 <USBD_MSC_Setup+0x13e>
      USBD_CtlError(pdev, req);
 800664c:	f7ff fa71 	bl	8005b32 <USBD_CtlError>
      ret = USBD_FAIL;
 8006650:	2603      	movs	r6, #3
}
 8006652:	4630      	mov	r0, r6
 8006654:	b002      	add	sp, #8
 8006656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_FAIL;
 800665a:	2603      	movs	r6, #3
 800665c:	e7f9      	b.n	8006652 <USBD_MSC_Setup+0x13e>

0800665e <USBD_MSC_DataIn>:
{
 800665e:	b508      	push	{r3, lr}
  MSC_BOT_DataIn(pdev, epnum);
 8006660:	f000 f938 	bl	80068d4 <MSC_BOT_DataIn>
}
 8006664:	2000      	movs	r0, #0
 8006666:	bd08      	pop	{r3, pc}

08006668 <USBD_MSC_DataOut>:
{
 8006668:	b508      	push	{r3, lr}
  MSC_BOT_DataOut(pdev, epnum);
 800666a:	f000 f9b1 	bl	80069d0 <MSC_BOT_DataOut>
}
 800666e:	2000      	movs	r0, #0
 8006670:	bd08      	pop	{r3, pc}
	...

08006674 <USBD_MSC_GetHSCfgDesc>:
{
 8006674:	b570      	push	{r4, r5, r6, lr}
 8006676:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8006678:	4e0b      	ldr	r6, [pc, #44]	@ (80066a8 <USBD_MSC_GetHSCfgDesc+0x34>)
 800667a:	2181      	movs	r1, #129	@ 0x81
 800667c:	4630      	mov	r0, r6
 800667e:	f7ff fa1b 	bl	8005ab8 <USBD_GetEpDesc>
 8006682:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8006684:	2101      	movs	r1, #1
 8006686:	4630      	mov	r0, r6
 8006688:	f7ff fa16 	bl	8005ab8 <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 800668c:	b11c      	cbz	r4, 8006696 <USBD_MSC_GetHSCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800668e:	2200      	movs	r2, #0
 8006690:	7122      	strb	r2, [r4, #4]
 8006692:	2202      	movs	r2, #2
 8006694:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 8006696:	b118      	cbz	r0, 80066a0 <USBD_MSC_GetHSCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 8006698:	2200      	movs	r2, #0
 800669a:	7102      	strb	r2, [r0, #4]
 800669c:	2202      	movs	r2, #2
 800669e:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 80066a0:	2320      	movs	r3, #32
 80066a2:	802b      	strh	r3, [r5, #0]
}
 80066a4:	4800      	ldr	r0, [pc, #0]	@ (80066a8 <USBD_MSC_GetHSCfgDesc+0x34>)
 80066a6:	bd70      	pop	{r4, r5, r6, pc}
 80066a8:	2000006c 	.word	0x2000006c

080066ac <USBD_MSC_GetFSCfgDesc>:
{
 80066ac:	b570      	push	{r4, r5, r6, lr}
 80066ae:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 80066b0:	4e0b      	ldr	r6, [pc, #44]	@ (80066e0 <USBD_MSC_GetFSCfgDesc+0x34>)
 80066b2:	2181      	movs	r1, #129	@ 0x81
 80066b4:	4630      	mov	r0, r6
 80066b6:	f7ff f9ff 	bl	8005ab8 <USBD_GetEpDesc>
 80066ba:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 80066bc:	2101      	movs	r1, #1
 80066be:	4630      	mov	r0, r6
 80066c0:	f7ff f9fa 	bl	8005ab8 <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 80066c4:	b11c      	cbz	r4, 80066ce <USBD_MSC_GetFSCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80066c6:	2240      	movs	r2, #64	@ 0x40
 80066c8:	7122      	strb	r2, [r4, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 80066ce:	b118      	cbz	r0, 80066d8 <USBD_MSC_GetFSCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80066d0:	2240      	movs	r2, #64	@ 0x40
 80066d2:	7102      	strb	r2, [r0, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 80066d8:	2320      	movs	r3, #32
 80066da:	802b      	strh	r3, [r5, #0]
}
 80066dc:	4800      	ldr	r0, [pc, #0]	@ (80066e0 <USBD_MSC_GetFSCfgDesc+0x34>)
 80066de:	bd70      	pop	{r4, r5, r6, pc}
 80066e0:	2000006c 	.word	0x2000006c

080066e4 <USBD_MSC_GetOtherSpeedCfgDesc>:
{
 80066e4:	b570      	push	{r4, r5, r6, lr}
 80066e6:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 80066e8:	4e0b      	ldr	r6, [pc, #44]	@ (8006718 <USBD_MSC_GetOtherSpeedCfgDesc+0x34>)
 80066ea:	2181      	movs	r1, #129	@ 0x81
 80066ec:	4630      	mov	r0, r6
 80066ee:	f7ff f9e3 	bl	8005ab8 <USBD_GetEpDesc>
 80066f2:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 80066f4:	2101      	movs	r1, #1
 80066f6:	4630      	mov	r0, r6
 80066f8:	f7ff f9de 	bl	8005ab8 <USBD_GetEpDesc>
  if (pEpInDesc != NULL)
 80066fc:	b11c      	cbz	r4, 8006706 <USBD_MSC_GetOtherSpeedCfgDesc+0x22>
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80066fe:	2240      	movs	r2, #64	@ 0x40
 8006700:	7122      	strb	r2, [r4, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	7162      	strb	r2, [r4, #5]
  if (pEpOutDesc != NULL)
 8006706:	b118      	cbz	r0, 8006710 <USBD_MSC_GetOtherSpeedCfgDesc+0x2c>
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8006708:	2240      	movs	r2, #64	@ 0x40
 800670a:	7102      	strb	r2, [r0, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8006710:	2320      	movs	r3, #32
 8006712:	802b      	strh	r3, [r5, #0]
}
 8006714:	4800      	ldr	r0, [pc, #0]	@ (8006718 <USBD_MSC_GetOtherSpeedCfgDesc+0x34>)
 8006716:	bd70      	pop	{r4, r5, r6, pc}
 8006718:	2000006c 	.word	0x2000006c

0800671c <USBD_MSC_RegisterStorage>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
  if (fops == NULL)
 800671c:	b139      	cbz	r1, 800672e <USBD_MSC_RegisterStorage+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 800671e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006722:	33b0      	adds	r3, #176	@ 0xb0
 8006724:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006728:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 800672a:	2000      	movs	r0, #0
 800672c:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800672e:	2003      	movs	r0, #3
}
 8006730:	4770      	bx	lr
	...

08006734 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8006734:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006736:	f8d0 42d4 	ldr.w	r4, [r0, #724]	@ 0x2d4
 800673a:	34b0      	adds	r4, #176	@ 0xb0
 800673c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8006740:	b1a4      	cbz	r4, 800676c <MSC_BOT_SendData+0x38>
 8006742:	4613      	mov	r3, r2
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8006744:	f8d4 5218 	ldr.w	r5, [r4, #536]	@ 0x218

  hmsc->csw.dDataResidue -= len;
 8006748:	f8d4 2238 	ldr.w	r2, [r4, #568]	@ 0x238
 800674c:	1ad2      	subs	r2, r2, r3
 800674e:	f8c4 2238 	str.w	r2, [r4, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8006752:	2200      	movs	r2, #0
 8006754:	f884 223c 	strb.w	r2, [r4, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8006758:	2204      	movs	r2, #4
 800675a:	7222      	strb	r2, [r4, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800675c:	42ab      	cmp	r3, r5
 800675e:	bf28      	it	cs
 8006760:	462b      	movcs	r3, r5
 8006762:	460a      	mov	r2, r1
 8006764:	4902      	ldr	r1, [pc, #8]	@ (8006770 <MSC_BOT_SendData+0x3c>)
 8006766:	7809      	ldrb	r1, [r1, #0]
 8006768:	f7fe ff9e 	bl	80056a8 <USBD_LL_Transmit>
}
 800676c:	bd38      	pop	{r3, r4, r5, pc}
 800676e:	bf00      	nop
 8006770:	2000005d 	.word	0x2000005d

08006774 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8006774:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006776:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800677a:	33b0      	adds	r3, #176	@ 0xb0
 800677c:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8006780:	b185      	cbz	r5, 80067a4 <MSC_BOT_Abort+0x30>
 8006782:	4604      	mov	r4, r0
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8006784:	f895 321c 	ldrb.w	r3, [r5, #540]	@ 0x21c
 8006788:	b923      	cbnz	r3, 8006794 <MSC_BOT_Abort+0x20>
      (hmsc->cbw.dDataLength != 0U) &&
 800678a:	f8d5 3218 	ldr.w	r3, [r5, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800678e:	b10b      	cbz	r3, 8006794 <MSC_BOT_Abort+0x20>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8006790:	7a6b      	ldrb	r3, [r5, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8006792:	b143      	cbz	r3, 80067a6 <MSC_BOT_Abort+0x32>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8006794:	4b0c      	ldr	r3, [pc, #48]	@ (80067c8 <MSC_BOT_Abort+0x54>)
 8006796:	7819      	ldrb	r1, [r3, #0]
 8006798:	4620      	mov	r0, r4
 800679a:	f7fe ff6d 	bl	8005678 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800679e:	7a6b      	ldrb	r3, [r5, #9]
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d005      	beq.n	80067b0 <MSC_BOT_Abort+0x3c>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }
}
 80067a4:	bd38      	pop	{r3, r4, r5, pc}
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80067a6:	4b09      	ldr	r3, [pc, #36]	@ (80067cc <MSC_BOT_Abort+0x58>)
 80067a8:	7819      	ldrb	r1, [r3, #0]
 80067aa:	f7fe ff65 	bl	8005678 <USBD_LL_StallEP>
 80067ae:	e7f1      	b.n	8006794 <MSC_BOT_Abort+0x20>
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 80067b0:	4b05      	ldr	r3, [pc, #20]	@ (80067c8 <MSC_BOT_Abort+0x54>)
 80067b2:	7819      	ldrb	r1, [r3, #0]
 80067b4:	4620      	mov	r0, r4
 80067b6:	f7fe ff5f 	bl	8005678 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 80067ba:	4b04      	ldr	r3, [pc, #16]	@ (80067cc <MSC_BOT_Abort+0x58>)
 80067bc:	7819      	ldrb	r1, [r3, #0]
 80067be:	4620      	mov	r0, r4
 80067c0:	f7fe ff5a 	bl	8005678 <USBD_LL_StallEP>
 80067c4:	e7ee      	b.n	80067a4 <MSC_BOT_Abort+0x30>
 80067c6:	bf00      	nop
 80067c8:	2000005d 	.word	0x2000005d
 80067cc:	2000005c 	.word	0x2000005c

080067d0 <MSC_BOT_Init>:
{
 80067d0:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80067d2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80067d6:	33b0      	adds	r3, #176	@ 0xb0
 80067d8:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80067dc:	b315      	cbz	r5, 8006824 <MSC_BOT_Init+0x54>
 80067de:	4604      	mov	r4, r0
  hmsc->bot_state = USBD_BOT_IDLE;
 80067e0:	2000      	movs	r0, #0
 80067e2:	7228      	strb	r0, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 80067e4:	7268      	strb	r0, [r5, #9]
  hmsc->scsi_sense_tail = 0U;
 80067e6:	f885 0261 	strb.w	r0, [r5, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 80067ea:	f885 0260 	strb.w	r0, [r5, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80067ee:	f885 0262 	strb.w	r0, [r5, #610]	@ 0x262
  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 80067f2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80067f6:	33b0      	adds	r3, #176	@ 0xb0
 80067f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4798      	blx	r3
  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 8006802:	4e09      	ldr	r6, [pc, #36]	@ (8006828 <MSC_BOT_Init+0x58>)
 8006804:	7831      	ldrb	r1, [r6, #0]
 8006806:	4620      	mov	r0, r4
 8006808:	f7fe ff2e 	bl	8005668 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800680c:	4b07      	ldr	r3, [pc, #28]	@ (800682c <MSC_BOT_Init+0x5c>)
 800680e:	7819      	ldrb	r1, [r3, #0]
 8006810:	4620      	mov	r0, r4
 8006812:	f7fe ff29 	bl	8005668 <USBD_LL_FlushEP>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8006816:	231f      	movs	r3, #31
 8006818:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 800681c:	7831      	ldrb	r1, [r6, #0]
 800681e:	4620      	mov	r0, r4
 8006820:	f7fe ff4a 	bl	80056b8 <USBD_LL_PrepareReceive>
}
 8006824:	bd70      	pop	{r4, r5, r6, pc}
 8006826:	bf00      	nop
 8006828:	2000005c 	.word	0x2000005c
 800682c:	2000005d 	.word	0x2000005d

08006830 <MSC_BOT_Reset>:
{
 8006830:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006832:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006836:	33b0      	adds	r3, #176	@ 0xb0
 8006838:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 800683c:	b1a5      	cbz	r5, 8006868 <MSC_BOT_Reset+0x38>
 800683e:	4604      	mov	r4, r0
  hmsc->bot_state  = USBD_BOT_IDLE;
 8006840:	2300      	movs	r3, #0
 8006842:	722b      	strb	r3, [r5, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8006844:	2301      	movs	r3, #1
 8006846:	726b      	strb	r3, [r5, #9]
  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8006848:	4b08      	ldr	r3, [pc, #32]	@ (800686c <MSC_BOT_Reset+0x3c>)
 800684a:	7819      	ldrb	r1, [r3, #0]
 800684c:	f7fe ff1c 	bl	8005688 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8006850:	4e07      	ldr	r6, [pc, #28]	@ (8006870 <MSC_BOT_Reset+0x40>)
 8006852:	7831      	ldrb	r1, [r6, #0]
 8006854:	4620      	mov	r0, r4
 8006856:	f7fe ff17 	bl	8005688 <USBD_LL_ClearStallEP>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800685a:	231f      	movs	r3, #31
 800685c:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 8006860:	7831      	ldrb	r1, [r6, #0]
 8006862:	4620      	mov	r0, r4
 8006864:	f7fe ff28 	bl	80056b8 <USBD_LL_PrepareReceive>
}
 8006868:	bd70      	pop	{r4, r5, r6, pc}
 800686a:	bf00      	nop
 800686c:	2000005d 	.word	0x2000005d
 8006870:	2000005c 	.word	0x2000005c

08006874 <MSC_BOT_DeInit>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006874:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006878:	33b0      	adds	r3, #176	@ 0xb0
 800687a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc != NULL)
 800687e:	b10b      	cbz	r3, 8006884 <MSC_BOT_DeInit+0x10>
    hmsc->bot_state = USBD_BOT_IDLE;
 8006880:	2200      	movs	r2, #0
 8006882:	721a      	strb	r2, [r3, #8]
}
 8006884:	4770      	bx	lr
	...

08006888 <MSC_BOT_SendCSW>:
{
 8006888:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800688a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800688e:	33b0      	adds	r3, #176	@ 0xb0
 8006890:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8006894:	b1b5      	cbz	r5, 80068c4 <MSC_BOT_SendCSW+0x3c>
 8006896:	4604      	mov	r4, r0
  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8006898:	4b0b      	ldr	r3, [pc, #44]	@ (80068c8 <MSC_BOT_SendCSW+0x40>)
 800689a:	f8c5 3230 	str.w	r3, [r5, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800689e:	f885 123c 	strb.w	r1, [r5, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 80068a2:	2300      	movs	r3, #0
 80068a4:	722b      	strb	r3, [r5, #8]
  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 80068a6:	230d      	movs	r3, #13
 80068a8:	f505 720c 	add.w	r2, r5, #560	@ 0x230
 80068ac:	4907      	ldr	r1, [pc, #28]	@ (80068cc <MSC_BOT_SendCSW+0x44>)
 80068ae:	7809      	ldrb	r1, [r1, #0]
 80068b0:	f7fe fefa 	bl	80056a8 <USBD_LL_Transmit>
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 80068b4:	231f      	movs	r3, #31
 80068b6:	f505 7204 	add.w	r2, r5, #528	@ 0x210
 80068ba:	4905      	ldr	r1, [pc, #20]	@ (80068d0 <MSC_BOT_SendCSW+0x48>)
 80068bc:	7809      	ldrb	r1, [r1, #0]
 80068be:	4620      	mov	r0, r4
 80068c0:	f7fe fefa 	bl	80056b8 <USBD_LL_PrepareReceive>
}
 80068c4:	bd38      	pop	{r3, r4, r5, pc}
 80068c6:	bf00      	nop
 80068c8:	53425355 	.word	0x53425355
 80068cc:	2000005d 	.word	0x2000005d
 80068d0:	2000005c 	.word	0x2000005c

080068d4 <MSC_BOT_DataIn>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80068d4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80068d8:	33b0      	adds	r3, #176	@ 0xb0
 80068da:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80068de:	b1d1      	cbz	r1, 8006916 <MSC_BOT_DataIn+0x42>
{
 80068e0:	b510      	push	{r4, lr}
 80068e2:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 80068e4:	7a0b      	ldrb	r3, [r1, #8]
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d008      	beq.n	80068fc <MSC_BOT_DataIn+0x28>
 80068ea:	d306      	bcc.n	80068fa <MSC_BOT_DataIn+0x26>
 80068ec:	3b03      	subs	r3, #3
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d802      	bhi.n	80068fa <MSC_BOT_DataIn+0x26>
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80068f4:	2100      	movs	r1, #0
 80068f6:	f7ff ffc7 	bl	8006888 <MSC_BOT_SendCSW>
}
 80068fa:	bd10      	pop	{r4, pc}
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80068fc:	f201 221f 	addw	r2, r1, #543	@ 0x21f
 8006900:	f891 121d 	ldrb.w	r1, [r1, #541]	@ 0x21d
 8006904:	f000 fed5 	bl	80076b2 <SCSI_ProcessCmd>
 8006908:	2800      	cmp	r0, #0
 800690a:	daf6      	bge.n	80068fa <MSC_BOT_DataIn+0x26>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800690c:	2101      	movs	r1, #1
 800690e:	4620      	mov	r0, r4
 8006910:	f7ff ffba 	bl	8006888 <MSC_BOT_SendCSW>
 8006914:	e7f1      	b.n	80068fa <MSC_BOT_DataIn+0x26>
 8006916:	4770      	bx	lr

08006918 <MSC_BOT_CBW_Decode>:
{
 8006918:	b538      	push	{r3, r4, r5, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800691a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800691e:	33b0      	adds	r3, #176	@ 0xb0
 8006920:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8006924:	b1fd      	cbz	r5, 8006966 <MSC_BOT_CBW_Decode+0x4e>
 8006926:	4604      	mov	r4, r0
  hmsc->csw.dTag = hmsc->cbw.dTag;
 8006928:	f8d5 3214 	ldr.w	r3, [r5, #532]	@ 0x214
 800692c:	f8c5 3234 	str.w	r3, [r5, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8006930:	f8d5 3218 	ldr.w	r3, [r5, #536]	@ 0x218
 8006934:	f8c5 3238 	str.w	r3, [r5, #568]	@ 0x238
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8006938:	4b23      	ldr	r3, [pc, #140]	@ (80069c8 <MSC_BOT_CBW_Decode+0xb0>)
 800693a:	7819      	ldrb	r1, [r3, #0]
 800693c:	f7fe fe64 	bl	8005608 <USBD_LL_GetRxDataSize>
 8006940:	281f      	cmp	r0, #31
 8006942:	d104      	bne.n	800694e <MSC_BOT_CBW_Decode+0x36>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8006944:	f8d5 2210 	ldr.w	r2, [r5, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8006948:	4b20      	ldr	r3, [pc, #128]	@ (80069cc <MSC_BOT_CBW_Decode+0xb4>)
 800694a:	429a      	cmp	r2, r3
 800694c:	d00c      	beq.n	8006968 <MSC_BOT_CBW_Decode+0x50>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800694e:	2320      	movs	r3, #32
 8006950:	2205      	movs	r2, #5
 8006952:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8006956:	4620      	mov	r0, r4
 8006958:	f000 f94a 	bl	8006bf0 <SCSI_SenseCode>
    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800695c:	2302      	movs	r3, #2
 800695e:	726b      	strb	r3, [r5, #9]
    MSC_BOT_Abort(pdev);
 8006960:	4620      	mov	r0, r4
 8006962:	f7ff ff07 	bl	8006774 <MSC_BOT_Abort>
}
 8006966:	bd38      	pop	{r3, r4, r5, pc}
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8006968:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 800696c:	682b      	ldr	r3, [r5, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800696e:	4299      	cmp	r1, r3
 8006970:	d8ed      	bhi.n	800694e <MSC_BOT_CBW_Decode+0x36>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8006972:	f895 321e 	ldrb.w	r3, [r5, #542]	@ 0x21e
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0e9      	beq.n	800694e <MSC_BOT_CBW_Decode+0x36>
 800697a:	2b10      	cmp	r3, #16
 800697c:	d8e7      	bhi.n	800694e <MSC_BOT_CBW_Decode+0x36>
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800697e:	f205 221f 	addw	r2, r5, #543	@ 0x21f
 8006982:	4620      	mov	r0, r4
 8006984:	f000 fe95 	bl	80076b2 <SCSI_ProcessCmd>
 8006988:	2800      	cmp	r0, #0
 800698a:	db0c      	blt.n	80069a6 <MSC_BOT_CBW_Decode+0x8e>
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800698c:	7a2b      	ldrb	r3, [r5, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800698e:	3b01      	subs	r3, #1
 8006990:	b2db      	uxtb	r3, r3
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8006992:	2b02      	cmp	r3, #2
 8006994:	d9e7      	bls.n	8006966 <MSC_BOT_CBW_Decode+0x4e>
      if (hmsc->bot_data_length > 0U)
 8006996:	68ea      	ldr	r2, [r5, #12]
 8006998:	b18a      	cbz	r2, 80069be <MSC_BOT_CBW_Decode+0xa6>
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800699a:	f105 0110 	add.w	r1, r5, #16
 800699e:	4620      	mov	r0, r4
 80069a0:	f7ff fec8 	bl	8006734 <MSC_BOT_SendData>
 80069a4:	e7df      	b.n	8006966 <MSC_BOT_CBW_Decode+0x4e>
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 80069a6:	7a2b      	ldrb	r3, [r5, #8]
 80069a8:	2b05      	cmp	r3, #5
 80069aa:	d003      	beq.n	80069b4 <MSC_BOT_CBW_Decode+0x9c>
        MSC_BOT_Abort(pdev);
 80069ac:	4620      	mov	r0, r4
 80069ae:	f7ff fee1 	bl	8006774 <MSC_BOT_Abort>
 80069b2:	e7d8      	b.n	8006966 <MSC_BOT_CBW_Decode+0x4e>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80069b4:	2101      	movs	r1, #1
 80069b6:	4620      	mov	r0, r4
 80069b8:	f7ff ff66 	bl	8006888 <MSC_BOT_SendCSW>
 80069bc:	e7d3      	b.n	8006966 <MSC_BOT_CBW_Decode+0x4e>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80069be:	2100      	movs	r1, #0
 80069c0:	4620      	mov	r0, r4
 80069c2:	f7ff ff61 	bl	8006888 <MSC_BOT_SendCSW>
 80069c6:	e7ce      	b.n	8006966 <MSC_BOT_CBW_Decode+0x4e>
 80069c8:	2000005c 	.word	0x2000005c
 80069cc:	43425355 	.word	0x43425355

080069d0 <MSC_BOT_DataOut>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80069d0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80069d4:	33b0      	adds	r3, #176	@ 0xb0
 80069d6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80069da:	b1ab      	cbz	r3, 8006a08 <MSC_BOT_DataOut+0x38>
{
 80069dc:	b510      	push	{r4, lr}
 80069de:	4604      	mov	r4, r0
  switch (hmsc->bot_state)
 80069e0:	7a1a      	ldrb	r2, [r3, #8]
 80069e2:	b172      	cbz	r2, 8006a02 <MSC_BOT_DataOut+0x32>
 80069e4:	2a01      	cmp	r2, #1
 80069e6:	d10e      	bne.n	8006a06 <MSC_BOT_DataOut+0x36>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80069e8:	f203 221f 	addw	r2, r3, #543	@ 0x21f
 80069ec:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80069f0:	f000 fe5f 	bl	80076b2 <SCSI_ProcessCmd>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	da06      	bge.n	8006a06 <MSC_BOT_DataOut+0x36>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80069f8:	2101      	movs	r1, #1
 80069fa:	4620      	mov	r0, r4
 80069fc:	f7ff ff44 	bl	8006888 <MSC_BOT_SendCSW>
 8006a00:	e001      	b.n	8006a06 <MSC_BOT_DataOut+0x36>
      MSC_BOT_CBW_Decode(pdev);
 8006a02:	f7ff ff89 	bl	8006918 <MSC_BOT_CBW_Decode>
}
 8006a06:	bd10      	pop	{r4, pc}
 8006a08:	4770      	bx	lr
	...

08006a0c <MSC_BOT_CplClrFeature>:
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a0c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006a10:	33b0      	adds	r3, #176	@ 0xb0
 8006a12:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8006a16:	b1bb      	cbz	r3, 8006a48 <MSC_BOT_CplClrFeature+0x3c>
{
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	4604      	mov	r4, r0
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8006a1c:	7a5b      	ldrb	r3, [r3, #9]
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d008      	beq.n	8006a34 <MSC_BOT_CplClrFeature+0x28>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8006a22:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8006a26:	d004      	beq.n	8006a32 <MSC_BOT_CplClrFeature+0x26>
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d002      	beq.n	8006a32 <MSC_BOT_CplClrFeature+0x26>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	f7ff ff2b 	bl	8006888 <MSC_BOT_SendCSW>
  }
  else
  {
    return;
  }
}
 8006a32:	bd10      	pop	{r4, pc}
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8006a34:	4b05      	ldr	r3, [pc, #20]	@ (8006a4c <MSC_BOT_CplClrFeature+0x40>)
 8006a36:	7819      	ldrb	r1, [r3, #0]
 8006a38:	f7fe fe1e 	bl	8005678 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8006a3c:	4b04      	ldr	r3, [pc, #16]	@ (8006a50 <MSC_BOT_CplClrFeature+0x44>)
 8006a3e:	7819      	ldrb	r1, [r3, #0]
 8006a40:	4620      	mov	r0, r4
 8006a42:	f7fe fe19 	bl	8005678 <USBD_LL_StallEP>
 8006a46:	e7f4      	b.n	8006a32 <MSC_BOT_CplClrFeature+0x26>
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	2000005d 	.word	0x2000005d
 8006a50:	2000005c 	.word	0x2000005c

08006a54 <SCSI_AllowPreventRemovable>:
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a54:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006a58:	33b0      	adds	r3, #176	@ 0xb0
 8006a5a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hmsc == NULL)
 8006a5e:	b153      	cbz	r3, 8006a76 <SCSI_AllowPreventRemovable+0x22>
  {
    return -1;
  }

  if (params[4] == 0U)
 8006a60:	7912      	ldrb	r2, [r2, #4]
 8006a62:	b922      	cbnz	r2, 8006a6e <SCSI_AllowPreventRemovable+0x1a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006a64:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
  }

  hmsc->bot_data_length = 0U;
 8006a68:	2000      	movs	r0, #0
 8006a6a:	60d8      	str	r0, [r3, #12]

  return 0;
 8006a6c:	4770      	bx	lr
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8006a74:	e7f8      	b.n	8006a68 <SCSI_AllowPreventRemovable+0x14>
    return -1;
 8006a76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8006a7a:	4770      	bx	lr

08006a7c <SCSI_UpdateBotData>:
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
  uint16_t len = length;

  if (hmsc == NULL)
 8006a7c:	4684      	mov	ip, r0
 8006a7e:	b158      	cbz	r0, 8006a98 <SCSI_UpdateBotData+0x1c>
  {
    return -1;
  }

  hmsc->bot_data_length = len;
 8006a80:	60c2      	str	r2, [r0, #12]

  while (len != 0U)
 8006a82:	e005      	b.n	8006a90 <SCSI_UpdateBotData+0x14>
  {
    len--;
 8006a84:	3a01      	subs	r2, #1
 8006a86:	b292      	uxth	r2, r2
    hmsc->bot_data[len] = pBuff[len];
 8006a88:	5c88      	ldrb	r0, [r1, r2]
 8006a8a:	eb0c 0302 	add.w	r3, ip, r2
 8006a8e:	7418      	strb	r0, [r3, #16]
  while (len != 0U)
 8006a90:	2a00      	cmp	r2, #0
 8006a92:	d1f7      	bne.n	8006a84 <SCSI_UpdateBotData+0x8>
  }

  return 0;
 8006a94:	2000      	movs	r0, #0
 8006a96:	4770      	bx	lr
    return -1;
 8006a98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8006a9c:	4770      	bx	lr
	...

08006aa0 <SCSI_ModeSense6>:
{
 8006aa0:	b570      	push	{r4, r5, r6, lr}
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	4608      	mov	r0, r1
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006aa6:	f8d3 42d4 	ldr.w	r4, [r3, #724]	@ 0x2d4
 8006aaa:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 8006aae:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
  if (hmsc == NULL)
 8006ab2:	b1dd      	cbz	r5, 8006aec <SCSI_ModeSense6+0x4c>
 8006ab4:	4616      	mov	r6, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8006ab6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	4798      	blx	r3
 8006ac0:	b170      	cbz	r0, 8006ae0 <SCSI_ModeSense6+0x40>
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8006ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8006af4 <SCSI_ModeSense6+0x54>)
 8006ac4:	7893      	ldrb	r3, [r2, #2]
 8006ac6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006aca:	7093      	strb	r3, [r2, #2]
  if (params[4] <= len)
 8006acc:	7932      	ldrb	r2, [r6, #4]
 8006ace:	2a04      	cmp	r2, #4
 8006ad0:	d900      	bls.n	8006ad4 <SCSI_ModeSense6+0x34>
  uint16_t len = MODE_SENSE6_LEN;
 8006ad2:	2204      	movs	r2, #4
  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8006ad4:	4907      	ldr	r1, [pc, #28]	@ (8006af4 <SCSI_ModeSense6+0x54>)
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	f7ff ffd0 	bl	8006a7c <SCSI_UpdateBotData>
  return 0;
 8006adc:	2000      	movs	r0, #0
}
 8006ade:	bd70      	pop	{r4, r5, r6, pc}
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8006ae0:	4a05      	ldr	r2, [pc, #20]	@ (8006af8 <SCSI_ModeSense6+0x58>)
 8006ae2:	7893      	ldrb	r3, [r2, #2]
 8006ae4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ae8:	7093      	strb	r3, [r2, #2]
 8006aea:	e7ef      	b.n	8006acc <SCSI_ModeSense6+0x2c>
    return -1;
 8006aec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006af0:	e7f5      	b.n	8006ade <SCSI_ModeSense6+0x3e>
 8006af2:	bf00      	nop
 8006af4:	200000cc 	.word	0x200000cc
 8006af8:	200000c4 	.word	0x200000c4

08006afc <SCSI_ModeSense10>:
{
 8006afc:	b570      	push	{r4, r5, r6, lr}
 8006afe:	4603      	mov	r3, r0
 8006b00:	4608      	mov	r0, r1
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b02:	f8d3 42d4 	ldr.w	r4, [r3, #724]	@ 0x2d4
 8006b06:	f104 01b0 	add.w	r1, r4, #176	@ 0xb0
 8006b0a:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
  if (hmsc == NULL)
 8006b0e:	b1dd      	cbz	r5, 8006b48 <SCSI_ModeSense10+0x4c>
 8006b10:	4616      	mov	r6, r2
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8006b12:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	4798      	blx	r3
 8006b1c:	b170      	cbz	r0, 8006b3c <SCSI_ModeSense10+0x40>
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8006b1e:	4a0c      	ldr	r2, [pc, #48]	@ (8006b50 <SCSI_ModeSense10+0x54>)
 8006b20:	78d3      	ldrb	r3, [r2, #3]
 8006b22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006b26:	70d3      	strb	r3, [r2, #3]
  if (params[8] <= len)
 8006b28:	7a32      	ldrb	r2, [r6, #8]
 8006b2a:	2a08      	cmp	r2, #8
 8006b2c:	d900      	bls.n	8006b30 <SCSI_ModeSense10+0x34>
  uint16_t len = MODE_SENSE10_LEN;
 8006b2e:	2208      	movs	r2, #8
  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8006b30:	4907      	ldr	r1, [pc, #28]	@ (8006b50 <SCSI_ModeSense10+0x54>)
 8006b32:	4628      	mov	r0, r5
 8006b34:	f7ff ffa2 	bl	8006a7c <SCSI_UpdateBotData>
  return 0;
 8006b38:	2000      	movs	r0, #0
}
 8006b3a:	bd70      	pop	{r4, r5, r6, pc}
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8006b3c:	4a04      	ldr	r2, [pc, #16]	@ (8006b50 <SCSI_ModeSense10+0x54>)
 8006b3e:	78d3      	ldrb	r3, [r2, #3]
 8006b40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b44:	70d3      	strb	r3, [r2, #3]
 8006b46:	e7ef      	b.n	8006b28 <SCSI_ModeSense10+0x2c>
    return -1;
 8006b48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b4c:	e7f5      	b.n	8006b3a <SCSI_ModeSense10+0x3e>
 8006b4e:	bf00      	nop
 8006b50:	200000c4 	.word	0x200000c4

08006b54 <SCSI_ReceiveDiagnosticResults>:
{
 8006b54:	b508      	push	{r3, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b56:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006b5a:	33b0      	adds	r3, #176	@ 0xb0
 8006b5c:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 8006b60:	78d3      	ldrb	r3, [r2, #3]
 8006b62:	7912      	ldrb	r2, [r2, #4]
  if (allocation_length == 0U)
 8006b64:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8006b68:	d005      	beq.n	8006b76 <SCSI_ReceiveDiagnosticResults+0x22>
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 8006b6a:	2a08      	cmp	r2, #8
 8006b6c:	d900      	bls.n	8006b70 <SCSI_ReceiveDiagnosticResults+0x1c>
    allocation_length = DIAGNOSTIC_DATA_LEN;
 8006b6e:	2208      	movs	r2, #8
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 8006b70:	4902      	ldr	r1, [pc, #8]	@ (8006b7c <SCSI_ReceiveDiagnosticResults+0x28>)
 8006b72:	f7ff ff83 	bl	8006a7c <SCSI_UpdateBotData>
}
 8006b76:	2000      	movs	r0, #0
 8006b78:	bd08      	pop	{r3, pc}
 8006b7a:	bf00      	nop
 8006b7c:	20001198 	.word	0x20001198

08006b80 <SCSI_ReportLuns>:
{
 8006b80:	b508      	push	{r3, lr}
  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b82:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006b86:	33b0      	adds	r3, #176	@ 0xb0
 8006b88:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8006b8c:	b350      	cbz	r0, 8006be4 <SCSI_ReportLuns+0x64>
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 8006b8e:	4917      	ldr	r1, [pc, #92]	@ (8006bec <SCSI_ReportLuns+0x6c>)
 8006b90:	2300      	movs	r3, #0
 8006b92:	600b      	str	r3, [r1, #0]
 8006b94:	604b      	str	r3, [r1, #4]
 8006b96:	608b      	str	r3, [r1, #8]
 8006b98:	60cb      	str	r3, [r1, #12]
 8006b9a:	610b      	str	r3, [r1, #16]
 8006b9c:	614b      	str	r3, [r1, #20]
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 8006b9e:	6802      	ldr	r2, [r0, #0]
 8006ba0:	f102 0c01 	add.w	ip, r2, #1
 8006ba4:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 8006ba8:	f3cc 5247 	ubfx	r2, ip, #21, #8
 8006bac:	700a      	strb	r2, [r1, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 8006bae:	f3cc 3247 	ubfx	r2, ip, #13, #8
 8006bb2:	704a      	strb	r2, [r1, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 8006bb4:	f3cc 1c47 	ubfx	ip, ip, #5, #8
 8006bb8:	f881 c002 	strb.w	ip, [r1, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 8006bbc:	f881 e003 	strb.w	lr, [r1, #3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 8006bc0:	e005      	b.n	8006bce <SCSI_ReportLuns+0x4e>
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 8006bc2:	00d9      	lsls	r1, r3, #3
 8006bc4:	3109      	adds	r1, #9
 8006bc6:	4a09      	ldr	r2, [pc, #36]	@ (8006bec <SCSI_ReportLuns+0x6c>)
 8006bc8:	5453      	strb	r3, [r2, r1]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 8006bca:	3301      	adds	r3, #1
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	6801      	ldr	r1, [r0, #0]
 8006bd0:	428b      	cmp	r3, r1
 8006bd2:	d9f6      	bls.n	8006bc2 <SCSI_ReportLuns+0x42>
  total_length = lun_list_length + 8U;
 8006bd4:	f10e 0208 	add.w	r2, lr, #8
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 8006bd8:	b292      	uxth	r2, r2
 8006bda:	4904      	ldr	r1, [pc, #16]	@ (8006bec <SCSI_ReportLuns+0x6c>)
 8006bdc:	f7ff ff4e 	bl	8006a7c <SCSI_UpdateBotData>
  return 0;
 8006be0:	2000      	movs	r0, #0
}
 8006be2:	bd08      	pop	{r3, pc}
    return -1;
 8006be4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006be8:	e7fb      	b.n	8006be2 <SCSI_ReportLuns+0x62>
 8006bea:	bf00      	nop
 8006bec:	200011a0 	.word	0x200011a0

08006bf0 <SCSI_SenseCode>:
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bf0:	f8d0 12d4 	ldr.w	r1, [r0, #724]	@ 0x2d4
 8006bf4:	31b0      	adds	r1, #176	@ 0xb0
 8006bf6:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
  if (hmsc == NULL)
 8006bfa:	b180      	cbz	r0, 8006c1e <SCSI_SenseCode+0x2e>
  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8006bfc:	f890 1261 	ldrb.w	r1, [r0, #609]	@ 0x261
 8006c00:	f101 0c48 	add.w	ip, r1, #72	@ 0x48
 8006c04:	f800 203c 	strb.w	r2, [r0, ip, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8006c08:	eb00 02cc 	add.w	r2, r0, ip, lsl #3
 8006c0c:	7113      	strb	r3, [r2, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	7153      	strb	r3, [r2, #5]
  hmsc->scsi_sense_tail++;
 8006c12:	1c4b      	adds	r3, r1, #1
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	f880 3261 	strb.w	r3, [r0, #609]	@ 0x261
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8006c1a:	2b04      	cmp	r3, #4
 8006c1c:	d000      	beq.n	8006c20 <SCSI_SenseCode+0x30>
}
 8006c1e:	4770      	bx	lr
    hmsc->scsi_sense_tail = 0U;
 8006c20:	2300      	movs	r3, #0
 8006c22:	f880 3261 	strb.w	r3, [r0, #609]	@ 0x261
 8006c26:	e7fa      	b.n	8006c1e <SCSI_SenseCode+0x2e>

08006c28 <SCSI_TestUnitReady>:
{
 8006c28:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c2a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006c2e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006c32:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8006c36:	b37d      	cbz	r5, 8006c98 <SCSI_TestUnitReady+0x70>
 8006c38:	4604      	mov	r4, r0
 8006c3a:	460e      	mov	r6, r1
  if (hmsc->cbw.dDataLength != 0U)
 8006c3c:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 8006c40:	b972      	cbnz	r2, 8006c60 <SCSI_TestUnitReady+0x38>
  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8006c42:	f895 2262 	ldrb.w	r2, [r5, #610]	@ 0x262
 8006c46:	2a02      	cmp	r2, #2
 8006c48:	d013      	beq.n	8006c72 <SCSI_TestUnitReady+0x4a>
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006c4a:	33b0      	adds	r3, #176	@ 0xb0
 8006c4c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	4608      	mov	r0, r1
 8006c56:	4798      	blx	r3
 8006c58:	b998      	cbnz	r0, 8006c82 <SCSI_TestUnitReady+0x5a>
  hmsc->bot_data_length = 0U;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	60eb      	str	r3, [r5, #12]
}
 8006c5e:	bd70      	pop	{r4, r5, r6, pc}
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006c60:	2320      	movs	r3, #32
 8006c62:	2205      	movs	r2, #5
 8006c64:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8006c68:	f7ff ffc2 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 8006c6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c70:	e7f5      	b.n	8006c5e <SCSI_TestUnitReady+0x36>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006c72:	233a      	movs	r3, #58	@ 0x3a
 8006c74:	f7ff ffbc 	bl	8006bf0 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8006c78:	2305      	movs	r3, #5
 8006c7a:	722b      	strb	r3, [r5, #8]
    return -1;
 8006c7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c80:	e7ed      	b.n	8006c5e <SCSI_TestUnitReady+0x36>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006c82:	233a      	movs	r3, #58	@ 0x3a
 8006c84:	2202      	movs	r2, #2
 8006c86:	4631      	mov	r1, r6
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f7ff ffb1 	bl	8006bf0 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8006c8e:	2305      	movs	r3, #5
 8006c90:	722b      	strb	r3, [r5, #8]
    return -1;
 8006c92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c96:	e7e2      	b.n	8006c5e <SCSI_TestUnitReady+0x36>
    return -1;
 8006c98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c9c:	e7df      	b.n	8006c5e <SCSI_TestUnitReady+0x36>

08006c9e <SCSI_RequestSense>:
{
 8006c9e:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ca0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006ca4:	33b0      	adds	r3, #176	@ 0xb0
 8006ca6:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8006caa:	2c00      	cmp	r4, #0
 8006cac:	d03b      	beq.n	8006d26 <SCSI_RequestSense+0x88>
  if (hmsc->cbw.dDataLength == 0U)
 8006cae:	f8d4 3218 	ldr.w	r3, [r4, #536]	@ 0x218
 8006cb2:	b10b      	cbz	r3, 8006cb8 <SCSI_RequestSense+0x1a>
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	e00d      	b.n	8006cd4 <SCSI_RequestSense+0x36>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006cb8:	2320      	movs	r3, #32
 8006cba:	2205      	movs	r2, #5
 8006cbc:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 8006cc0:	f7ff ff96 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 8006cc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cc8:	e028      	b.n	8006d1c <SCSI_RequestSense+0x7e>
    hmsc->bot_data[i] = 0U;
 8006cca:	18e1      	adds	r1, r4, r3
 8006ccc:	2000      	movs	r0, #0
 8006cce:	7408      	strb	r0, [r1, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	2b11      	cmp	r3, #17
 8006cd6:	d9f8      	bls.n	8006cca <SCSI_RequestSense+0x2c>
  hmsc->bot_data[0] = 0x70U;
 8006cd8:	2370      	movs	r3, #112	@ 0x70
 8006cda:	7423      	strb	r3, [r4, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8006cdc:	230c      	movs	r3, #12
 8006cde:	75e3      	strb	r3, [r4, #23]
  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8006ce0:	f894 3260 	ldrb.w	r3, [r4, #608]	@ 0x260
 8006ce4:	f894 1261 	ldrb.w	r1, [r4, #609]	@ 0x261
 8006ce8:	428b      	cmp	r3, r1
 8006cea:	d010      	beq.n	8006d0e <SCSI_RequestSense+0x70>
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8006cec:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 8006cf0:	f814 0031 	ldrb.w	r0, [r4, r1, lsl #3]
 8006cf4:	74a0      	strb	r0, [r4, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8006cf6:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8006cfa:	7908      	ldrb	r0, [r1, #4]
 8006cfc:	7720      	strb	r0, [r4, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8006cfe:	7949      	ldrb	r1, [r1, #5]
 8006d00:	7761      	strb	r1, [r4, #29]
    hmsc->scsi_sense_head++;
 8006d02:	3301      	adds	r3, #1
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	f884 3260 	strb.w	r3, [r4, #608]	@ 0x260
    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8006d0a:	2b04      	cmp	r3, #4
 8006d0c:	d007      	beq.n	8006d1e <SCSI_RequestSense+0x80>
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8006d0e:	2312      	movs	r3, #18
 8006d10:	60e3      	str	r3, [r4, #12]
  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8006d12:	7913      	ldrb	r3, [r2, #4]
 8006d14:	2b12      	cmp	r3, #18
 8006d16:	d809      	bhi.n	8006d2c <SCSI_RequestSense+0x8e>
    hmsc->bot_data_length = params[4];
 8006d18:	60e3      	str	r3, [r4, #12]
  return 0;
 8006d1a:	2000      	movs	r0, #0
}
 8006d1c:	bd10      	pop	{r4, pc}
      hmsc->scsi_sense_head = 0U;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	f884 3260 	strb.w	r3, [r4, #608]	@ 0x260
 8006d24:	e7f3      	b.n	8006d0e <SCSI_RequestSense+0x70>
    return -1;
 8006d26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d2a:	e7f7      	b.n	8006d1c <SCSI_RequestSense+0x7e>
  return 0;
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	e7f5      	b.n	8006d1c <SCSI_RequestSense+0x7e>

08006d30 <SCSI_Inquiry>:
{
 8006d30:	4684      	mov	ip, r0
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d32:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006d36:	f103 00b0 	add.w	r0, r3, #176	@ 0xb0
 8006d3a:	f85c 0020 	ldr.w	r0, [ip, r0, lsl #2]
  if (hmsc == NULL)
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d040      	beq.n	8006dc4 <SCSI_Inquiry+0x94>
{
 8006d42:	b510      	push	{r4, lr}
  if (hmsc->cbw.dDataLength == 0U)
 8006d44:	f8d0 4218 	ldr.w	r4, [r0, #536]	@ 0x218
 8006d48:	b174      	cbz	r4, 8006d68 <SCSI_Inquiry+0x38>
  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 8006d4a:	f892 e001 	ldrb.w	lr, [r2, #1]
 8006d4e:	f01e 0f01 	tst.w	lr, #1
 8006d52:	d023      	beq.n	8006d9c <SCSI_Inquiry+0x6c>
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 8006d54:	7893      	ldrb	r3, [r2, #2]
 8006d56:	b18b      	cbz	r3, 8006d7c <SCSI_Inquiry+0x4c>
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 8006d58:	2b80      	cmp	r3, #128	@ 0x80
 8006d5a:	d115      	bne.n	8006d88 <SCSI_Inquiry+0x58>
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8006d5c:	2208      	movs	r2, #8
 8006d5e:	491b      	ldr	r1, [pc, #108]	@ (8006dcc <SCSI_Inquiry+0x9c>)
 8006d60:	f7ff fe8c 	bl	8006a7c <SCSI_UpdateBotData>
  return 0;
 8006d64:	2000      	movs	r0, #0
 8006d66:	e02c      	b.n	8006dc2 <SCSI_Inquiry+0x92>
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006d68:	2320      	movs	r3, #32
 8006d6a:	2205      	movs	r2, #5
 8006d6c:	f890 121d 	ldrb.w	r1, [r0, #541]	@ 0x21d
 8006d70:	4660      	mov	r0, ip
 8006d72:	f7ff ff3d 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 8006d76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d7a:	e022      	b.n	8006dc2 <SCSI_Inquiry+0x92>
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 8006d7c:	2206      	movs	r2, #6
 8006d7e:	4914      	ldr	r1, [pc, #80]	@ (8006dd0 <SCSI_Inquiry+0xa0>)
 8006d80:	f7ff fe7c 	bl	8006a7c <SCSI_UpdateBotData>
  return 0;
 8006d84:	2000      	movs	r0, #0
 8006d86:	e01c      	b.n	8006dc2 <SCSI_Inquiry+0x92>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 8006d88:	2324      	movs	r3, #36	@ 0x24
 8006d8a:	2205      	movs	r2, #5
 8006d8c:	f890 121d 	ldrb.w	r1, [r0, #541]	@ 0x21d
 8006d90:	4660      	mov	r0, ip
 8006d92:	f7ff ff2d 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 8006d96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d9a:	e012      	b.n	8006dc2 <SCSI_Inquiry+0x92>
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8006d9c:	33b0      	adds	r3, #176	@ 0xb0
 8006d9e:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 8006da2:	f8dc 3004 	ldr.w	r3, [ip, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8006dac:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    len = (uint16_t)pPage[4] + 5U;
 8006db0:	790b      	ldrb	r3, [r1, #4]
 8006db2:	3305      	adds	r3, #5
    if (params[4] <= len)
 8006db4:	7912      	ldrb	r2, [r2, #4]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d900      	bls.n	8006dbc <SCSI_Inquiry+0x8c>
    len = (uint16_t)pPage[4] + 5U;
 8006dba:	461a      	mov	r2, r3
    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 8006dbc:	f7ff fe5e 	bl	8006a7c <SCSI_UpdateBotData>
  return 0;
 8006dc0:	2000      	movs	r0, #0
}
 8006dc2:	bd10      	pop	{r4, pc}
    return -1;
 8006dc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8006dc8:	4770      	bx	lr
 8006dca:	bf00      	nop
 8006dcc:	200000d0 	.word	0x200000d0
 8006dd0:	200000d8 	.word	0x200000d8

08006dd4 <SCSI_StartStopUnit>:
{
 8006dd4:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dd6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006dda:	33b0      	adds	r3, #176	@ 0xb0
 8006ddc:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8006de0:	b32c      	cbz	r4, 8006e2e <SCSI_StartStopUnit+0x5a>
  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8006de2:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d00c      	beq.n	8006e04 <SCSI_StartStopUnit+0x30>
  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8006dea:	7913      	ldrb	r3, [r2, #4]
 8006dec:	f003 0303 	and.w	r3, r3, #3
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d013      	beq.n	8006e1c <SCSI_StartStopUnit+0x48>
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8006df4:	2b02      	cmp	r3, #2
 8006df6:	d017      	beq.n	8006e28 <SCSI_StartStopUnit+0x54>
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8006df8:	2b03      	cmp	r3, #3
 8006dfa:	d112      	bne.n	8006e22 <SCSI_StartStopUnit+0x4e>
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
 8006e02:	e00e      	b.n	8006e22 <SCSI_StartStopUnit+0x4e>
  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8006e04:	7913      	ldrb	r3, [r2, #4]
 8006e06:	f003 0303 	and.w	r3, r3, #3
 8006e0a:	2b02      	cmp	r3, #2
 8006e0c:	d1ed      	bne.n	8006dea <SCSI_StartStopUnit+0x16>
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8006e0e:	2324      	movs	r3, #36	@ 0x24
 8006e10:	2205      	movs	r2, #5
 8006e12:	f7ff feed 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 8006e16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e1a:	e004      	b.n	8006e26 <SCSI_StartStopUnit+0x52>
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
  hmsc->bot_data_length = 0U;
 8006e22:	2000      	movs	r0, #0
 8006e24:	60e0      	str	r0, [r4, #12]
}
 8006e26:	bd10      	pop	{r4, pc}
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8006e28:	f884 3262 	strb.w	r3, [r4, #610]	@ 0x262
 8006e2c:	e7f9      	b.n	8006e22 <SCSI_StartStopUnit+0x4e>
    return -1;
 8006e2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e32:	e7f8      	b.n	8006e26 <SCSI_StartStopUnit+0x52>

08006e34 <SCSI_ReadFormatCapacity>:
{
 8006e34:	b570      	push	{r4, r5, r6, lr}
 8006e36:	b082      	sub	sp, #8
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e38:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006e3c:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006e40:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8006e44:	2c00      	cmp	r4, #0
 8006e46:	d03c      	beq.n	8006ec2 <SCSI_ReadFormatCapacity+0x8e>
 8006e48:	4605      	mov	r5, r0
 8006e4a:	460e      	mov	r6, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 8006e4c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	f10d 0206 	add.w	r2, sp, #6
 8006e58:	4669      	mov	r1, sp
 8006e5a:	4630      	mov	r0, r6
 8006e5c:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8006e5e:	b928      	cbnz	r0, 8006e6c <SCSI_ReadFormatCapacity+0x38>
 8006e60:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8006e64:	2b02      	cmp	r3, #2
 8006e66:	d001      	beq.n	8006e6c <SCSI_ReadFormatCapacity+0x38>
  for (i = 0U; i < 12U ; i++)
 8006e68:	2300      	movs	r3, #0
 8006e6a:	e00d      	b.n	8006e88 <SCSI_ReadFormatCapacity+0x54>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006e6c:	233a      	movs	r3, #58	@ 0x3a
 8006e6e:	2202      	movs	r2, #2
 8006e70:	4631      	mov	r1, r6
 8006e72:	4628      	mov	r0, r5
 8006e74:	f7ff febc 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 8006e78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e7c:	e01f      	b.n	8006ebe <SCSI_ReadFormatCapacity+0x8a>
    hmsc->bot_data[i] = 0U;
 8006e7e:	18e2      	adds	r2, r4, r3
 8006e80:	2100      	movs	r1, #0
 8006e82:	7411      	strb	r1, [r2, #16]
  for (i = 0U; i < 12U ; i++)
 8006e84:	3301      	adds	r3, #1
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	2b0b      	cmp	r3, #11
 8006e8a:	d9f8      	bls.n	8006e7e <SCSI_ReadFormatCapacity+0x4a>
  hmsc->bot_data[3] = 0x08U;
 8006e8c:	2308      	movs	r3, #8
 8006e8e:	74e3      	strb	r3, [r4, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8006e90:	9a00      	ldr	r2, [sp, #0]
 8006e92:	1e53      	subs	r3, r2, #1
 8006e94:	0e19      	lsrs	r1, r3, #24
 8006e96:	7521      	strb	r1, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8006e98:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8006e9c:	7561      	strb	r1, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8006e9e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8006ea2:	75a3      	strb	r3, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8006ea4:	3a01      	subs	r2, #1
 8006ea6:	75e2      	strb	r2, [r4, #23]
  hmsc->bot_data[8] = 0x02U;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	7623      	strb	r3, [r4, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8006eac:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	7662      	strb	r2, [r4, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8006eb4:	0a1a      	lsrs	r2, r3, #8
 8006eb6:	76a2      	strb	r2, [r4, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8006eb8:	76e3      	strb	r3, [r4, #27]
  hmsc->bot_data_length = 12U;
 8006eba:	230c      	movs	r3, #12
 8006ebc:	60e3      	str	r3, [r4, #12]
}
 8006ebe:	b002      	add	sp, #8
 8006ec0:	bd70      	pop	{r4, r5, r6, pc}
    return -1;
 8006ec2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ec6:	e7fa      	b.n	8006ebe <SCSI_ReadFormatCapacity+0x8a>

08006ec8 <SCSI_ReadCapacity10>:
{
 8006ec8:	b570      	push	{r4, r5, r6, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006eca:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006ece:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006ed2:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8006ed6:	b39c      	cbz	r4, 8006f40 <SCSI_ReadCapacity10+0x78>
 8006ed8:	4606      	mov	r6, r0
 8006eda:	460d      	mov	r5, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8006edc:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	3126      	adds	r1, #38	@ 0x26
 8006ee6:	eb04 1101 	add.w	r1, r4, r1, lsl #4
 8006eea:	1d0a      	adds	r2, r1, #4
 8006eec:	3108      	adds	r1, #8
 8006eee:	4628      	mov	r0, r5
 8006ef0:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8006ef2:	b9e0      	cbnz	r0, 8006f2e <SCSI_ReadCapacity10+0x66>
 8006ef4:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8006ef8:	2b02      	cmp	r3, #2
 8006efa:	d018      	beq.n	8006f2e <SCSI_ReadCapacity10+0x66>
  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 8006efc:	3526      	adds	r5, #38	@ 0x26
 8006efe:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 8006f02:	68aa      	ldr	r2, [r5, #8]
 8006f04:	1e53      	subs	r3, r2, #1
 8006f06:	0e19      	lsrs	r1, r3, #24
 8006f08:	7421      	strb	r1, [r4, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 8006f0a:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8006f0e:	7461      	strb	r1, [r4, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8006f10:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8006f14:	74a3      	strb	r3, [r4, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8006f16:	3a01      	subs	r2, #1
 8006f18:	74e2      	strb	r2, [r4, #19]
  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 8006f1a:	88ab      	ldrh	r3, [r5, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	7522      	strb	r2, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 8006f20:	7562      	strb	r2, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 8006f22:	0a1a      	lsrs	r2, r3, #8
 8006f24:	75a2      	strb	r2, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 8006f26:	75e3      	strb	r3, [r4, #23]
  hmsc->bot_data_length = 8U;
 8006f28:	2308      	movs	r3, #8
 8006f2a:	60e3      	str	r3, [r4, #12]
}
 8006f2c:	bd70      	pop	{r4, r5, r6, pc}
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006f2e:	233a      	movs	r3, #58	@ 0x3a
 8006f30:	2202      	movs	r2, #2
 8006f32:	4629      	mov	r1, r5
 8006f34:	4630      	mov	r0, r6
 8006f36:	f7ff fe5b 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 8006f3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f3e:	e7f5      	b.n	8006f2c <SCSI_ReadCapacity10+0x64>
    return -1;
 8006f40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f44:	e7f2      	b.n	8006f2c <SCSI_ReadCapacity10+0x64>

08006f46 <SCSI_ReadCapacity16>:
{
 8006f46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f48:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f4a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006f4e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006f52:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8006f56:	2c00      	cmp	r4, #0
 8006f58:	d051      	beq.n	8006ffe <SCSI_ReadCapacity16+0xb8>
 8006f5a:	4605      	mov	r5, r0
 8006f5c:	460e      	mov	r6, r1
  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 8006f5e:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	3126      	adds	r1, #38	@ 0x26
 8006f68:	eb04 1101 	add.w	r1, r4, r1, lsl #4
 8006f6c:	1d0a      	adds	r2, r1, #4
 8006f6e:	3108      	adds	r1, #8
 8006f70:	4630      	mov	r0, r6
 8006f72:	4798      	blx	r3
  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8006f74:	4684      	mov	ip, r0
 8006f76:	b980      	cbnz	r0, 8006f9a <SCSI_ReadCapacity16+0x54>
 8006f78:	f894 3262 	ldrb.w	r3, [r4, #610]	@ 0x262
 8006f7c:	2b02      	cmp	r3, #2
 8006f7e:	d00c      	beq.n	8006f9a <SCSI_ReadCapacity16+0x54>
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006f80:	7abb      	ldrb	r3, [r7, #10]
                          ((uint32_t)params[11] << 16) |
 8006f82:	7afd      	ldrb	r5, [r7, #11]
 8006f84:	042d      	lsls	r5, r5, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006f86:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
                          ((uint32_t)params[12] <<  8) |
 8006f8a:	7b3b      	ldrb	r3, [r7, #12]
                          ((uint32_t)params[11] << 16) |
 8006f8c:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
                          (uint32_t)params[13];
 8006f90:	7b7b      	ldrb	r3, [r7, #13]
                          ((uint32_t)params[12] <<  8) |
 8006f92:	431d      	orrs	r5, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006f94:	60e5      	str	r5, [r4, #12]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8006f96:	2300      	movs	r3, #0
 8006f98:	e00c      	b.n	8006fb4 <SCSI_ReadCapacity16+0x6e>
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006f9a:	233a      	movs	r3, #58	@ 0x3a
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	4631      	mov	r1, r6
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	f7ff fe25 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 8006fa6:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8006faa:	e026      	b.n	8006ffa <SCSI_ReadCapacity16+0xb4>
    hmsc->bot_data[idx] = 0U;
 8006fac:	18e2      	adds	r2, r4, r3
 8006fae:	2100      	movs	r1, #0
 8006fb0:	7411      	strb	r1, [r2, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	429d      	cmp	r5, r3
 8006fb6:	d8f9      	bhi.n	8006fac <SCSI_ReadCapacity16+0x66>
  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 8006fb8:	3626      	adds	r6, #38	@ 0x26
 8006fba:	eb04 1606 	add.w	r6, r4, r6, lsl #4
 8006fbe:	68b2      	ldr	r2, [r6, #8]
 8006fc0:	1e53      	subs	r3, r2, #1
 8006fc2:	0e19      	lsrs	r1, r3, #24
 8006fc4:	7521      	strb	r1, [r4, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 8006fc6:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8006fca:	7561      	strb	r1, [r4, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8006fcc:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8006fd0:	75a3      	strb	r3, [r4, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8006fd2:	3a01      	subs	r2, #1
 8006fd4:	75e2      	strb	r2, [r4, #23]
  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 8006fd6:	88b3      	ldrh	r3, [r6, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	7622      	strb	r2, [r4, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 8006fdc:	7662      	strb	r2, [r4, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 8006fde:	0a1a      	lsrs	r2, r3, #8
 8006fe0:	76a2      	strb	r2, [r4, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 8006fe2:	76e3      	strb	r3, [r4, #27]
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006fe4:	7aba      	ldrb	r2, [r7, #10]
                          ((uint32_t)params[11] << 16) |
 8006fe6:	7afb      	ldrb	r3, [r7, #11]
 8006fe8:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006fea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                          ((uint32_t)params[12] <<  8) |
 8006fee:	7b3a      	ldrb	r2, [r7, #12]
                          ((uint32_t)params[11] << 16) |
 8006ff0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                          (uint32_t)params[13];
 8006ff4:	7b7a      	ldrb	r2, [r7, #13]
                          ((uint32_t)params[12] <<  8) |
 8006ff6:	4313      	orrs	r3, r2
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006ff8:	60e3      	str	r3, [r4, #12]
}
 8006ffa:	4660      	mov	r0, ip
 8006ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return -1;
 8006ffe:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8007002:	e7fa      	b.n	8006ffa <SCSI_ReadCapacity16+0xb4>

08007004 <SCSI_CheckAddressRange>:
{
 8007004:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007006:	f8d0 42d4 	ldr.w	r4, [r0, #724]	@ 0x2d4
 800700a:	34b0      	adds	r4, #176	@ 0xb0
 800700c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  if (hmsc == NULL)
 8007010:	b184      	cbz	r4, 8007034 <SCSI_CheckAddressRange+0x30>
  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 8007012:	441a      	add	r2, r3
 8007014:	f101 0326 	add.w	r3, r1, #38	@ 0x26
 8007018:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 800701c:	68a3      	ldr	r3, [r4, #8]
 800701e:	429a      	cmp	r2, r3
 8007020:	d801      	bhi.n	8007026 <SCSI_CheckAddressRange+0x22>
  return 0;
 8007022:	2000      	movs	r0, #0
}
 8007024:	bd10      	pop	{r4, pc}
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8007026:	2321      	movs	r3, #33	@ 0x21
 8007028:	2205      	movs	r2, #5
 800702a:	f7ff fde1 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 800702e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007032:	e7f7      	b.n	8007024 <SCSI_CheckAddressRange+0x20>
    return -1;
 8007034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007038:	e7f4      	b.n	8007024 <SCSI_CheckAddressRange+0x20>
	...

0800703c <SCSI_ProcessRead>:
{
 800703c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007040:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8007044:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 8007048:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 800704c:	2d00      	cmp	r5, #0
 800704e:	d04f      	beq.n	80070f0 <SCSI_ProcessRead+0xb4>
 8007050:	4607      	mov	r7, r0
 8007052:	460c      	mov	r4, r1
  len = p_scsi_blk->len * p_scsi_blk->size;
 8007054:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 8007058:	f8d1 6270 	ldr.w	r6, [r1, #624]	@ 0x270
 800705c:	f104 0326 	add.w	r3, r4, #38	@ 0x26
 8007060:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 8007064:	889b      	ldrh	r3, [r3, #4]
 8007066:	fb03 f606 	mul.w	r6, r3, r6
  len = MIN(len, MSC_MEDIA_PACKET);
 800706a:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800706e:	bf28      	it	cs
 8007070:	f44f 7600 	movcs.w	r6, #512	@ 0x200
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8007074:	32b0      	adds	r2, #176	@ 0xb0
 8007076:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800707a:	6852      	ldr	r2, [r2, #4]
 800707c:	f8d2 9010 	ldr.w	r9, [r2, #16]
 8007080:	f105 0810 	add.w	r8, r5, #16
                                                                    (len / p_scsi_blk->size)) < 0)
 8007084:	fbb6 f3f3 	udiv	r3, r6, r3
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8007088:	b29b      	uxth	r3, r3
 800708a:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 800708e:	4641      	mov	r1, r8
 8007090:	4620      	mov	r0, r4
 8007092:	47c8      	blx	r9
 8007094:	2800      	cmp	r0, #0
 8007096:	db22      	blt.n	80070de <SCSI_ProcessRead+0xa2>
  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 8007098:	4633      	mov	r3, r6
 800709a:	4642      	mov	r2, r8
 800709c:	4917      	ldr	r1, [pc, #92]	@ (80070fc <SCSI_ProcessRead+0xc0>)
 800709e:	7809      	ldrb	r1, [r1, #0]
 80070a0:	4638      	mov	r0, r7
 80070a2:	f7fe fb01 	bl	80056a8 <USBD_LL_Transmit>
  p_scsi_blk->addr += (len / p_scsi_blk->size);
 80070a6:	eb05 1204 	add.w	r2, r5, r4, lsl #4
 80070aa:	f8d2 326c 	ldr.w	r3, [r2, #620]	@ 0x26c
 80070ae:	3426      	adds	r4, #38	@ 0x26
 80070b0:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 80070b4:	88a1      	ldrh	r1, [r4, #4]
 80070b6:	fbb6 f1f1 	udiv	r1, r6, r1
 80070ba:	440b      	add	r3, r1
 80070bc:	f8c2 326c 	str.w	r3, [r2, #620]	@ 0x26c
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 80070c0:	f8d2 3270 	ldr.w	r3, [r2, #624]	@ 0x270
 80070c4:	1a5b      	subs	r3, r3, r1
 80070c6:	f8c2 3270 	str.w	r3, [r2, #624]	@ 0x270
  hmsc->csw.dDataResidue -= len;
 80070ca:	f8d5 2238 	ldr.w	r2, [r5, #568]	@ 0x238
 80070ce:	1b92      	subs	r2, r2, r6
 80070d0:	f8c5 2238 	str.w	r2, [r5, #568]	@ 0x238
  if (p_scsi_blk->len == 0U)
 80070d4:	b97b      	cbnz	r3, 80070f6 <SCSI_ProcessRead+0xba>
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 80070d6:	2303      	movs	r3, #3
 80070d8:	722b      	strb	r3, [r5, #8]
  return 0;
 80070da:	2000      	movs	r0, #0
 80070dc:	e00c      	b.n	80070f8 <SCSI_ProcessRead+0xbc>
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 80070de:	2311      	movs	r3, #17
 80070e0:	2204      	movs	r2, #4
 80070e2:	4621      	mov	r1, r4
 80070e4:	4638      	mov	r0, r7
 80070e6:	f7ff fd83 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 80070ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070ee:	e003      	b.n	80070f8 <SCSI_ProcessRead+0xbc>
    return -1;
 80070f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070f4:	e000      	b.n	80070f8 <SCSI_ProcessRead+0xbc>
  return 0;
 80070f6:	2000      	movs	r0, #0
}
 80070f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070fc:	2000005d 	.word	0x2000005d

08007100 <SCSI_Read10>:
{
 8007100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007102:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007104:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007108:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800710c:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8007110:	2c00      	cmp	r4, #0
 8007112:	d06a      	beq.n	80071ea <SCSI_Read10+0xea>
 8007114:	4605      	mov	r5, r0
 8007116:	460e      	mov	r6, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8007118:	7a22      	ldrb	r2, [r4, #8]
 800711a:	2a00      	cmp	r2, #0
 800711c:	d13b      	bne.n	8007196 <SCSI_Read10+0x96>
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800711e:	f994 221c 	ldrsb.w	r2, [r4, #540]	@ 0x21c
 8007122:	2a00      	cmp	r2, #0
 8007124:	da3f      	bge.n	80071a6 <SCSI_Read10+0xa6>
    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8007126:	f894 2262 	ldrb.w	r2, [r4, #610]	@ 0x262
 800712a:	2a02      	cmp	r2, #2
 800712c:	d044      	beq.n	80071b8 <SCSI_Read10+0xb8>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800712e:	33b0      	adds	r3, #176	@ 0xb0
 8007130:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	4608      	mov	r0, r1
 800713a:	4798      	blx	r3
 800713c:	2800      	cmp	r0, #0
 800713e:	d141      	bne.n	80071c4 <SCSI_Read10+0xc4>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007140:	78ba      	ldrb	r2, [r7, #2]
                       ((uint32_t)params[3] << 16) |
 8007142:	78fb      	ldrb	r3, [r7, #3]
 8007144:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007146:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                       ((uint32_t)params[4] <<  8) |
 800714a:	793a      	ldrb	r2, [r7, #4]
                       ((uint32_t)params[3] << 16) |
 800714c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                       (uint32_t)params[5];
 8007150:	797a      	ldrb	r2, [r7, #5]
                       ((uint32_t)params[4] <<  8) |
 8007152:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007154:	eb04 1106 	add.w	r1, r4, r6, lsl #4
 8007158:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800715c:	79f8      	ldrb	r0, [r7, #7]
 800715e:	7a3b      	ldrb	r3, [r7, #8]
 8007160:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8007164:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8007168:	4631      	mov	r1, r6
 800716a:	4628      	mov	r0, r5
 800716c:	f7ff ff4a 	bl	8007004 <SCSI_CheckAddressRange>
 8007170:	2800      	cmp	r0, #0
 8007172:	db3d      	blt.n	80071f0 <SCSI_Read10+0xf0>
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8007174:	f8d4 1218 	ldr.w	r1, [r4, #536]	@ 0x218
 8007178:	eb04 1306 	add.w	r3, r4, r6, lsl #4
 800717c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8007180:	f106 0226 	add.w	r2, r6, #38	@ 0x26
 8007184:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8007188:	8892      	ldrh	r2, [r2, #4]
 800718a:	fb02 f303 	mul.w	r3, r2, r3
 800718e:	4299      	cmp	r1, r3
 8007190:	d121      	bne.n	80071d6 <SCSI_Read10+0xd6>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 8007192:	2302      	movs	r3, #2
 8007194:	7223      	strb	r3, [r4, #8]
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8007196:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800719a:	60e3      	str	r3, [r4, #12]
  return SCSI_ProcessRead(pdev, lun);
 800719c:	4631      	mov	r1, r6
 800719e:	4628      	mov	r0, r5
 80071a0:	f7ff ff4c 	bl	800703c <SCSI_ProcessRead>
}
 80071a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80071a6:	2320      	movs	r3, #32
 80071a8:	2205      	movs	r2, #5
 80071aa:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 80071ae:	f7ff fd1f 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80071b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071b6:	e7f5      	b.n	80071a4 <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80071b8:	233a      	movs	r3, #58	@ 0x3a
 80071ba:	f7ff fd19 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80071be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071c2:	e7ef      	b.n	80071a4 <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80071c4:	233a      	movs	r3, #58	@ 0x3a
 80071c6:	2202      	movs	r2, #2
 80071c8:	4631      	mov	r1, r6
 80071ca:	4628      	mov	r0, r5
 80071cc:	f7ff fd10 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80071d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071d4:	e7e6      	b.n	80071a4 <SCSI_Read10+0xa4>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80071d6:	2320      	movs	r3, #32
 80071d8:	2205      	movs	r2, #5
 80071da:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 80071de:	4628      	mov	r0, r5
 80071e0:	f7ff fd06 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80071e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071e8:	e7dc      	b.n	80071a4 <SCSI_Read10+0xa4>
    return -1;
 80071ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071ee:	e7d9      	b.n	80071a4 <SCSI_Read10+0xa4>
      return -1; /* error */
 80071f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071f4:	e7d6      	b.n	80071a4 <SCSI_Read10+0xa4>

080071f6 <SCSI_Read12>:
{
 80071f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f8:	4615      	mov	r5, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071fa:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80071fe:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8007202:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8007206:	2c00      	cmp	r4, #0
 8007208:	d070      	beq.n	80072ec <SCSI_Read12+0xf6>
 800720a:	4606      	mov	r6, r0
 800720c:	460f      	mov	r7, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800720e:	7a22      	ldrb	r2, [r4, #8]
 8007210:	2a00      	cmp	r2, #0
 8007212:	d141      	bne.n	8007298 <SCSI_Read12+0xa2>
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8007214:	f994 221c 	ldrsb.w	r2, [r4, #540]	@ 0x21c
 8007218:	2a00      	cmp	r2, #0
 800721a:	da45      	bge.n	80072a8 <SCSI_Read12+0xb2>
    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800721c:	f894 2262 	ldrb.w	r2, [r4, #610]	@ 0x262
 8007220:	2a02      	cmp	r2, #2
 8007222:	d04a      	beq.n	80072ba <SCSI_Read12+0xc4>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8007224:	33b0      	adds	r3, #176	@ 0xb0
 8007226:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	4608      	mov	r0, r1
 8007230:	4798      	blx	r3
 8007232:	2800      	cmp	r0, #0
 8007234:	d147      	bne.n	80072c6 <SCSI_Read12+0xd0>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007236:	78ab      	ldrb	r3, [r5, #2]
                       ((uint32_t)params[3] << 16) |
 8007238:	78ea      	ldrb	r2, [r5, #3]
 800723a:	0412      	lsls	r2, r2, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800723c:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
                       ((uint32_t)params[4] <<  8) |
 8007240:	792b      	ldrb	r3, [r5, #4]
                       ((uint32_t)params[3] << 16) |
 8007242:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                       (uint32_t)params[5];
 8007246:	796b      	ldrb	r3, [r5, #5]
                       ((uint32_t)params[4] <<  8) |
 8007248:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800724a:	eb04 1107 	add.w	r1, r4, r7, lsl #4
 800724e:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007252:	79a8      	ldrb	r0, [r5, #6]
                      ((uint32_t)params[7] << 16) |
 8007254:	79eb      	ldrb	r3, [r5, #7]
 8007256:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007258:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
                      ((uint32_t)params[8] << 8) |
 800725c:	7a28      	ldrb	r0, [r5, #8]
                      ((uint32_t)params[7] << 16) |
 800725e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                      (uint32_t)params[9];
 8007262:	7a68      	ldrb	r0, [r5, #9]
                      ((uint32_t)params[8] << 8) |
 8007264:	4303      	orrs	r3, r0
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007266:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800726a:	4639      	mov	r1, r7
 800726c:	4630      	mov	r0, r6
 800726e:	f7ff fec9 	bl	8007004 <SCSI_CheckAddressRange>
 8007272:	2800      	cmp	r0, #0
 8007274:	db3d      	blt.n	80072f2 <SCSI_Read12+0xfc>
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8007276:	f8d4 1218 	ldr.w	r1, [r4, #536]	@ 0x218
 800727a:	eb04 1307 	add.w	r3, r4, r7, lsl #4
 800727e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8007282:	f107 0226 	add.w	r2, r7, #38	@ 0x26
 8007286:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 800728a:	8892      	ldrh	r2, [r2, #4]
 800728c:	fb02 f303 	mul.w	r3, r2, r3
 8007290:	4299      	cmp	r1, r3
 8007292:	d121      	bne.n	80072d8 <SCSI_Read12+0xe2>
    hmsc->bot_state = USBD_BOT_DATA_IN;
 8007294:	2302      	movs	r3, #2
 8007296:	7223      	strb	r3, [r4, #8]
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8007298:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800729c:	60e3      	str	r3, [r4, #12]
  return SCSI_ProcessRead(pdev, lun);
 800729e:	4639      	mov	r1, r7
 80072a0:	4630      	mov	r0, r6
 80072a2:	f7ff fecb 	bl	800703c <SCSI_ProcessRead>
}
 80072a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80072a8:	2320      	movs	r3, #32
 80072aa:	2205      	movs	r2, #5
 80072ac:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 80072b0:	f7ff fc9e 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80072b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072b8:	e7f5      	b.n	80072a6 <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80072ba:	233a      	movs	r3, #58	@ 0x3a
 80072bc:	f7ff fc98 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80072c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072c4:	e7ef      	b.n	80072a6 <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80072c6:	233a      	movs	r3, #58	@ 0x3a
 80072c8:	2202      	movs	r2, #2
 80072ca:	4639      	mov	r1, r7
 80072cc:	4630      	mov	r0, r6
 80072ce:	f7ff fc8f 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80072d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072d6:	e7e6      	b.n	80072a6 <SCSI_Read12+0xb0>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80072d8:	2320      	movs	r3, #32
 80072da:	2205      	movs	r2, #5
 80072dc:	f894 121d 	ldrb.w	r1, [r4, #541]	@ 0x21d
 80072e0:	4630      	mov	r0, r6
 80072e2:	f7ff fc85 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80072e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072ea:	e7dc      	b.n	80072a6 <SCSI_Read12+0xb0>
    return -1;
 80072ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072f0:	e7d9      	b.n	80072a6 <SCSI_Read12+0xb0>
      return -1; /* error */
 80072f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072f6:	e7d6      	b.n	80072a6 <SCSI_Read12+0xb0>

080072f8 <SCSI_ProcessWrite>:
{
 80072f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072fc:	f8d0 22d4 	ldr.w	r2, [r0, #724]	@ 0x2d4
 8007300:	f102 03b0 	add.w	r3, r2, #176	@ 0xb0
 8007304:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007308:	2d00      	cmp	r5, #0
 800730a:	d05a      	beq.n	80073c2 <SCSI_ProcessWrite+0xca>
 800730c:	4607      	mov	r7, r0
 800730e:	460c      	mov	r4, r1
  len = p_scsi_blk->len * p_scsi_blk->size;
 8007310:	eb05 1101 	add.w	r1, r5, r1, lsl #4
 8007314:	f8d1 6270 	ldr.w	r6, [r1, #624]	@ 0x270
 8007318:	f104 0326 	add.w	r3, r4, #38	@ 0x26
 800731c:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 8007320:	889b      	ldrh	r3, [r3, #4]
 8007322:	fb03 f606 	mul.w	r6, r3, r6
  len = MIN(len, MSC_MEDIA_PACKET);
 8007326:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800732a:	bf28      	it	cs
 800732c:	f44f 7600 	movcs.w	r6, #512	@ 0x200
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8007330:	32b0      	adds	r2, #176	@ 0xb0
 8007332:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007336:	6852      	ldr	r2, [r2, #4]
 8007338:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800733c:	f105 0810 	add.w	r8, r5, #16
                                                                     (len / p_scsi_blk->size)) < 0)
 8007340:	fbb6 f3f3 	udiv	r3, r6, r3
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8007344:	b29b      	uxth	r3, r3
 8007346:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 800734a:	4641      	mov	r1, r8
 800734c:	4620      	mov	r0, r4
 800734e:	47c8      	blx	r9
 8007350:	2800      	cmp	r0, #0
 8007352:	db1e      	blt.n	8007392 <SCSI_ProcessWrite+0x9a>
  p_scsi_blk->addr += (len / p_scsi_blk->size);
 8007354:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 8007358:	f8d1 226c 	ldr.w	r2, [r1, #620]	@ 0x26c
 800735c:	3426      	adds	r4, #38	@ 0x26
 800735e:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 8007362:	88a3      	ldrh	r3, [r4, #4]
 8007364:	fbb6 f0f3 	udiv	r0, r6, r3
 8007368:	4402      	add	r2, r0
 800736a:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800736e:	f8d1 2270 	ldr.w	r2, [r1, #624]	@ 0x270
 8007372:	1a12      	subs	r2, r2, r0
 8007374:	f8c1 2270 	str.w	r2, [r1, #624]	@ 0x270
  hmsc->csw.dDataResidue -= len;
 8007378:	f8d5 1238 	ldr.w	r1, [r5, #568]	@ 0x238
 800737c:	1b89      	subs	r1, r1, r6
 800737e:	f8c5 1238 	str.w	r1, [r5, #568]	@ 0x238
  if (p_scsi_blk->len == 0U)
 8007382:	b97a      	cbnz	r2, 80073a4 <SCSI_ProcessWrite+0xac>
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8007384:	2100      	movs	r1, #0
 8007386:	4638      	mov	r0, r7
 8007388:	f7ff fa7e 	bl	8006888 <MSC_BOT_SendCSW>
  return 0;
 800738c:	2000      	movs	r0, #0
}
 800738e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8007392:	2303      	movs	r3, #3
 8007394:	2204      	movs	r2, #4
 8007396:	4621      	mov	r1, r4
 8007398:	4638      	mov	r0, r7
 800739a:	f7ff fc29 	bl	8006bf0 <SCSI_SenseCode>
    return -1;
 800739e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073a2:	e7f4      	b.n	800738e <SCSI_ProcessWrite+0x96>
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 80073a4:	fb02 f303 	mul.w	r3, r2, r3
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80073a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073ac:	bf28      	it	cs
 80073ae:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80073b2:	4642      	mov	r2, r8
 80073b4:	4904      	ldr	r1, [pc, #16]	@ (80073c8 <SCSI_ProcessWrite+0xd0>)
 80073b6:	7809      	ldrb	r1, [r1, #0]
 80073b8:	4638      	mov	r0, r7
 80073ba:	f7fe f97d 	bl	80056b8 <USBD_LL_PrepareReceive>
  return 0;
 80073be:	2000      	movs	r0, #0
 80073c0:	e7e5      	b.n	800738e <SCSI_ProcessWrite+0x96>
    return -1;
 80073c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073c6:	e7e2      	b.n	800738e <SCSI_ProcessWrite+0x96>
 80073c8:	2000005c 	.word	0x2000005c

080073cc <SCSI_Write10>:
{
 80073cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073d0:	4617      	mov	r7, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80073d2:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80073d6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80073da:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 80073de:	2d00      	cmp	r5, #0
 80073e0:	f000 808e 	beq.w	8007500 <SCSI_Write10+0x134>
 80073e4:	4606      	mov	r6, r0
 80073e6:	460c      	mov	r4, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80073e8:	7a2a      	ldrb	r2, [r5, #8]
 80073ea:	2a00      	cmp	r2, #0
 80073ec:	f040 8084 	bne.w	80074f8 <SCSI_Write10+0x12c>
    if (hmsc->cbw.dDataLength == 0U)
 80073f0:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 80073f4:	2a00      	cmp	r2, #0
 80073f6:	d051      	beq.n	800749c <SCSI_Write10+0xd0>
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 80073f8:	f995 221c 	ldrsb.w	r2, [r5, #540]	@ 0x21c
 80073fc:	2a00      	cmp	r2, #0
 80073fe:	db56      	blt.n	80074ae <SCSI_Write10+0xe2>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8007400:	33b0      	adds	r3, #176	@ 0xb0
 8007402:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	4608      	mov	r0, r1
 800740c:	4798      	blx	r3
 800740e:	2800      	cmp	r0, #0
 8007410:	d156      	bne.n	80074c0 <SCSI_Write10+0xf4>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8007412:	f8d6 32d4 	ldr.w	r3, [r6, #724]	@ 0x2d4
 8007416:	33b0      	adds	r3, #176	@ 0xb0
 8007418:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	4620      	mov	r0, r4
 8007422:	4798      	blx	r3
 8007424:	4680      	mov	r8, r0
 8007426:	2800      	cmp	r0, #0
 8007428:	d153      	bne.n	80074d2 <SCSI_Write10+0x106>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800742a:	78ba      	ldrb	r2, [r7, #2]
                       ((uint32_t)params[3] << 16) |
 800742c:	78fb      	ldrb	r3, [r7, #3]
 800742e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007430:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                       ((uint32_t)params[4] << 8) |
 8007434:	793a      	ldrb	r2, [r7, #4]
                       ((uint32_t)params[3] << 16) |
 8007436:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                       (uint32_t)params[5];
 800743a:	797a      	ldrb	r2, [r7, #5]
                       ((uint32_t)params[4] << 8) |
 800743c:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800743e:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 8007442:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8007446:	79f8      	ldrb	r0, [r7, #7]
                      (uint32_t)params[8];
 8007448:	7a3b      	ldrb	r3, [r7, #8]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 800744a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800744e:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8007452:	4621      	mov	r1, r4
 8007454:	4630      	mov	r0, r6
 8007456:	f7ff fdd5 	bl	8007004 <SCSI_CheckAddressRange>
 800745a:	2800      	cmp	r0, #0
 800745c:	db53      	blt.n	8007506 <SCSI_Write10+0x13a>
    len = p_scsi_blk->len * p_scsi_blk->size;
 800745e:	eb05 1304 	add.w	r3, r5, r4, lsl #4
 8007462:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8007466:	3426      	adds	r4, #38	@ 0x26
 8007468:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 800746c:	88a2      	ldrh	r2, [r4, #4]
 800746e:	fb02 f303 	mul.w	r3, r2, r3
    if (hmsc->cbw.dDataLength != len)
 8007472:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 8007476:	429a      	cmp	r2, r3
 8007478:	d134      	bne.n	80074e4 <SCSI_Write10+0x118>
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800747a:	2201      	movs	r2, #1
 800747c:	722a      	strb	r2, [r5, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800747e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007482:	bf28      	it	cs
 8007484:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8007488:	f105 0210 	add.w	r2, r5, #16
 800748c:	491f      	ldr	r1, [pc, #124]	@ (800750c <SCSI_Write10+0x140>)
 800748e:	7809      	ldrb	r1, [r1, #0]
 8007490:	4630      	mov	r0, r6
 8007492:	f7fe f911 	bl	80056b8 <USBD_LL_PrepareReceive>
}
 8007496:	4640      	mov	r0, r8
 8007498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800749c:	2320      	movs	r3, #32
 800749e:	2205      	movs	r2, #5
 80074a0:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 80074a4:	f7ff fba4 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80074a8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80074ac:	e7f3      	b.n	8007496 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80074ae:	2320      	movs	r3, #32
 80074b0:	2205      	movs	r2, #5
 80074b2:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 80074b6:	f7ff fb9b 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80074ba:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80074be:	e7ea      	b.n	8007496 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80074c0:	233a      	movs	r3, #58	@ 0x3a
 80074c2:	2202      	movs	r2, #2
 80074c4:	4621      	mov	r1, r4
 80074c6:	4630      	mov	r0, r6
 80074c8:	f7ff fb92 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80074cc:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80074d0:	e7e1      	b.n	8007496 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80074d2:	2327      	movs	r3, #39	@ 0x27
 80074d4:	2202      	movs	r2, #2
 80074d6:	4621      	mov	r1, r4
 80074d8:	4630      	mov	r0, r6
 80074da:	f7ff fb89 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80074de:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80074e2:	e7d8      	b.n	8007496 <SCSI_Write10+0xca>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80074e4:	2320      	movs	r3, #32
 80074e6:	2205      	movs	r2, #5
 80074e8:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 80074ec:	4630      	mov	r0, r6
 80074ee:	f7ff fb7f 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80074f2:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80074f6:	e7ce      	b.n	8007496 <SCSI_Write10+0xca>
    return SCSI_ProcessWrite(pdev, lun);
 80074f8:	f7ff fefe 	bl	80072f8 <SCSI_ProcessWrite>
 80074fc:	4680      	mov	r8, r0
 80074fe:	e7ca      	b.n	8007496 <SCSI_Write10+0xca>
    return -1;
 8007500:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8007504:	e7c7      	b.n	8007496 <SCSI_Write10+0xca>
      return -1; /* error */
 8007506:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800750a:	e7c4      	b.n	8007496 <SCSI_Write10+0xca>
 800750c:	2000005c 	.word	0x2000005c

08007510 <SCSI_Write12>:
{
 8007510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007514:	4616      	mov	r6, r2
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007516:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800751a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800751e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
  if (hmsc == NULL)
 8007522:	2d00      	cmp	r5, #0
 8007524:	f000 8098 	beq.w	8007658 <SCSI_Write12+0x148>
 8007528:	4607      	mov	r7, r0
 800752a:	460c      	mov	r4, r1
  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800752c:	7a2a      	ldrb	r2, [r5, #8]
 800752e:	2a00      	cmp	r2, #0
 8007530:	f040 808e 	bne.w	8007650 <SCSI_Write12+0x140>
    if (hmsc->cbw.dDataLength == 0U)
 8007534:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 8007538:	2a00      	cmp	r2, #0
 800753a:	d057      	beq.n	80075ec <SCSI_Write12+0xdc>
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800753c:	f995 221c 	ldrsb.w	r2, [r5, #540]	@ 0x21c
 8007540:	2a00      	cmp	r2, #0
 8007542:	db5c      	blt.n	80075fe <SCSI_Write12+0xee>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8007544:	33b0      	adds	r3, #176	@ 0xb0
 8007546:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	4608      	mov	r0, r1
 8007550:	4798      	blx	r3
 8007552:	2800      	cmp	r0, #0
 8007554:	d15c      	bne.n	8007610 <SCSI_Write12+0x100>
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8007556:	f8d7 32d4 	ldr.w	r3, [r7, #724]	@ 0x2d4
 800755a:	33b0      	adds	r3, #176	@ 0xb0
 800755c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	4620      	mov	r0, r4
 8007566:	4798      	blx	r3
 8007568:	4680      	mov	r8, r0
 800756a:	2800      	cmp	r0, #0
 800756c:	d15b      	bne.n	8007626 <SCSI_Write12+0x116>
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800756e:	78b3      	ldrb	r3, [r6, #2]
                       ((uint32_t)params[3] << 16) |
 8007570:	78f2      	ldrb	r2, [r6, #3]
 8007572:	0412      	lsls	r2, r2, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007574:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
                       ((uint32_t)params[4] << 8) |
 8007578:	7933      	ldrb	r3, [r6, #4]
                       ((uint32_t)params[3] << 16) |
 800757a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
                       (uint32_t)params[5];
 800757e:	7973      	ldrb	r3, [r6, #5]
                       ((uint32_t)params[4] << 8) |
 8007580:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007582:	eb05 1104 	add.w	r1, r5, r4, lsl #4
 8007586:	f8c1 226c 	str.w	r2, [r1, #620]	@ 0x26c
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800758a:	79b0      	ldrb	r0, [r6, #6]
                      ((uint32_t)params[7] << 16) |
 800758c:	79f3      	ldrb	r3, [r6, #7]
 800758e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007590:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
                      ((uint32_t)params[8] << 8) |
 8007594:	7a30      	ldrb	r0, [r6, #8]
                      ((uint32_t)params[7] << 16) |
 8007596:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                      (uint32_t)params[9];
 800759a:	7a70      	ldrb	r0, [r6, #9]
                      ((uint32_t)params[8] << 8) |
 800759c:	4303      	orrs	r3, r0
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800759e:	f8c1 3270 	str.w	r3, [r1, #624]	@ 0x270
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 80075a2:	4621      	mov	r1, r4
 80075a4:	4638      	mov	r0, r7
 80075a6:	f7ff fd2d 	bl	8007004 <SCSI_CheckAddressRange>
 80075aa:	2800      	cmp	r0, #0
 80075ac:	db57      	blt.n	800765e <SCSI_Write12+0x14e>
    len = p_scsi_blk->len * p_scsi_blk->size;
 80075ae:	eb05 1304 	add.w	r3, r5, r4, lsl #4
 80075b2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80075b6:	3426      	adds	r4, #38	@ 0x26
 80075b8:	eb05 1404 	add.w	r4, r5, r4, lsl #4
 80075bc:	88a2      	ldrh	r2, [r4, #4]
 80075be:	fb02 f303 	mul.w	r3, r2, r3
    if (hmsc->cbw.dDataLength != len)
 80075c2:	f8d5 2218 	ldr.w	r2, [r5, #536]	@ 0x218
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d138      	bne.n	800763c <SCSI_Write12+0x12c>
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80075ca:	2201      	movs	r2, #1
 80075cc:	722a      	strb	r2, [r5, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80075ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075d2:	bf28      	it	cs
 80075d4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80075d8:	f105 0210 	add.w	r2, r5, #16
 80075dc:	4921      	ldr	r1, [pc, #132]	@ (8007664 <SCSI_Write12+0x154>)
 80075de:	7809      	ldrb	r1, [r1, #0]
 80075e0:	4638      	mov	r0, r7
 80075e2:	f7fe f869 	bl	80056b8 <USBD_LL_PrepareReceive>
}
 80075e6:	4640      	mov	r0, r8
 80075e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80075ec:	2320      	movs	r3, #32
 80075ee:	2205      	movs	r2, #5
 80075f0:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 80075f4:	f7ff fafc 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 80075f8:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80075fc:	e7f3      	b.n	80075e6 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80075fe:	2320      	movs	r3, #32
 8007600:	2205      	movs	r2, #5
 8007602:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8007606:	f7ff faf3 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 800760a:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800760e:	e7ea      	b.n	80075e6 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8007610:	233a      	movs	r3, #58	@ 0x3a
 8007612:	2202      	movs	r2, #2
 8007614:	4621      	mov	r1, r4
 8007616:	4638      	mov	r0, r7
 8007618:	f7ff faea 	bl	8006bf0 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800761c:	2305      	movs	r3, #5
 800761e:	722b      	strb	r3, [r5, #8]
      return -1;
 8007620:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8007624:	e7df      	b.n	80075e6 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8007626:	2327      	movs	r3, #39	@ 0x27
 8007628:	2202      	movs	r2, #2
 800762a:	4621      	mov	r1, r4
 800762c:	4638      	mov	r0, r7
 800762e:	f7ff fadf 	bl	8006bf0 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8007632:	2305      	movs	r3, #5
 8007634:	722b      	strb	r3, [r5, #8]
      return -1;
 8007636:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800763a:	e7d4      	b.n	80075e6 <SCSI_Write12+0xd6>
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800763c:	2320      	movs	r3, #32
 800763e:	2205      	movs	r2, #5
 8007640:	f895 121d 	ldrb.w	r1, [r5, #541]	@ 0x21d
 8007644:	4638      	mov	r0, r7
 8007646:	f7ff fad3 	bl	8006bf0 <SCSI_SenseCode>
      return -1;
 800764a:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800764e:	e7ca      	b.n	80075e6 <SCSI_Write12+0xd6>
    return SCSI_ProcessWrite(pdev, lun);
 8007650:	f7ff fe52 	bl	80072f8 <SCSI_ProcessWrite>
 8007654:	4680      	mov	r8, r0
 8007656:	e7c6      	b.n	80075e6 <SCSI_Write12+0xd6>
    return -1;
 8007658:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800765c:	e7c3      	b.n	80075e6 <SCSI_Write12+0xd6>
      return -1; /* error */
 800765e:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8007662:	e7c0      	b.n	80075e6 <SCSI_Write12+0xd6>
 8007664:	2000005c 	.word	0x2000005c

08007668 <SCSI_Verify10>:
{
 8007668:	b510      	push	{r4, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800766a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800766e:	33b0      	adds	r3, #176	@ 0xb0
 8007670:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
  if (hmsc == NULL)
 8007674:	b1bc      	cbz	r4, 80076a6 <SCSI_Verify10+0x3e>
  if ((params[1] & 0x02U) == 0x02U)
 8007676:	7853      	ldrb	r3, [r2, #1]
 8007678:	f013 0f02 	tst.w	r3, #2
 800767c:	d10c      	bne.n	8007698 <SCSI_Verify10+0x30>
  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800767e:	eb04 1201 	add.w	r2, r4, r1, lsl #4
 8007682:	f8d2 3270 	ldr.w	r3, [r2, #624]	@ 0x270
 8007686:	f8d2 226c 	ldr.w	r2, [r2, #620]	@ 0x26c
 800768a:	f7ff fcbb 	bl	8007004 <SCSI_CheckAddressRange>
 800768e:	2800      	cmp	r0, #0
 8007690:	db0c      	blt.n	80076ac <SCSI_Verify10+0x44>
  hmsc->bot_data_length = 0U;
 8007692:	2000      	movs	r0, #0
 8007694:	60e0      	str	r0, [r4, #12]
}
 8007696:	bd10      	pop	{r4, pc}
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8007698:	2324      	movs	r3, #36	@ 0x24
 800769a:	2205      	movs	r2, #5
 800769c:	f7ff faa8 	bl	8006bf0 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 80076a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076a4:	e7f7      	b.n	8007696 <SCSI_Verify10+0x2e>
    return -1;
 80076a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076aa:	e7f4      	b.n	8007696 <SCSI_Verify10+0x2e>
    return -1; /* error */
 80076ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076b0:	e7f1      	b.n	8007696 <SCSI_Verify10+0x2e>

080076b2 <SCSI_ProcessCmd>:
{
 80076b2:	b508      	push	{r3, lr}
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076b4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80076b8:	33b0      	adds	r3, #176	@ 0xb0
 80076ba:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  if (hmsc == NULL)
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d07e      	beq.n	80077c0 <SCSI_ProcessCmd+0x10e>
  switch (cmd[0])
 80076c2:	7813      	ldrb	r3, [r2, #0]
 80076c4:	2b5a      	cmp	r3, #90	@ 0x5a
 80076c6:	d831      	bhi.n	800772c <SCSI_ProcessCmd+0x7a>
 80076c8:	2b5a      	cmp	r3, #90	@ 0x5a
 80076ca:	d872      	bhi.n	80077b2 <SCSI_ProcessCmd+0x100>
 80076cc:	e8df f003 	tbb	[pc, r3]
 80076d0:	4171713e 	.word	0x4171713e
 80076d4:	71717171 	.word	0x71717171
 80076d8:	71717171 	.word	0x71717171
 80076dc:	71717171 	.word	0x71717171
 80076e0:	71447171 	.word	0x71447171
 80076e4:	71717171 	.word	0x71717171
 80076e8:	474d7171 	.word	0x474d7171
 80076ec:	714a716e 	.word	0x714a716e
 80076f0:	53717171 	.word	0x53717171
 80076f4:	71715671 	.word	0x71715671
 80076f8:	7162715c 	.word	0x7162715c
 80076fc:	68717171 	.word	0x68717171
 8007700:	71717171 	.word	0x71717171
 8007704:	71717171 	.word	0x71717171
 8007708:	71717171 	.word	0x71717171
 800770c:	71717171 	.word	0x71717171
 8007710:	71717171 	.word	0x71717171
 8007714:	71717171 	.word	0x71717171
 8007718:	71717171 	.word	0x71717171
 800771c:	71717171 	.word	0x71717171
 8007720:	71717171 	.word	0x71717171
 8007724:	71717171 	.word	0x71717171
 8007728:	7171      	.short	0x7171
 800772a:	50          	.byte	0x50
 800772b:	00          	.byte	0x00
 800772c:	2baa      	cmp	r3, #170	@ 0xaa
 800772e:	d840      	bhi.n	80077b2 <SCSI_ProcessCmd+0x100>
 8007730:	2b9e      	cmp	r3, #158	@ 0x9e
 8007732:	d33e      	bcc.n	80077b2 <SCSI_ProcessCmd+0x100>
 8007734:	3b9e      	subs	r3, #158	@ 0x9e
 8007736:	2b0c      	cmp	r3, #12
 8007738:	d83b      	bhi.n	80077b2 <SCSI_ProcessCmd+0x100>
 800773a:	e8df f003 	tbb	[pc, r3]
 800773e:	3a22      	.short	0x3a22
 8007740:	3a3a3a34 	.word	0x3a3a3a34
 8007744:	3a3a3a3a 	.word	0x3a3a3a3a
 8007748:	3a28      	.short	0x3a28
 800774a:	2e          	.byte	0x2e
 800774b:	00          	.byte	0x00
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800774c:	f7ff fa6c 	bl	8006c28 <SCSI_TestUnitReady>
}
 8007750:	bd08      	pop	{r3, pc}
      ret = SCSI_RequestSense(pdev, lun, cmd);
 8007752:	f7ff faa4 	bl	8006c9e <SCSI_RequestSense>
      break;
 8007756:	e7fb      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_Inquiry(pdev, lun, cmd);
 8007758:	f7ff faea 	bl	8006d30 <SCSI_Inquiry>
      break;
 800775c:	e7f8      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800775e:	f7ff fb39 	bl	8006dd4 <SCSI_StartStopUnit>
      break;
 8007762:	e7f5      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8007764:	f7ff f976 	bl	8006a54 <SCSI_AllowPreventRemovable>
      break;
 8007768:	e7f2      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800776a:	f7ff f999 	bl	8006aa0 <SCSI_ModeSense6>
      break;
 800776e:	e7ef      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 8007770:	f7ff f9c4 	bl	8006afc <SCSI_ModeSense10>
      break;
 8007774:	e7ec      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8007776:	f7ff fb5d 	bl	8006e34 <SCSI_ReadFormatCapacity>
      break;
 800777a:	e7e9      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800777c:	f7ff fba4 	bl	8006ec8 <SCSI_ReadCapacity10>
      break;
 8007780:	e7e6      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8007782:	f7ff fbe0 	bl	8006f46 <SCSI_ReadCapacity16>
      break;
 8007786:	e7e3      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_Read10(pdev, lun, cmd);
 8007788:	f7ff fcba 	bl	8007100 <SCSI_Read10>
      break;
 800778c:	e7e0      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_Read12(pdev, lun, cmd);
 800778e:	f7ff fd32 	bl	80071f6 <SCSI_Read12>
      break;
 8007792:	e7dd      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_Write10(pdev, lun, cmd);
 8007794:	f7ff fe1a 	bl	80073cc <SCSI_Write10>
      break;
 8007798:	e7da      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_Write12(pdev, lun, cmd);
 800779a:	f7ff feb9 	bl	8007510 <SCSI_Write12>
      break;
 800779e:	e7d7      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_Verify10(pdev, lun, cmd);
 80077a0:	f7ff ff62 	bl	8007668 <SCSI_Verify10>
      break;
 80077a4:	e7d4      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 80077a6:	f7ff f9eb 	bl	8006b80 <SCSI_ReportLuns>
      break;
 80077aa:	e7d1      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 80077ac:	f7ff f9d2 	bl	8006b54 <SCSI_ReceiveDiagnosticResults>
      break;
 80077b0:	e7ce      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 80077b2:	2320      	movs	r3, #32
 80077b4:	2205      	movs	r2, #5
 80077b6:	f7ff fa1b 	bl	8006bf0 <SCSI_SenseCode>
      ret = -1;
 80077ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
      break;
 80077be:	e7c7      	b.n	8007750 <SCSI_ProcessCmd+0x9e>
    return -1;
 80077c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077c4:	e7c4      	b.n	8007750 <SCSI_ProcessCmd+0x9e>

080077c6 <STORAGE_Init_FS>:
  /* USER CODE BEGIN 2 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 2 */
}
 80077c6:	2000      	movs	r0, #0
 80077c8:	4770      	bx	lr

080077ca <STORAGE_GetCapacity_FS>:
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
  /* USER CODE BEGIN 3 */
  UNUSED(lun);

  *block_num  = STORAGE_BLK_NBR;
 80077ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80077ce:	600b      	str	r3, [r1, #0]
  *block_size = STORAGE_BLK_SIZ;
 80077d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077d4:	8013      	strh	r3, [r2, #0]
  return (USBD_OK);
  /* USER CODE END 3 */
}
 80077d6:	2000      	movs	r0, #0
 80077d8:	4770      	bx	lr

080077da <STORAGE_IsReady_FS>:
  /* USER CODE BEGIN 4 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 4 */
}
 80077da:	2000      	movs	r0, #0
 80077dc:	4770      	bx	lr

080077de <STORAGE_IsWriteProtected_FS>:
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80077de:	2000      	movs	r0, #0
 80077e0:	4770      	bx	lr

080077e2 <STORAGE_GetMaxLun_FS>:
int8_t STORAGE_GetMaxLun_FS(void)
{
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
  /* USER CODE END 8 */
}
 80077e2:	2000      	movs	r0, #0
 80077e4:	4770      	bx	lr

080077e6 <STORAGE_Write_FS>:
{
 80077e6:	b538      	push	{r3, r4, r5, lr}
 80077e8:	460d      	mov	r5, r1
 80077ea:	4614      	mov	r4, r2
  if (MX25FLASH_Sector_Erase(blk_addr) == 1) return (USBD_FAIL);
 80077ec:	4610      	mov	r0, r2
 80077ee:	f7f8 fd9d 	bl	800032c <MX25FLASH_Sector_Erase>
 80077f2:	2801      	cmp	r0, #1
 80077f4:	d007      	beq.n	8007806 <STORAGE_Write_FS+0x20>
  if (MX25FLASH_Program_Sector(blk_addr, buf) == 1) return (USBD_FAIL);
 80077f6:	4629      	mov	r1, r5
 80077f8:	4620      	mov	r0, r4
 80077fa:	f7f8 fdbd 	bl	8000378 <MX25FLASH_Program_Sector>
 80077fe:	2801      	cmp	r0, #1
 8007800:	d003      	beq.n	800780a <STORAGE_Write_FS+0x24>
  return (USBD_OK);
 8007802:	2000      	movs	r0, #0
}
 8007804:	bd38      	pop	{r3, r4, r5, pc}
  if (MX25FLASH_Sector_Erase(blk_addr) == 1) return (USBD_FAIL);
 8007806:	2003      	movs	r0, #3
 8007808:	e7fc      	b.n	8007804 <STORAGE_Write_FS+0x1e>
  if (MX25FLASH_Program_Sector(blk_addr, buf) == 1) return (USBD_FAIL);
 800780a:	2003      	movs	r0, #3
 800780c:	e7fa      	b.n	8007804 <STORAGE_Write_FS+0x1e>

0800780e <STORAGE_Read_FS>:
{
 800780e:	b508      	push	{r3, lr}
  MX25FLASH_Read_Sector(blk_addr, buf);
 8007810:	4610      	mov	r0, r2
 8007812:	f7f8 fd4d 	bl	80002b0 <MX25FLASH_Read_Sector>
}
 8007816:	2000      	movs	r0, #0
 8007818:	bd08      	pop	{r3, pc}
	...

0800781c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800781c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007854 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8007820:	f7fd fdc2 	bl	80053a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007824:	480c      	ldr	r0, [pc, #48]	@ (8007858 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007826:	490d      	ldr	r1, [pc, #52]	@ (800785c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007828:	4a0d      	ldr	r2, [pc, #52]	@ (8007860 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800782a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800782c:	e002      	b.n	8007834 <LoopCopyDataInit>

0800782e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800782e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007832:	3304      	adds	r3, #4

08007834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007838:	d3f9      	bcc.n	800782e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800783a:	4a0a      	ldr	r2, [pc, #40]	@ (8007864 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800783c:	4c0a      	ldr	r4, [pc, #40]	@ (8007868 <LoopFillZerobss+0x22>)
  movs r3, #0
 800783e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007840:	e001      	b.n	8007846 <LoopFillZerobss>

08007842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007844:	3204      	adds	r2, #4

08007846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007848:	d3fb      	bcc.n	8007842 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800784a:	f000 f819 	bl	8007880 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800784e:	f7f9 fb9b 	bl	8000f88 <main>
  bx  lr    
 8007852:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007854:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800785c:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8007860:	08007c50 	.word	0x08007c50
  ldr r2, =_sbss
 8007864:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8007868:	200011b8 	.word	0x200011b8

0800786c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800786c:	e7fe      	b.n	800786c <ADC_IRQHandler>

0800786e <memset>:
 800786e:	4402      	add	r2, r0
 8007870:	4603      	mov	r3, r0
 8007872:	4293      	cmp	r3, r2
 8007874:	d100      	bne.n	8007878 <memset+0xa>
 8007876:	4770      	bx	lr
 8007878:	f803 1b01 	strb.w	r1, [r3], #1
 800787c:	e7f9      	b.n	8007872 <memset+0x4>
	...

08007880 <__libc_init_array>:
 8007880:	b570      	push	{r4, r5, r6, lr}
 8007882:	4d0d      	ldr	r5, [pc, #52]	@ (80078b8 <__libc_init_array+0x38>)
 8007884:	4c0d      	ldr	r4, [pc, #52]	@ (80078bc <__libc_init_array+0x3c>)
 8007886:	1b64      	subs	r4, r4, r5
 8007888:	10a4      	asrs	r4, r4, #2
 800788a:	2600      	movs	r6, #0
 800788c:	42a6      	cmp	r6, r4
 800788e:	d109      	bne.n	80078a4 <__libc_init_array+0x24>
 8007890:	4d0b      	ldr	r5, [pc, #44]	@ (80078c0 <__libc_init_array+0x40>)
 8007892:	4c0c      	ldr	r4, [pc, #48]	@ (80078c4 <__libc_init_array+0x44>)
 8007894:	f000 f984 	bl	8007ba0 <_init>
 8007898:	1b64      	subs	r4, r4, r5
 800789a:	10a4      	asrs	r4, r4, #2
 800789c:	2600      	movs	r6, #0
 800789e:	42a6      	cmp	r6, r4
 80078a0:	d105      	bne.n	80078ae <__libc_init_array+0x2e>
 80078a2:	bd70      	pop	{r4, r5, r6, pc}
 80078a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80078a8:	4798      	blx	r3
 80078aa:	3601      	adds	r6, #1
 80078ac:	e7ee      	b.n	800788c <__libc_init_array+0xc>
 80078ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80078b2:	4798      	blx	r3
 80078b4:	3601      	adds	r6, #1
 80078b6:	e7f2      	b.n	800789e <__libc_init_array+0x1e>
 80078b8:	08007c48 	.word	0x08007c48
 80078bc:	08007c48 	.word	0x08007c48
 80078c0:	08007c48 	.word	0x08007c48
 80078c4:	08007c4c 	.word	0x08007c4c

080078c8 <memcpy>:
 80078c8:	440a      	add	r2, r1
 80078ca:	4291      	cmp	r1, r2
 80078cc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80078d0:	d100      	bne.n	80078d4 <memcpy+0xc>
 80078d2:	4770      	bx	lr
 80078d4:	b510      	push	{r4, lr}
 80078d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078de:	4291      	cmp	r1, r2
 80078e0:	d1f9      	bne.n	80078d6 <memcpy+0xe>
 80078e2:	bd10      	pop	{r4, pc}

080078e4 <__udivmoddi4>:
 80078e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078e8:	9d08      	ldr	r5, [sp, #32]
 80078ea:	460e      	mov	r6, r1
 80078ec:	4604      	mov	r4, r0
 80078ee:	460f      	mov	r7, r1
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d14a      	bne.n	800798a <__udivmoddi4+0xa6>
 80078f4:	4694      	mov	ip, r2
 80078f6:	458c      	cmp	ip, r1
 80078f8:	fab2 f282 	clz	r2, r2
 80078fc:	d960      	bls.n	80079c0 <__udivmoddi4+0xdc>
 80078fe:	b142      	cbz	r2, 8007912 <__udivmoddi4+0x2e>
 8007900:	f1c2 0320 	rsb	r3, r2, #32
 8007904:	4097      	lsls	r7, r2
 8007906:	fa20 f303 	lsr.w	r3, r0, r3
 800790a:	fa0c fc02 	lsl.w	ip, ip, r2
 800790e:	431f      	orrs	r7, r3
 8007910:	4094      	lsls	r4, r2
 8007912:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8007916:	fa1f f68c 	uxth.w	r6, ip
 800791a:	fbb7 f1fe 	udiv	r1, r7, lr
 800791e:	0c23      	lsrs	r3, r4, #16
 8007920:	fb0e 7711 	mls	r7, lr, r1, r7
 8007924:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007928:	fb01 f006 	mul.w	r0, r1, r6
 800792c:	4298      	cmp	r0, r3
 800792e:	d90a      	bls.n	8007946 <__udivmoddi4+0x62>
 8007930:	eb1c 0303 	adds.w	r3, ip, r3
 8007934:	f101 37ff 	add.w	r7, r1, #4294967295	@ 0xffffffff
 8007938:	f080 8115 	bcs.w	8007b66 <__udivmoddi4+0x282>
 800793c:	4298      	cmp	r0, r3
 800793e:	f240 8112 	bls.w	8007b66 <__udivmoddi4+0x282>
 8007942:	3902      	subs	r1, #2
 8007944:	4463      	add	r3, ip
 8007946:	1a1b      	subs	r3, r3, r0
 8007948:	b2a4      	uxth	r4, r4
 800794a:	fbb3 f0fe 	udiv	r0, r3, lr
 800794e:	fb0e 3310 	mls	r3, lr, r0, r3
 8007952:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8007956:	fb00 f606 	mul.w	r6, r0, r6
 800795a:	42a6      	cmp	r6, r4
 800795c:	d90a      	bls.n	8007974 <__udivmoddi4+0x90>
 800795e:	eb1c 0404 	adds.w	r4, ip, r4
 8007962:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007966:	f080 8100 	bcs.w	8007b6a <__udivmoddi4+0x286>
 800796a:	42a6      	cmp	r6, r4
 800796c:	f240 80fd 	bls.w	8007b6a <__udivmoddi4+0x286>
 8007970:	4464      	add	r4, ip
 8007972:	3802      	subs	r0, #2
 8007974:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8007978:	1ba4      	subs	r4, r4, r6
 800797a:	2100      	movs	r1, #0
 800797c:	b11d      	cbz	r5, 8007986 <__udivmoddi4+0xa2>
 800797e:	40d4      	lsrs	r4, r2
 8007980:	2300      	movs	r3, #0
 8007982:	e9c5 4300 	strd	r4, r3, [r5]
 8007986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800798a:	428b      	cmp	r3, r1
 800798c:	d905      	bls.n	800799a <__udivmoddi4+0xb6>
 800798e:	b10d      	cbz	r5, 8007994 <__udivmoddi4+0xb0>
 8007990:	e9c5 0100 	strd	r0, r1, [r5]
 8007994:	2100      	movs	r1, #0
 8007996:	4608      	mov	r0, r1
 8007998:	e7f5      	b.n	8007986 <__udivmoddi4+0xa2>
 800799a:	fab3 f183 	clz	r1, r3
 800799e:	2900      	cmp	r1, #0
 80079a0:	d146      	bne.n	8007a30 <__udivmoddi4+0x14c>
 80079a2:	42b3      	cmp	r3, r6
 80079a4:	d302      	bcc.n	80079ac <__udivmoddi4+0xc8>
 80079a6:	4282      	cmp	r2, r0
 80079a8:	f200 80f5 	bhi.w	8007b96 <__udivmoddi4+0x2b2>
 80079ac:	1a84      	subs	r4, r0, r2
 80079ae:	eb66 0203 	sbc.w	r2, r6, r3
 80079b2:	2001      	movs	r0, #1
 80079b4:	4617      	mov	r7, r2
 80079b6:	2d00      	cmp	r5, #0
 80079b8:	d0e5      	beq.n	8007986 <__udivmoddi4+0xa2>
 80079ba:	e9c5 4700 	strd	r4, r7, [r5]
 80079be:	e7e2      	b.n	8007986 <__udivmoddi4+0xa2>
 80079c0:	2a00      	cmp	r2, #0
 80079c2:	f040 8093 	bne.w	8007aec <__udivmoddi4+0x208>
 80079c6:	eba1 030c 	sub.w	r3, r1, ip
 80079ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80079ce:	fa1f fe8c 	uxth.w	lr, ip
 80079d2:	2101      	movs	r1, #1
 80079d4:	fbb3 f6f7 	udiv	r6, r3, r7
 80079d8:	fb07 3016 	mls	r0, r7, r6, r3
 80079dc:	0c23      	lsrs	r3, r4, #16
 80079de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80079e2:	fb0e f006 	mul.w	r0, lr, r6
 80079e6:	4298      	cmp	r0, r3
 80079e8:	d908      	bls.n	80079fc <__udivmoddi4+0x118>
 80079ea:	eb1c 0303 	adds.w	r3, ip, r3
 80079ee:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 80079f2:	d202      	bcs.n	80079fa <__udivmoddi4+0x116>
 80079f4:	4298      	cmp	r0, r3
 80079f6:	f200 80d0 	bhi.w	8007b9a <__udivmoddi4+0x2b6>
 80079fa:	4646      	mov	r6, r8
 80079fc:	1a1b      	subs	r3, r3, r0
 80079fe:	b2a4      	uxth	r4, r4
 8007a00:	fbb3 f0f7 	udiv	r0, r3, r7
 8007a04:	fb07 3310 	mls	r3, r7, r0, r3
 8007a08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8007a0c:	fb0e fe00 	mul.w	lr, lr, r0
 8007a10:	45a6      	cmp	lr, r4
 8007a12:	d908      	bls.n	8007a26 <__udivmoddi4+0x142>
 8007a14:	eb1c 0404 	adds.w	r4, ip, r4
 8007a18:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007a1c:	d202      	bcs.n	8007a24 <__udivmoddi4+0x140>
 8007a1e:	45a6      	cmp	lr, r4
 8007a20:	f200 80b6 	bhi.w	8007b90 <__udivmoddi4+0x2ac>
 8007a24:	4618      	mov	r0, r3
 8007a26:	eba4 040e 	sub.w	r4, r4, lr
 8007a2a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8007a2e:	e7a5      	b.n	800797c <__udivmoddi4+0x98>
 8007a30:	f1c1 0720 	rsb	r7, r1, #32
 8007a34:	408b      	lsls	r3, r1
 8007a36:	fa22 fc07 	lsr.w	ip, r2, r7
 8007a3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8007a3e:	fa06 fe01 	lsl.w	lr, r6, r1
 8007a42:	fa20 f407 	lsr.w	r4, r0, r7
 8007a46:	fa26 f307 	lsr.w	r3, r6, r7
 8007a4a:	ea44 040e 	orr.w	r4, r4, lr
 8007a4e:	fa00 f801 	lsl.w	r8, r0, r1
 8007a52:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8007a56:	ea4f 4914 	mov.w	r9, r4, lsr #16
 8007a5a:	fbb3 fef0 	udiv	lr, r3, r0
 8007a5e:	fa1f f68c 	uxth.w	r6, ip
 8007a62:	fb00 331e 	mls	r3, r0, lr, r3
 8007a66:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8007a6a:	fb0e f906 	mul.w	r9, lr, r6
 8007a6e:	4599      	cmp	r9, r3
 8007a70:	fa02 f201 	lsl.w	r2, r2, r1
 8007a74:	d90b      	bls.n	8007a8e <__udivmoddi4+0x1aa>
 8007a76:	eb1c 0303 	adds.w	r3, ip, r3
 8007a7a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8007a7e:	f080 8085 	bcs.w	8007b8c <__udivmoddi4+0x2a8>
 8007a82:	4599      	cmp	r9, r3
 8007a84:	f240 8082 	bls.w	8007b8c <__udivmoddi4+0x2a8>
 8007a88:	f1ae 0e02 	sub.w	lr, lr, #2
 8007a8c:	4463      	add	r3, ip
 8007a8e:	eba3 0909 	sub.w	r9, r3, r9
 8007a92:	b2a4      	uxth	r4, r4
 8007a94:	fbb9 f3f0 	udiv	r3, r9, r0
 8007a98:	fb00 9913 	mls	r9, r0, r3, r9
 8007a9c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 8007aa0:	fb03 f606 	mul.w	r6, r3, r6
 8007aa4:	42a6      	cmp	r6, r4
 8007aa6:	d908      	bls.n	8007aba <__udivmoddi4+0x1d6>
 8007aa8:	eb1c 0404 	adds.w	r4, ip, r4
 8007aac:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8007ab0:	d268      	bcs.n	8007b84 <__udivmoddi4+0x2a0>
 8007ab2:	42a6      	cmp	r6, r4
 8007ab4:	d966      	bls.n	8007b84 <__udivmoddi4+0x2a0>
 8007ab6:	3b02      	subs	r3, #2
 8007ab8:	4464      	add	r4, ip
 8007aba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8007abe:	1ba4      	subs	r4, r4, r6
 8007ac0:	fba0 e602 	umull	lr, r6, r0, r2
 8007ac4:	42b4      	cmp	r4, r6
 8007ac6:	4673      	mov	r3, lr
 8007ac8:	46b1      	mov	r9, r6
 8007aca:	d352      	bcc.n	8007b72 <__udivmoddi4+0x28e>
 8007acc:	d04f      	beq.n	8007b6e <__udivmoddi4+0x28a>
 8007ace:	b15d      	cbz	r5, 8007ae8 <__udivmoddi4+0x204>
 8007ad0:	ebb8 0203 	subs.w	r2, r8, r3
 8007ad4:	eb64 0409 	sbc.w	r4, r4, r9
 8007ad8:	fa04 f707 	lsl.w	r7, r4, r7
 8007adc:	fa22 f301 	lsr.w	r3, r2, r1
 8007ae0:	431f      	orrs	r7, r3
 8007ae2:	40cc      	lsrs	r4, r1
 8007ae4:	e9c5 7400 	strd	r7, r4, [r5]
 8007ae8:	2100      	movs	r1, #0
 8007aea:	e74c      	b.n	8007986 <__udivmoddi4+0xa2>
 8007aec:	f1c2 0120 	rsb	r1, r2, #32
 8007af0:	fa20 f301 	lsr.w	r3, r0, r1
 8007af4:	fa0c fc02 	lsl.w	ip, ip, r2
 8007af8:	fa26 f101 	lsr.w	r1, r6, r1
 8007afc:	4096      	lsls	r6, r2
 8007afe:	4333      	orrs	r3, r6
 8007b00:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8007b04:	fa1f fe8c 	uxth.w	lr, ip
 8007b08:	fbb1 f0f7 	udiv	r0, r1, r7
 8007b0c:	fb07 1610 	mls	r6, r7, r0, r1
 8007b10:	0c19      	lsrs	r1, r3, #16
 8007b12:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 8007b16:	fb00 f60e 	mul.w	r6, r0, lr
 8007b1a:	428e      	cmp	r6, r1
 8007b1c:	fa04 f402 	lsl.w	r4, r4, r2
 8007b20:	d908      	bls.n	8007b34 <__udivmoddi4+0x250>
 8007b22:	eb1c 0101 	adds.w	r1, ip, r1
 8007b26:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8007b2a:	d22d      	bcs.n	8007b88 <__udivmoddi4+0x2a4>
 8007b2c:	428e      	cmp	r6, r1
 8007b2e:	d92b      	bls.n	8007b88 <__udivmoddi4+0x2a4>
 8007b30:	3802      	subs	r0, #2
 8007b32:	4461      	add	r1, ip
 8007b34:	1b89      	subs	r1, r1, r6
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	fbb1 f6f7 	udiv	r6, r1, r7
 8007b3c:	fb07 1116 	mls	r1, r7, r6, r1
 8007b40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8007b44:	fb06 f10e 	mul.w	r1, r6, lr
 8007b48:	4299      	cmp	r1, r3
 8007b4a:	d908      	bls.n	8007b5e <__udivmoddi4+0x27a>
 8007b4c:	eb1c 0303 	adds.w	r3, ip, r3
 8007b50:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 8007b54:	d214      	bcs.n	8007b80 <__udivmoddi4+0x29c>
 8007b56:	4299      	cmp	r1, r3
 8007b58:	d912      	bls.n	8007b80 <__udivmoddi4+0x29c>
 8007b5a:	3e02      	subs	r6, #2
 8007b5c:	4463      	add	r3, ip
 8007b5e:	1a5b      	subs	r3, r3, r1
 8007b60:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 8007b64:	e736      	b.n	80079d4 <__udivmoddi4+0xf0>
 8007b66:	4639      	mov	r1, r7
 8007b68:	e6ed      	b.n	8007946 <__udivmoddi4+0x62>
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	e702      	b.n	8007974 <__udivmoddi4+0x90>
 8007b6e:	45f0      	cmp	r8, lr
 8007b70:	d2ad      	bcs.n	8007ace <__udivmoddi4+0x1ea>
 8007b72:	ebbe 0302 	subs.w	r3, lr, r2
 8007b76:	eb66 060c 	sbc.w	r6, r6, ip
 8007b7a:	3801      	subs	r0, #1
 8007b7c:	46b1      	mov	r9, r6
 8007b7e:	e7a6      	b.n	8007ace <__udivmoddi4+0x1ea>
 8007b80:	4646      	mov	r6, r8
 8007b82:	e7ec      	b.n	8007b5e <__udivmoddi4+0x27a>
 8007b84:	4603      	mov	r3, r0
 8007b86:	e798      	b.n	8007aba <__udivmoddi4+0x1d6>
 8007b88:	4640      	mov	r0, r8
 8007b8a:	e7d3      	b.n	8007b34 <__udivmoddi4+0x250>
 8007b8c:	46d6      	mov	lr, sl
 8007b8e:	e77e      	b.n	8007a8e <__udivmoddi4+0x1aa>
 8007b90:	4464      	add	r4, ip
 8007b92:	3802      	subs	r0, #2
 8007b94:	e747      	b.n	8007a26 <__udivmoddi4+0x142>
 8007b96:	4608      	mov	r0, r1
 8007b98:	e70d      	b.n	80079b6 <__udivmoddi4+0xd2>
 8007b9a:	3e02      	subs	r6, #2
 8007b9c:	4463      	add	r3, ip
 8007b9e:	e72d      	b.n	80079fc <__udivmoddi4+0x118>

08007ba0 <_init>:
 8007ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ba2:	bf00      	nop
 8007ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ba6:	bc08      	pop	{r3}
 8007ba8:	469e      	mov	lr, r3
 8007baa:	4770      	bx	lr

08007bac <_fini>:
 8007bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bae:	bf00      	nop
 8007bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bb2:	bc08      	pop	{r3}
 8007bb4:	469e      	mov	lr, r3
 8007bb6:	4770      	bx	lr
