// Seed: 2589203090
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri  id_4 = id_4 - 1;
  wire id_5;
  assign id_3 = id_4;
  tri0 id_6 = id_4;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_6, id_7, id_8, id_9, id_10, id_11;
  module_0(
      id_2, id_7, id_10
  );
  wire id_12;
endmodule
