
Hal_Eprom_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000011d4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080012e0  080012e0  000112e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001300  08001300  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001300  08001300  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001300  08001300  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001300  08001300  00011300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001304  08001304  00011304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000010  08001314  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000058  08001314  00020058  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000033b3  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011c6  00000000  00000000  000233e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004c0  00000000  00000000  000245b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000418  00000000  00000000  00024a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015b70  00000000  00000000  00024e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005655  00000000  00000000  0003a9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007bcc4  00000000  00000000  0004004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bbd11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000010ac  00000000  00000000  000bbd64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	080012c8 	.word	0x080012c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	080012c8 	.word	0x080012c8

0800014c <Read_Flash>:


#include "Eprom.h"

uint16_t Read_Flash(uint32_t  adr)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint16_t * Pntr = (uint16_t *)adr;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	60fb      	str	r3, [r7, #12]
  return(*Pntr);
 8000158:	68fb      	ldr	r3, [r7, #12]
 800015a:	881b      	ldrh	r3, [r3, #0]
}
 800015c:	4618      	mov	r0, r3
 800015e:	3714      	adds	r7, #20
 8000160:	46bd      	mov	sp, r7
 8000162:	bc80      	pop	{r7}
 8000164:	4770      	bx	lr

08000166 <Write_Flash>:



void Write_Flash( uint32_t address ,  uint16_t* data)
{
 8000166:	b5b0      	push	{r4, r5, r7, lr}
 8000168:	b088      	sub	sp, #32
 800016a:	af00      	add	r7, sp, #0
 800016c:	6078      	str	r0, [r7, #4]
 800016e:	6039      	str	r1, [r7, #0]
    FLASH_EraseInitTypeDef EraseStruct;
    uint32_t PageError;

    EraseStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000170:	2300      	movs	r3, #0
 8000172:	613b      	str	r3, [r7, #16]
    EraseStruct.PageAddress = address;
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	61bb      	str	r3, [r7, #24]
    EraseStruct.NbPages	    = 1;
 8000178:	2301      	movs	r3, #1
 800017a:	61fb      	str	r3, [r7, #28]

    HAL_FLASH_Unlock();                            /* Yazma işlemi için flash ın kilidi kaldırıldı */
 800017c:	f000 fb00 	bl	8000780 <HAL_FLASH_Unlock>
    HAL_FLASHEx_Erase(&EraseStruct,&PageError);
 8000180:	f107 020c 	add.w	r2, r7, #12
 8000184:	f107 0310 	add.w	r3, r7, #16
 8000188:	4611      	mov	r1, r2
 800018a:	4618      	mov	r0, r3
 800018c:	f000 fbe0 	bl	8000950 <HAL_FLASHEx_Erase>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,address,*data);
 8000190:	683b      	ldr	r3, [r7, #0]
 8000192:	881b      	ldrh	r3, [r3, #0]
 8000194:	b29b      	uxth	r3, r3
 8000196:	2200      	movs	r2, #0
 8000198:	461c      	mov	r4, r3
 800019a:	4615      	mov	r5, r2
 800019c:	4622      	mov	r2, r4
 800019e:	462b      	mov	r3, r5
 80001a0:	6879      	ldr	r1, [r7, #4]
 80001a2:	2001      	movs	r0, #1
 80001a4:	f000 fa7c 	bl	80006a0 <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 80001a8:	f000 fb10 	bl	80007cc <HAL_FLASH_Lock>
}
 80001ac:	bf00      	nop
 80001ae:	3720      	adds	r7, #32
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bdb0      	pop	{r4, r5, r7, pc}

080001b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001b8:	f000 f908 	bl	80003cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001bc:	f000 f81c 	bl	80001f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001c0:	f000 f856 	bl	8000270 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  data = 700;
 80001c4:	4b09      	ldr	r3, [pc, #36]	; (80001ec <main+0x38>)
 80001c6:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 80001ca:	801a      	strh	r2, [r3, #0]
  Write_Flash(Flash_address,&data);
 80001cc:	4907      	ldr	r1, [pc, #28]	; (80001ec <main+0x38>)
 80001ce:	4808      	ldr	r0, [pc, #32]	; (80001f0 <main+0x3c>)
 80001d0:	f7ff ffc9 	bl	8000166 <Write_Flash>
  HAL_Delay(2000); // flash_data degiskeninin baslangiçta sifir oldugunu görebilmek için gecikme eklendi.
 80001d4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80001d8:	f000 f95a 	bl	8000490 <HAL_Delay>
  flash_data = Read_Flash(Flash_address);
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <main+0x3c>)
 80001de:	f7ff ffb5 	bl	800014c <Read_Flash>
 80001e2:	4603      	mov	r3, r0
 80001e4:	461a      	mov	r2, r3
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <main+0x40>)
 80001e8:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001ea:	e7fe      	b.n	80001ea <main+0x36>
 80001ec:	2000002c 	.word	0x2000002c
 80001f0:	0800f800 	.word	0x0800f800
 80001f4:	2000002e 	.word	0x2000002e

080001f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b090      	sub	sp, #64	; 0x40
 80001fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001fe:	f107 0318 	add.w	r3, r7, #24
 8000202:	2228      	movs	r2, #40	; 0x28
 8000204:	2100      	movs	r1, #0
 8000206:	4618      	mov	r0, r3
 8000208:	f001 f856 	bl	80012b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800020c:	1d3b      	adds	r3, r7, #4
 800020e:	2200      	movs	r2, #0
 8000210:	601a      	str	r2, [r3, #0]
 8000212:	605a      	str	r2, [r3, #4]
 8000214:	609a      	str	r2, [r3, #8]
 8000216:	60da      	str	r2, [r3, #12]
 8000218:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800021a:	2302      	movs	r3, #2
 800021c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800021e:	2301      	movs	r3, #1
 8000220:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000222:	2310      	movs	r3, #16
 8000224:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000226:	2300      	movs	r3, #0
 8000228:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022a:	f107 0318 	add.w	r3, r7, #24
 800022e:	4618      	mov	r0, r3
 8000230:	f000 fc36 	bl	8000aa0 <HAL_RCC_OscConfig>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800023a:	f000 f83b 	bl	80002b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800023e:	230f      	movs	r3, #15
 8000240:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000242:	2300      	movs	r3, #0
 8000244:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800024a:	2300      	movs	r3, #0
 800024c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800024e:	2300      	movs	r3, #0
 8000250:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	2100      	movs	r1, #0
 8000256:	4618      	mov	r0, r3
 8000258:	f000 fea4 	bl	8000fa4 <HAL_RCC_ClockConfig>
 800025c:	4603      	mov	r3, r0
 800025e:	2b00      	cmp	r3, #0
 8000260:	d001      	beq.n	8000266 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000262:	f000 f827 	bl	80002b4 <Error_Handler>
  }
}
 8000266:	bf00      	nop
 8000268:	3740      	adds	r7, #64	; 0x40
 800026a:	46bd      	mov	sp, r7
 800026c:	bd80      	pop	{r7, pc}
	...

08000270 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000276:	4b0e      	ldr	r3, [pc, #56]	; (80002b0 <MX_GPIO_Init+0x40>)
 8000278:	699b      	ldr	r3, [r3, #24]
 800027a:	4a0d      	ldr	r2, [pc, #52]	; (80002b0 <MX_GPIO_Init+0x40>)
 800027c:	f043 0320 	orr.w	r3, r3, #32
 8000280:	6193      	str	r3, [r2, #24]
 8000282:	4b0b      	ldr	r3, [pc, #44]	; (80002b0 <MX_GPIO_Init+0x40>)
 8000284:	699b      	ldr	r3, [r3, #24]
 8000286:	f003 0320 	and.w	r3, r3, #32
 800028a:	607b      	str	r3, [r7, #4]
 800028c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800028e:	4b08      	ldr	r3, [pc, #32]	; (80002b0 <MX_GPIO_Init+0x40>)
 8000290:	699b      	ldr	r3, [r3, #24]
 8000292:	4a07      	ldr	r2, [pc, #28]	; (80002b0 <MX_GPIO_Init+0x40>)
 8000294:	f043 0304 	orr.w	r3, r3, #4
 8000298:	6193      	str	r3, [r2, #24]
 800029a:	4b05      	ldr	r3, [pc, #20]	; (80002b0 <MX_GPIO_Init+0x40>)
 800029c:	699b      	ldr	r3, [r3, #24]
 800029e:	f003 0304 	and.w	r3, r3, #4
 80002a2:	603b      	str	r3, [r7, #0]
 80002a4:	683b      	ldr	r3, [r7, #0]

}
 80002a6:	bf00      	nop
 80002a8:	370c      	adds	r7, #12
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bc80      	pop	{r7}
 80002ae:	4770      	bx	lr
 80002b0:	40021000 	.word	0x40021000

080002b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002b8:	b672      	cpsid	i
}
 80002ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002bc:	e7fe      	b.n	80002bc <Error_Handler+0x8>
	...

080002c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	b085      	sub	sp, #20
 80002c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002c6:	4b15      	ldr	r3, [pc, #84]	; (800031c <HAL_MspInit+0x5c>)
 80002c8:	699b      	ldr	r3, [r3, #24]
 80002ca:	4a14      	ldr	r2, [pc, #80]	; (800031c <HAL_MspInit+0x5c>)
 80002cc:	f043 0301 	orr.w	r3, r3, #1
 80002d0:	6193      	str	r3, [r2, #24]
 80002d2:	4b12      	ldr	r3, [pc, #72]	; (800031c <HAL_MspInit+0x5c>)
 80002d4:	699b      	ldr	r3, [r3, #24]
 80002d6:	f003 0301 	and.w	r3, r3, #1
 80002da:	60bb      	str	r3, [r7, #8]
 80002dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002de:	4b0f      	ldr	r3, [pc, #60]	; (800031c <HAL_MspInit+0x5c>)
 80002e0:	69db      	ldr	r3, [r3, #28]
 80002e2:	4a0e      	ldr	r2, [pc, #56]	; (800031c <HAL_MspInit+0x5c>)
 80002e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002e8:	61d3      	str	r3, [r2, #28]
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <HAL_MspInit+0x5c>)
 80002ec:	69db      	ldr	r3, [r3, #28]
 80002ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002f2:	607b      	str	r3, [r7, #4]
 80002f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <HAL_MspInit+0x60>)
 80002f8:	685b      	ldr	r3, [r3, #4]
 80002fa:	60fb      	str	r3, [r7, #12]
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800030a:	60fb      	str	r3, [r7, #12]
 800030c:	4a04      	ldr	r2, [pc, #16]	; (8000320 <HAL_MspInit+0x60>)
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000312:	bf00      	nop
 8000314:	3714      	adds	r7, #20
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr
 800031c:	40021000 	.word	0x40021000
 8000320:	40010000 	.word	0x40010000

08000324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000328:	e7fe      	b.n	8000328 <NMI_Handler+0x4>

0800032a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800032a:	b480      	push	{r7}
 800032c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800032e:	e7fe      	b.n	800032e <HardFault_Handler+0x4>

08000330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000334:	e7fe      	b.n	8000334 <MemManage_Handler+0x4>

08000336 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000336:	b480      	push	{r7}
 8000338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800033a:	e7fe      	b.n	800033a <BusFault_Handler+0x4>

0800033c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000340:	e7fe      	b.n	8000340 <UsageFault_Handler+0x4>

08000342 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000342:	b480      	push	{r7}
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000346:	bf00      	nop
 8000348:	46bd      	mov	sp, r7
 800034a:	bc80      	pop	{r7}
 800034c:	4770      	bx	lr

0800034e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800034e:	b480      	push	{r7}
 8000350:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000352:	bf00      	nop
 8000354:	46bd      	mov	sp, r7
 8000356:	bc80      	pop	{r7}
 8000358:	4770      	bx	lr

0800035a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800035a:	b480      	push	{r7}
 800035c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800035e:	bf00      	nop
 8000360:	46bd      	mov	sp, r7
 8000362:	bc80      	pop	{r7}
 8000364:	4770      	bx	lr

08000366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000366:	b580      	push	{r7, lr}
 8000368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800036a:	f000 f875 	bl	8000458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800036e:	bf00      	nop
 8000370:	bd80      	pop	{r7, pc}

08000372 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000372:	b480      	push	{r7}
 8000374:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000376:	bf00      	nop
 8000378:	46bd      	mov	sp, r7
 800037a:	bc80      	pop	{r7}
 800037c:	4770      	bx	lr
	...

08000380 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000380:	480c      	ldr	r0, [pc, #48]	; (80003b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000382:	490d      	ldr	r1, [pc, #52]	; (80003b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000384:	4a0d      	ldr	r2, [pc, #52]	; (80003bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000388:	e002      	b.n	8000390 <LoopCopyDataInit>

0800038a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800038a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800038c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800038e:	3304      	adds	r3, #4

08000390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000394:	d3f9      	bcc.n	800038a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000396:	4a0a      	ldr	r2, [pc, #40]	; (80003c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000398:	4c0a      	ldr	r4, [pc, #40]	; (80003c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800039a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800039c:	e001      	b.n	80003a2 <LoopFillZerobss>

0800039e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800039e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a0:	3204      	adds	r2, #4

080003a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a4:	d3fb      	bcc.n	800039e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80003a6:	f7ff ffe4 	bl	8000372 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003aa:	f000 ff61 	bl	8001270 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003ae:	f7ff ff01 	bl	80001b4 <main>
  bx lr
 80003b2:	4770      	bx	lr
  ldr r0, =_sdata
 80003b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003bc:	08001308 	.word	0x08001308
  ldr r2, =_sbss
 80003c0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80003c4:	20000058 	.word	0x20000058

080003c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c8:	e7fe      	b.n	80003c8 <ADC1_2_IRQHandler>
	...

080003cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003d0:	4b08      	ldr	r3, [pc, #32]	; (80003f4 <HAL_Init+0x28>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a07      	ldr	r2, [pc, #28]	; (80003f4 <HAL_Init+0x28>)
 80003d6:	f043 0310 	orr.w	r3, r3, #16
 80003da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003dc:	2003      	movs	r0, #3
 80003de:	f000 f92b 	bl	8000638 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003e2:	200f      	movs	r0, #15
 80003e4:	f000 f808 	bl	80003f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003e8:	f7ff ff6a 	bl	80002c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003ec:	2300      	movs	r3, #0
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	40022000 	.word	0x40022000

080003f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000400:	4b12      	ldr	r3, [pc, #72]	; (800044c <HAL_InitTick+0x54>)
 8000402:	681a      	ldr	r2, [r3, #0]
 8000404:	4b12      	ldr	r3, [pc, #72]	; (8000450 <HAL_InitTick+0x58>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	4619      	mov	r1, r3
 800040a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800040e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000412:	fbb2 f3f3 	udiv	r3, r2, r3
 8000416:	4618      	mov	r0, r3
 8000418:	f000 f935 	bl	8000686 <HAL_SYSTICK_Config>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000422:	2301      	movs	r3, #1
 8000424:	e00e      	b.n	8000444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2b0f      	cmp	r3, #15
 800042a:	d80a      	bhi.n	8000442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800042c:	2200      	movs	r2, #0
 800042e:	6879      	ldr	r1, [r7, #4]
 8000430:	f04f 30ff 	mov.w	r0, #4294967295
 8000434:	f000 f90b 	bl	800064e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000438:	4a06      	ldr	r2, [pc, #24]	; (8000454 <HAL_InitTick+0x5c>)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800043e:	2300      	movs	r3, #0
 8000440:	e000      	b.n	8000444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000442:	2301      	movs	r3, #1
}
 8000444:	4618      	mov	r0, r3
 8000446:	3708      	adds	r7, #8
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	20000000 	.word	0x20000000
 8000450:	20000008 	.word	0x20000008
 8000454:	20000004 	.word	0x20000004

08000458 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <HAL_IncTick+0x1c>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	461a      	mov	r2, r3
 8000462:	4b05      	ldr	r3, [pc, #20]	; (8000478 <HAL_IncTick+0x20>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4413      	add	r3, r2
 8000468:	4a03      	ldr	r2, [pc, #12]	; (8000478 <HAL_IncTick+0x20>)
 800046a:	6013      	str	r3, [r2, #0]
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr
 8000474:	20000008 	.word	0x20000008
 8000478:	20000030 	.word	0x20000030

0800047c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  return uwTick;
 8000480:	4b02      	ldr	r3, [pc, #8]	; (800048c <HAL_GetTick+0x10>)
 8000482:	681b      	ldr	r3, [r3, #0]
}
 8000484:	4618      	mov	r0, r3
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	20000030 	.word	0x20000030

08000490 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b084      	sub	sp, #16
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000498:	f7ff fff0 	bl	800047c <HAL_GetTick>
 800049c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004a8:	d005      	beq.n	80004b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80004aa:	4b0a      	ldr	r3, [pc, #40]	; (80004d4 <HAL_Delay+0x44>)
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	461a      	mov	r2, r3
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	4413      	add	r3, r2
 80004b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80004b6:	bf00      	nop
 80004b8:	f7ff ffe0 	bl	800047c <HAL_GetTick>
 80004bc:	4602      	mov	r2, r0
 80004be:	68bb      	ldr	r3, [r7, #8]
 80004c0:	1ad3      	subs	r3, r2, r3
 80004c2:	68fa      	ldr	r2, [r7, #12]
 80004c4:	429a      	cmp	r2, r3
 80004c6:	d8f7      	bhi.n	80004b8 <HAL_Delay+0x28>
  {
  }
}
 80004c8:	bf00      	nop
 80004ca:	bf00      	nop
 80004cc:	3710      	adds	r7, #16
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	20000008 	.word	0x20000008

080004d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004d8:	b480      	push	{r7}
 80004da:	b085      	sub	sp, #20
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	f003 0307 	and.w	r3, r3, #7
 80004e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <__NVIC_SetPriorityGrouping+0x44>)
 80004ea:	68db      	ldr	r3, [r3, #12]
 80004ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004ee:	68ba      	ldr	r2, [r7, #8]
 80004f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004f4:	4013      	ands	r3, r2
 80004f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000500:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000504:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800050a:	4a04      	ldr	r2, [pc, #16]	; (800051c <__NVIC_SetPriorityGrouping+0x44>)
 800050c:	68bb      	ldr	r3, [r7, #8]
 800050e:	60d3      	str	r3, [r2, #12]
}
 8000510:	bf00      	nop
 8000512:	3714      	adds	r7, #20
 8000514:	46bd      	mov	sp, r7
 8000516:	bc80      	pop	{r7}
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000ed00 	.word	0xe000ed00

08000520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <__NVIC_GetPriorityGrouping+0x18>)
 8000526:	68db      	ldr	r3, [r3, #12]
 8000528:	0a1b      	lsrs	r3, r3, #8
 800052a:	f003 0307 	and.w	r3, r3, #7
}
 800052e:	4618      	mov	r0, r3
 8000530:	46bd      	mov	sp, r7
 8000532:	bc80      	pop	{r7}
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	e000ed00 	.word	0xe000ed00

0800053c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	6039      	str	r1, [r7, #0]
 8000546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054c:	2b00      	cmp	r3, #0
 800054e:	db0a      	blt.n	8000566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	b2da      	uxtb	r2, r3
 8000554:	490c      	ldr	r1, [pc, #48]	; (8000588 <__NVIC_SetPriority+0x4c>)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	0112      	lsls	r2, r2, #4
 800055c:	b2d2      	uxtb	r2, r2
 800055e:	440b      	add	r3, r1
 8000560:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000564:	e00a      	b.n	800057c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	b2da      	uxtb	r2, r3
 800056a:	4908      	ldr	r1, [pc, #32]	; (800058c <__NVIC_SetPriority+0x50>)
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	f003 030f 	and.w	r3, r3, #15
 8000572:	3b04      	subs	r3, #4
 8000574:	0112      	lsls	r2, r2, #4
 8000576:	b2d2      	uxtb	r2, r2
 8000578:	440b      	add	r3, r1
 800057a:	761a      	strb	r2, [r3, #24]
}
 800057c:	bf00      	nop
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	e000e100 	.word	0xe000e100
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000590:	b480      	push	{r7}
 8000592:	b089      	sub	sp, #36	; 0x24
 8000594:	af00      	add	r7, sp, #0
 8000596:	60f8      	str	r0, [r7, #12]
 8000598:	60b9      	str	r1, [r7, #8]
 800059a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	f003 0307 	and.w	r3, r3, #7
 80005a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005a4:	69fb      	ldr	r3, [r7, #28]
 80005a6:	f1c3 0307 	rsb	r3, r3, #7
 80005aa:	2b04      	cmp	r3, #4
 80005ac:	bf28      	it	cs
 80005ae:	2304      	movcs	r3, #4
 80005b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005b2:	69fb      	ldr	r3, [r7, #28]
 80005b4:	3304      	adds	r3, #4
 80005b6:	2b06      	cmp	r3, #6
 80005b8:	d902      	bls.n	80005c0 <NVIC_EncodePriority+0x30>
 80005ba:	69fb      	ldr	r3, [r7, #28]
 80005bc:	3b03      	subs	r3, #3
 80005be:	e000      	b.n	80005c2 <NVIC_EncodePriority+0x32>
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005c4:	f04f 32ff 	mov.w	r2, #4294967295
 80005c8:	69bb      	ldr	r3, [r7, #24]
 80005ca:	fa02 f303 	lsl.w	r3, r2, r3
 80005ce:	43da      	mvns	r2, r3
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	401a      	ands	r2, r3
 80005d4:	697b      	ldr	r3, [r7, #20]
 80005d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005d8:	f04f 31ff 	mov.w	r1, #4294967295
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	fa01 f303 	lsl.w	r3, r1, r3
 80005e2:	43d9      	mvns	r1, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005e8:	4313      	orrs	r3, r2
         );
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3724      	adds	r7, #36	; 0x24
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr

080005f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3b01      	subs	r3, #1
 8000600:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000604:	d301      	bcc.n	800060a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000606:	2301      	movs	r3, #1
 8000608:	e00f      	b.n	800062a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800060a:	4a0a      	ldr	r2, [pc, #40]	; (8000634 <SysTick_Config+0x40>)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	3b01      	subs	r3, #1
 8000610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000612:	210f      	movs	r1, #15
 8000614:	f04f 30ff 	mov.w	r0, #4294967295
 8000618:	f7ff ff90 	bl	800053c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <SysTick_Config+0x40>)
 800061e:	2200      	movs	r2, #0
 8000620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000622:	4b04      	ldr	r3, [pc, #16]	; (8000634 <SysTick_Config+0x40>)
 8000624:	2207      	movs	r2, #7
 8000626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000628:	2300      	movs	r3, #0
}
 800062a:	4618      	mov	r0, r3
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	e000e010 	.word	0xe000e010

08000638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff ff49 	bl	80004d8 <__NVIC_SetPriorityGrouping>
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800064e:	b580      	push	{r7, lr}
 8000650:	b086      	sub	sp, #24
 8000652:	af00      	add	r7, sp, #0
 8000654:	4603      	mov	r3, r0
 8000656:	60b9      	str	r1, [r7, #8]
 8000658:	607a      	str	r2, [r7, #4]
 800065a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800065c:	2300      	movs	r3, #0
 800065e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000660:	f7ff ff5e 	bl	8000520 <__NVIC_GetPriorityGrouping>
 8000664:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	68b9      	ldr	r1, [r7, #8]
 800066a:	6978      	ldr	r0, [r7, #20]
 800066c:	f7ff ff90 	bl	8000590 <NVIC_EncodePriority>
 8000670:	4602      	mov	r2, r0
 8000672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000676:	4611      	mov	r1, r2
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff ff5f 	bl	800053c <__NVIC_SetPriority>
}
 800067e:	bf00      	nop
 8000680:	3718      	adds	r7, #24
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	b082      	sub	sp, #8
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f7ff ffb0 	bl	80005f4 <SysTick_Config>
 8000694:	4603      	mov	r3, r0
}
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
	...

080006a0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80006a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006a2:	b087      	sub	sp, #28
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	60f8      	str	r0, [r7, #12]
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80006ae:	2301      	movs	r3, #1
 80006b0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80006ba:	4b2f      	ldr	r3, [pc, #188]	; (8000778 <HAL_FLASH_Program+0xd8>)
 80006bc:	7e1b      	ldrb	r3, [r3, #24]
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d101      	bne.n	80006c6 <HAL_FLASH_Program+0x26>
 80006c2:	2302      	movs	r3, #2
 80006c4:	e054      	b.n	8000770 <HAL_FLASH_Program+0xd0>
 80006c6:	4b2c      	ldr	r3, [pc, #176]	; (8000778 <HAL_FLASH_Program+0xd8>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80006cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80006d0:	f000 f8a8 	bl	8000824 <FLASH_WaitForLastOperation>
 80006d4:	4603      	mov	r3, r0
 80006d6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80006d8:	7dfb      	ldrb	r3, [r7, #23]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d144      	bne.n	8000768 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d102      	bne.n	80006ea <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80006e4:	2301      	movs	r3, #1
 80006e6:	757b      	strb	r3, [r7, #21]
 80006e8:	e007      	b.n	80006fa <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	2b02      	cmp	r3, #2
 80006ee:	d102      	bne.n	80006f6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80006f0:	2302      	movs	r3, #2
 80006f2:	757b      	strb	r3, [r7, #21]
 80006f4:	e001      	b.n	80006fa <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80006f6:	2304      	movs	r3, #4
 80006f8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80006fa:	2300      	movs	r3, #0
 80006fc:	75bb      	strb	r3, [r7, #22]
 80006fe:	e02d      	b.n	800075c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000700:	7dbb      	ldrb	r3, [r7, #22]
 8000702:	005a      	lsls	r2, r3, #1
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	eb02 0c03 	add.w	ip, r2, r3
 800070a:	7dbb      	ldrb	r3, [r7, #22]
 800070c:	0119      	lsls	r1, r3, #4
 800070e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000712:	f1c1 0620 	rsb	r6, r1, #32
 8000716:	f1a1 0020 	sub.w	r0, r1, #32
 800071a:	fa22 f401 	lsr.w	r4, r2, r1
 800071e:	fa03 f606 	lsl.w	r6, r3, r6
 8000722:	4334      	orrs	r4, r6
 8000724:	fa23 f000 	lsr.w	r0, r3, r0
 8000728:	4304      	orrs	r4, r0
 800072a:	fa23 f501 	lsr.w	r5, r3, r1
 800072e:	b2a3      	uxth	r3, r4
 8000730:	4619      	mov	r1, r3
 8000732:	4660      	mov	r0, ip
 8000734:	f000 f85a 	bl	80007ec <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000738:	f24c 3050 	movw	r0, #50000	; 0xc350
 800073c:	f000 f872 	bl	8000824 <FLASH_WaitForLastOperation>
 8000740:	4603      	mov	r3, r0
 8000742:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000744:	4b0d      	ldr	r3, [pc, #52]	; (800077c <HAL_FLASH_Program+0xdc>)
 8000746:	691b      	ldr	r3, [r3, #16]
 8000748:	4a0c      	ldr	r2, [pc, #48]	; (800077c <HAL_FLASH_Program+0xdc>)
 800074a:	f023 0301 	bic.w	r3, r3, #1
 800074e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8000750:	7dfb      	ldrb	r3, [r7, #23]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d107      	bne.n	8000766 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8000756:	7dbb      	ldrb	r3, [r7, #22]
 8000758:	3301      	adds	r3, #1
 800075a:	75bb      	strb	r3, [r7, #22]
 800075c:	7dba      	ldrb	r2, [r7, #22]
 800075e:	7d7b      	ldrb	r3, [r7, #21]
 8000760:	429a      	cmp	r2, r3
 8000762:	d3cd      	bcc.n	8000700 <HAL_FLASH_Program+0x60>
 8000764:	e000      	b.n	8000768 <HAL_FLASH_Program+0xc8>
      {
        break;
 8000766:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000768:	4b03      	ldr	r3, [pc, #12]	; (8000778 <HAL_FLASH_Program+0xd8>)
 800076a:	2200      	movs	r2, #0
 800076c:	761a      	strb	r2, [r3, #24]

  return status;
 800076e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000770:	4618      	mov	r0, r3
 8000772:	371c      	adds	r7, #28
 8000774:	46bd      	mov	sp, r7
 8000776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000778:	20000038 	.word	0x20000038
 800077c:	40022000 	.word	0x40022000

08000780 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800078a:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <HAL_FLASH_Unlock+0x40>)
 800078c:	691b      	ldr	r3, [r3, #16]
 800078e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000792:	2b00      	cmp	r3, #0
 8000794:	d00d      	beq.n	80007b2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000796:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <HAL_FLASH_Unlock+0x40>)
 8000798:	4a0a      	ldr	r2, [pc, #40]	; (80007c4 <HAL_FLASH_Unlock+0x44>)
 800079a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_FLASH_Unlock+0x40>)
 800079e:	4a0a      	ldr	r2, [pc, #40]	; (80007c8 <HAL_FLASH_Unlock+0x48>)
 80007a0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80007a2:	4b07      	ldr	r3, [pc, #28]	; (80007c0 <HAL_FLASH_Unlock+0x40>)
 80007a4:	691b      	ldr	r3, [r3, #16]
 80007a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 80007b2:	79fb      	ldrb	r3, [r7, #7]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40022000 	.word	0x40022000
 80007c4:	45670123 	.word	0x45670123
 80007c8:	cdef89ab 	.word	0xcdef89ab

080007cc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80007d0:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <HAL_FLASH_Lock+0x1c>)
 80007d2:	691b      	ldr	r3, [r3, #16]
 80007d4:	4a04      	ldr	r2, [pc, #16]	; (80007e8 <HAL_FLASH_Lock+0x1c>)
 80007d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007da:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80007dc:	2300      	movs	r3, #0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	40022000 	.word	0x40022000

080007ec <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <FLASH_Program_HalfWord+0x30>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <FLASH_Program_HalfWord+0x34>)
 8000800:	691b      	ldr	r3, [r3, #16]
 8000802:	4a07      	ldr	r2, [pc, #28]	; (8000820 <FLASH_Program_HalfWord+0x34>)
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	887a      	ldrh	r2, [r7, #2]
 800080e:	801a      	strh	r2, [r3, #0]
}
 8000810:	bf00      	nop
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	20000038 	.word	0x20000038
 8000820:	40022000 	.word	0x40022000

08000824 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 800082c:	f7ff fe26 	bl	800047c <HAL_GetTick>
 8000830:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000832:	e010      	b.n	8000856 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800083a:	d00c      	beq.n	8000856 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d007      	beq.n	8000852 <FLASH_WaitForLastOperation+0x2e>
 8000842:	f7ff fe1b 	bl	800047c <HAL_GetTick>
 8000846:	4602      	mov	r2, r0
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	1ad3      	subs	r3, r2, r3
 800084c:	687a      	ldr	r2, [r7, #4]
 800084e:	429a      	cmp	r2, r3
 8000850:	d201      	bcs.n	8000856 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000852:	2303      	movs	r3, #3
 8000854:	e025      	b.n	80008a2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <FLASH_WaitForLastOperation+0x88>)
 8000858:	68db      	ldr	r3, [r3, #12]
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	2b00      	cmp	r3, #0
 8000860:	d1e8      	bne.n	8000834 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000862:	4b12      	ldr	r3, [pc, #72]	; (80008ac <FLASH_WaitForLastOperation+0x88>)
 8000864:	68db      	ldr	r3, [r3, #12]
 8000866:	f003 0320 	and.w	r3, r3, #32
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800086e:	4b0f      	ldr	r3, [pc, #60]	; (80008ac <FLASH_WaitForLastOperation+0x88>)
 8000870:	2220      	movs	r2, #32
 8000872:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000874:	4b0d      	ldr	r3, [pc, #52]	; (80008ac <FLASH_WaitForLastOperation+0x88>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	f003 0310 	and.w	r3, r3, #16
 800087c:	2b00      	cmp	r3, #0
 800087e:	d10b      	bne.n	8000898 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000880:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <FLASH_WaitForLastOperation+0x88>)
 8000882:	69db      	ldr	r3, [r3, #28]
 8000884:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000888:	2b00      	cmp	r3, #0
 800088a:	d105      	bne.n	8000898 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800088c:	4b07      	ldr	r3, [pc, #28]	; (80008ac <FLASH_WaitForLastOperation+0x88>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000894:	2b00      	cmp	r3, #0
 8000896:	d003      	beq.n	80008a0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000898:	f000 f80a 	bl	80008b0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800089c:	2301      	movs	r3, #1
 800089e:	e000      	b.n	80008a2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3710      	adds	r7, #16
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40022000 	.word	0x40022000

080008b0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80008b6:	2300      	movs	r3, #0
 80008b8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80008ba:	4b23      	ldr	r3, [pc, #140]	; (8000948 <FLASH_SetErrorCode+0x98>)
 80008bc:	68db      	ldr	r3, [r3, #12]
 80008be:	f003 0310 	and.w	r3, r3, #16
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d009      	beq.n	80008da <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80008c6:	4b21      	ldr	r3, [pc, #132]	; (800094c <FLASH_SetErrorCode+0x9c>)
 80008c8:	69db      	ldr	r3, [r3, #28]
 80008ca:	f043 0302 	orr.w	r3, r3, #2
 80008ce:	4a1f      	ldr	r2, [pc, #124]	; (800094c <FLASH_SetErrorCode+0x9c>)
 80008d0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	f043 0310 	orr.w	r3, r3, #16
 80008d8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80008da:	4b1b      	ldr	r3, [pc, #108]	; (8000948 <FLASH_SetErrorCode+0x98>)
 80008dc:	68db      	ldr	r3, [r3, #12]
 80008de:	f003 0304 	and.w	r3, r3, #4
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d009      	beq.n	80008fa <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80008e6:	4b19      	ldr	r3, [pc, #100]	; (800094c <FLASH_SetErrorCode+0x9c>)
 80008e8:	69db      	ldr	r3, [r3, #28]
 80008ea:	f043 0301 	orr.w	r3, r3, #1
 80008ee:	4a17      	ldr	r2, [pc, #92]	; (800094c <FLASH_SetErrorCode+0x9c>)
 80008f0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f043 0304 	orr.w	r3, r3, #4
 80008f8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80008fa:	4b13      	ldr	r3, [pc, #76]	; (8000948 <FLASH_SetErrorCode+0x98>)
 80008fc:	69db      	ldr	r3, [r3, #28]
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	2b00      	cmp	r3, #0
 8000904:	d00b      	beq.n	800091e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000906:	4b11      	ldr	r3, [pc, #68]	; (800094c <FLASH_SetErrorCode+0x9c>)
 8000908:	69db      	ldr	r3, [r3, #28]
 800090a:	f043 0304 	orr.w	r3, r3, #4
 800090e:	4a0f      	ldr	r2, [pc, #60]	; (800094c <FLASH_SetErrorCode+0x9c>)
 8000910:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000912:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <FLASH_SetErrorCode+0x98>)
 8000914:	69db      	ldr	r3, [r3, #28]
 8000916:	4a0c      	ldr	r2, [pc, #48]	; (8000948 <FLASH_SetErrorCode+0x98>)
 8000918:	f023 0301 	bic.w	r3, r3, #1
 800091c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	f240 1201 	movw	r2, #257	; 0x101
 8000924:	4293      	cmp	r3, r2
 8000926:	d106      	bne.n	8000936 <FLASH_SetErrorCode+0x86>
 8000928:	4b07      	ldr	r3, [pc, #28]	; (8000948 <FLASH_SetErrorCode+0x98>)
 800092a:	69db      	ldr	r3, [r3, #28]
 800092c:	4a06      	ldr	r2, [pc, #24]	; (8000948 <FLASH_SetErrorCode+0x98>)
 800092e:	f023 0301 	bic.w	r3, r3, #1
 8000932:	61d3      	str	r3, [r2, #28]
}  
 8000934:	e002      	b.n	800093c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000936:	4a04      	ldr	r2, [pc, #16]	; (8000948 <FLASH_SetErrorCode+0x98>)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	60d3      	str	r3, [r2, #12]
}  
 800093c:	bf00      	nop
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	40022000 	.word	0x40022000
 800094c:	20000038 	.word	0x20000038

08000950 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800095a:	2301      	movs	r3, #1
 800095c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800095e:	2300      	movs	r3, #0
 8000960:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000962:	4b2f      	ldr	r3, [pc, #188]	; (8000a20 <HAL_FLASHEx_Erase+0xd0>)
 8000964:	7e1b      	ldrb	r3, [r3, #24]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d101      	bne.n	800096e <HAL_FLASHEx_Erase+0x1e>
 800096a:	2302      	movs	r3, #2
 800096c:	e053      	b.n	8000a16 <HAL_FLASHEx_Erase+0xc6>
 800096e:	4b2c      	ldr	r3, [pc, #176]	; (8000a20 <HAL_FLASHEx_Erase+0xd0>)
 8000970:	2201      	movs	r2, #1
 8000972:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b02      	cmp	r3, #2
 800097a:	d116      	bne.n	80009aa <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800097c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000980:	f7ff ff50 	bl	8000824 <FLASH_WaitForLastOperation>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d141      	bne.n	8000a0e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800098a:	2001      	movs	r0, #1
 800098c:	f000 f84c 	bl	8000a28 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000990:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000994:	f7ff ff46 	bl	8000824 <FLASH_WaitForLastOperation>
 8000998:	4603      	mov	r3, r0
 800099a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800099c:	4b21      	ldr	r3, [pc, #132]	; (8000a24 <HAL_FLASHEx_Erase+0xd4>)
 800099e:	691b      	ldr	r3, [r3, #16]
 80009a0:	4a20      	ldr	r2, [pc, #128]	; (8000a24 <HAL_FLASHEx_Erase+0xd4>)
 80009a2:	f023 0304 	bic.w	r3, r3, #4
 80009a6:	6113      	str	r3, [r2, #16]
 80009a8:	e031      	b.n	8000a0e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80009aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80009ae:	f7ff ff39 	bl	8000824 <FLASH_WaitForLastOperation>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d12a      	bne.n	8000a0e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	f04f 32ff 	mov.w	r2, #4294967295
 80009be:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	60bb      	str	r3, [r7, #8]
 80009c6:	e019      	b.n	80009fc <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80009c8:	68b8      	ldr	r0, [r7, #8]
 80009ca:	f000 f849 	bl	8000a60 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80009ce:	f24c 3050 	movw	r0, #50000	; 0xc350
 80009d2:	f7ff ff27 	bl	8000824 <FLASH_WaitForLastOperation>
 80009d6:	4603      	mov	r3, r0
 80009d8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80009da:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <HAL_FLASHEx_Erase+0xd4>)
 80009dc:	691b      	ldr	r3, [r3, #16]
 80009de:	4a11      	ldr	r2, [pc, #68]	; (8000a24 <HAL_FLASHEx_Erase+0xd4>)
 80009e0:	f023 0302 	bic.w	r3, r3, #2
 80009e4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80009e6:	7bfb      	ldrb	r3, [r7, #15]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d003      	beq.n	80009f4 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	601a      	str	r2, [r3, #0]
            break;
 80009f2:	e00c      	b.n	8000a0e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80009fa:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	029a      	lsls	r2, r3, #10
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	689b      	ldr	r3, [r3, #8]
 8000a06:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8000a08:	68ba      	ldr	r2, [r7, #8]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d3dc      	bcc.n	80009c8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000a0e:	4b04      	ldr	r3, [pc, #16]	; (8000a20 <HAL_FLASHEx_Erase+0xd0>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	761a      	strb	r2, [r3, #24]

  return status;
 8000a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000038 	.word	0x20000038
 8000a24:	40022000 	.word	0x40022000

08000a28 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000a30:	4b09      	ldr	r3, [pc, #36]	; (8000a58 <FLASH_MassErase+0x30>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000a36:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <FLASH_MassErase+0x34>)
 8000a38:	691b      	ldr	r3, [r3, #16]
 8000a3a:	4a08      	ldr	r2, [pc, #32]	; (8000a5c <FLASH_MassErase+0x34>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000a42:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <FLASH_MassErase+0x34>)
 8000a44:	691b      	ldr	r3, [r3, #16]
 8000a46:	4a05      	ldr	r2, [pc, #20]	; (8000a5c <FLASH_MassErase+0x34>)
 8000a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a4c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bc80      	pop	{r7}
 8000a56:	4770      	bx	lr
 8000a58:	20000038 	.word	0x20000038
 8000a5c:	40022000 	.word	0x40022000

08000a60 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000a68:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <FLASH_PageErase+0x38>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000a6e:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <FLASH_PageErase+0x3c>)
 8000a70:	691b      	ldr	r3, [r3, #16]
 8000a72:	4a0a      	ldr	r2, [pc, #40]	; (8000a9c <FLASH_PageErase+0x3c>)
 8000a74:	f043 0302 	orr.w	r3, r3, #2
 8000a78:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000a7a:	4a08      	ldr	r2, [pc, #32]	; (8000a9c <FLASH_PageErase+0x3c>)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <FLASH_PageErase+0x3c>)
 8000a82:	691b      	ldr	r3, [r3, #16]
 8000a84:	4a05      	ldr	r2, [pc, #20]	; (8000a9c <FLASH_PageErase+0x3c>)
 8000a86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a8a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20000038 	.word	0x20000038
 8000a9c:	40022000 	.word	0x40022000

08000aa0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d101      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e272      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	f000 8087 	beq.w	8000bce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ac0:	4b92      	ldr	r3, [pc, #584]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f003 030c 	and.w	r3, r3, #12
 8000ac8:	2b04      	cmp	r3, #4
 8000aca:	d00c      	beq.n	8000ae6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000acc:	4b8f      	ldr	r3, [pc, #572]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f003 030c 	and.w	r3, r3, #12
 8000ad4:	2b08      	cmp	r3, #8
 8000ad6:	d112      	bne.n	8000afe <HAL_RCC_OscConfig+0x5e>
 8000ad8:	4b8c      	ldr	r3, [pc, #560]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ae4:	d10b      	bne.n	8000afe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae6:	4b89      	ldr	r3, [pc, #548]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d06c      	beq.n	8000bcc <HAL_RCC_OscConfig+0x12c>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d168      	bne.n	8000bcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	e24c      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b06:	d106      	bne.n	8000b16 <HAL_RCC_OscConfig+0x76>
 8000b08:	4b80      	ldr	r3, [pc, #512]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a7f      	ldr	r2, [pc, #508]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b12:	6013      	str	r3, [r2, #0]
 8000b14:	e02e      	b.n	8000b74 <HAL_RCC_OscConfig+0xd4>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d10c      	bne.n	8000b38 <HAL_RCC_OscConfig+0x98>
 8000b1e:	4b7b      	ldr	r3, [pc, #492]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a7a      	ldr	r2, [pc, #488]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b28:	6013      	str	r3, [r2, #0]
 8000b2a:	4b78      	ldr	r3, [pc, #480]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4a77      	ldr	r2, [pc, #476]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b34:	6013      	str	r3, [r2, #0]
 8000b36:	e01d      	b.n	8000b74 <HAL_RCC_OscConfig+0xd4>
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b40:	d10c      	bne.n	8000b5c <HAL_RCC_OscConfig+0xbc>
 8000b42:	4b72      	ldr	r3, [pc, #456]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a71      	ldr	r2, [pc, #452]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b4c:	6013      	str	r3, [r2, #0]
 8000b4e:	4b6f      	ldr	r3, [pc, #444]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a6e      	ldr	r2, [pc, #440]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b58:	6013      	str	r3, [r2, #0]
 8000b5a:	e00b      	b.n	8000b74 <HAL_RCC_OscConfig+0xd4>
 8000b5c:	4b6b      	ldr	r3, [pc, #428]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a6a      	ldr	r2, [pc, #424]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b66:	6013      	str	r3, [r2, #0]
 8000b68:	4b68      	ldr	r3, [pc, #416]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a67      	ldr	r2, [pc, #412]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d013      	beq.n	8000ba4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b7c:	f7ff fc7e 	bl	800047c <HAL_GetTick>
 8000b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b82:	e008      	b.n	8000b96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b84:	f7ff fc7a 	bl	800047c <HAL_GetTick>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	2b64      	cmp	r3, #100	; 0x64
 8000b90:	d901      	bls.n	8000b96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b92:	2303      	movs	r3, #3
 8000b94:	e200      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b96:	4b5d      	ldr	r3, [pc, #372]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d0f0      	beq.n	8000b84 <HAL_RCC_OscConfig+0xe4>
 8000ba2:	e014      	b.n	8000bce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba4:	f7ff fc6a 	bl	800047c <HAL_GetTick>
 8000ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000baa:	e008      	b.n	8000bbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bac:	f7ff fc66 	bl	800047c <HAL_GetTick>
 8000bb0:	4602      	mov	r2, r0
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	1ad3      	subs	r3, r2, r3
 8000bb6:	2b64      	cmp	r3, #100	; 0x64
 8000bb8:	d901      	bls.n	8000bbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	e1ec      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bbe:	4b53      	ldr	r3, [pc, #332]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d1f0      	bne.n	8000bac <HAL_RCC_OscConfig+0x10c>
 8000bca:	e000      	b.n	8000bce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d063      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bda:	4b4c      	ldr	r3, [pc, #304]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000bdc:	685b      	ldr	r3, [r3, #4]
 8000bde:	f003 030c 	and.w	r3, r3, #12
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d00b      	beq.n	8000bfe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000be6:	4b49      	ldr	r3, [pc, #292]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f003 030c 	and.w	r3, r3, #12
 8000bee:	2b08      	cmp	r3, #8
 8000bf0:	d11c      	bne.n	8000c2c <HAL_RCC_OscConfig+0x18c>
 8000bf2:	4b46      	ldr	r3, [pc, #280]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d116      	bne.n	8000c2c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bfe:	4b43      	ldr	r3, [pc, #268]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 0302 	and.w	r3, r3, #2
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d005      	beq.n	8000c16 <HAL_RCC_OscConfig+0x176>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	691b      	ldr	r3, [r3, #16]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d001      	beq.n	8000c16 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e1c0      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c16:	4b3d      	ldr	r3, [pc, #244]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	695b      	ldr	r3, [r3, #20]
 8000c22:	00db      	lsls	r3, r3, #3
 8000c24:	4939      	ldr	r1, [pc, #228]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000c26:	4313      	orrs	r3, r2
 8000c28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c2a:	e03a      	b.n	8000ca2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	691b      	ldr	r3, [r3, #16]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d020      	beq.n	8000c76 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c34:	4b36      	ldr	r3, [pc, #216]	; (8000d10 <HAL_RCC_OscConfig+0x270>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c3a:	f7ff fc1f 	bl	800047c <HAL_GetTick>
 8000c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c40:	e008      	b.n	8000c54 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c42:	f7ff fc1b 	bl	800047c <HAL_GetTick>
 8000c46:	4602      	mov	r2, r0
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d901      	bls.n	8000c54 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c50:	2303      	movs	r3, #3
 8000c52:	e1a1      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c54:	4b2d      	ldr	r3, [pc, #180]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f003 0302 	and.w	r3, r3, #2
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d0f0      	beq.n	8000c42 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c60:	4b2a      	ldr	r3, [pc, #168]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	695b      	ldr	r3, [r3, #20]
 8000c6c:	00db      	lsls	r3, r3, #3
 8000c6e:	4927      	ldr	r1, [pc, #156]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000c70:	4313      	orrs	r3, r2
 8000c72:	600b      	str	r3, [r1, #0]
 8000c74:	e015      	b.n	8000ca2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c76:	4b26      	ldr	r3, [pc, #152]	; (8000d10 <HAL_RCC_OscConfig+0x270>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c7c:	f7ff fbfe 	bl	800047c <HAL_GetTick>
 8000c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c82:	e008      	b.n	8000c96 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c84:	f7ff fbfa 	bl	800047c <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d901      	bls.n	8000c96 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c92:	2303      	movs	r3, #3
 8000c94:	e180      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c96:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d1f0      	bne.n	8000c84 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f003 0308 	and.w	r3, r3, #8
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d03a      	beq.n	8000d24 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d019      	beq.n	8000cea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cb6:	4b17      	ldr	r3, [pc, #92]	; (8000d14 <HAL_RCC_OscConfig+0x274>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cbc:	f7ff fbde 	bl	800047c <HAL_GetTick>
 8000cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cc2:	e008      	b.n	8000cd6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cc4:	f7ff fbda 	bl	800047c <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d901      	bls.n	8000cd6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	e160      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cd6:	4b0d      	ldr	r3, [pc, #52]	; (8000d0c <HAL_RCC_OscConfig+0x26c>)
 8000cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d0f0      	beq.n	8000cc4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	f000 faa6 	bl	8001234 <RCC_Delay>
 8000ce8:	e01c      	b.n	8000d24 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cea:	4b0a      	ldr	r3, [pc, #40]	; (8000d14 <HAL_RCC_OscConfig+0x274>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cf0:	f7ff fbc4 	bl	800047c <HAL_GetTick>
 8000cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cf6:	e00f      	b.n	8000d18 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cf8:	f7ff fbc0 	bl	800047c <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	2b02      	cmp	r3, #2
 8000d04:	d908      	bls.n	8000d18 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d06:	2303      	movs	r3, #3
 8000d08:	e146      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
 8000d0a:	bf00      	nop
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	42420000 	.word	0x42420000
 8000d14:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d18:	4b92      	ldr	r3, [pc, #584]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d1c:	f003 0302 	and.w	r3, r3, #2
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d1e9      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 0304 	and.w	r3, r3, #4
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	f000 80a6 	beq.w	8000e7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d32:	2300      	movs	r3, #0
 8000d34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d36:	4b8b      	ldr	r3, [pc, #556]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000d38:	69db      	ldr	r3, [r3, #28]
 8000d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d10d      	bne.n	8000d5e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d42:	4b88      	ldr	r3, [pc, #544]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000d44:	69db      	ldr	r3, [r3, #28]
 8000d46:	4a87      	ldr	r2, [pc, #540]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d4c:	61d3      	str	r3, [r2, #28]
 8000d4e:	4b85      	ldr	r3, [pc, #532]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d5e:	4b82      	ldr	r3, [pc, #520]	; (8000f68 <HAL_RCC_OscConfig+0x4c8>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d118      	bne.n	8000d9c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d6a:	4b7f      	ldr	r3, [pc, #508]	; (8000f68 <HAL_RCC_OscConfig+0x4c8>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a7e      	ldr	r2, [pc, #504]	; (8000f68 <HAL_RCC_OscConfig+0x4c8>)
 8000d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d76:	f7ff fb81 	bl	800047c <HAL_GetTick>
 8000d7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d7c:	e008      	b.n	8000d90 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d7e:	f7ff fb7d 	bl	800047c <HAL_GetTick>
 8000d82:	4602      	mov	r2, r0
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	2b64      	cmp	r3, #100	; 0x64
 8000d8a:	d901      	bls.n	8000d90 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e103      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d90:	4b75      	ldr	r3, [pc, #468]	; (8000f68 <HAL_RCC_OscConfig+0x4c8>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d0f0      	beq.n	8000d7e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	68db      	ldr	r3, [r3, #12]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d106      	bne.n	8000db2 <HAL_RCC_OscConfig+0x312>
 8000da4:	4b6f      	ldr	r3, [pc, #444]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000da6:	6a1b      	ldr	r3, [r3, #32]
 8000da8:	4a6e      	ldr	r2, [pc, #440]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000daa:	f043 0301 	orr.w	r3, r3, #1
 8000dae:	6213      	str	r3, [r2, #32]
 8000db0:	e02d      	b.n	8000e0e <HAL_RCC_OscConfig+0x36e>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	68db      	ldr	r3, [r3, #12]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d10c      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x334>
 8000dba:	4b6a      	ldr	r3, [pc, #424]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dbc:	6a1b      	ldr	r3, [r3, #32]
 8000dbe:	4a69      	ldr	r2, [pc, #420]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dc0:	f023 0301 	bic.w	r3, r3, #1
 8000dc4:	6213      	str	r3, [r2, #32]
 8000dc6:	4b67      	ldr	r3, [pc, #412]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dc8:	6a1b      	ldr	r3, [r3, #32]
 8000dca:	4a66      	ldr	r2, [pc, #408]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dcc:	f023 0304 	bic.w	r3, r3, #4
 8000dd0:	6213      	str	r3, [r2, #32]
 8000dd2:	e01c      	b.n	8000e0e <HAL_RCC_OscConfig+0x36e>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	2b05      	cmp	r3, #5
 8000dda:	d10c      	bne.n	8000df6 <HAL_RCC_OscConfig+0x356>
 8000ddc:	4b61      	ldr	r3, [pc, #388]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dde:	6a1b      	ldr	r3, [r3, #32]
 8000de0:	4a60      	ldr	r2, [pc, #384]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000de2:	f043 0304 	orr.w	r3, r3, #4
 8000de6:	6213      	str	r3, [r2, #32]
 8000de8:	4b5e      	ldr	r3, [pc, #376]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dea:	6a1b      	ldr	r3, [r3, #32]
 8000dec:	4a5d      	ldr	r2, [pc, #372]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	6213      	str	r3, [r2, #32]
 8000df4:	e00b      	b.n	8000e0e <HAL_RCC_OscConfig+0x36e>
 8000df6:	4b5b      	ldr	r3, [pc, #364]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000df8:	6a1b      	ldr	r3, [r3, #32]
 8000dfa:	4a5a      	ldr	r2, [pc, #360]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000dfc:	f023 0301 	bic.w	r3, r3, #1
 8000e00:	6213      	str	r3, [r2, #32]
 8000e02:	4b58      	ldr	r3, [pc, #352]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000e04:	6a1b      	ldr	r3, [r3, #32]
 8000e06:	4a57      	ldr	r2, [pc, #348]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000e08:	f023 0304 	bic.w	r3, r3, #4
 8000e0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	68db      	ldr	r3, [r3, #12]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d015      	beq.n	8000e42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e16:	f7ff fb31 	bl	800047c <HAL_GetTick>
 8000e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e1c:	e00a      	b.n	8000e34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e1e:	f7ff fb2d 	bl	800047c <HAL_GetTick>
 8000e22:	4602      	mov	r2, r0
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d901      	bls.n	8000e34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e30:	2303      	movs	r3, #3
 8000e32:	e0b1      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e34:	4b4b      	ldr	r3, [pc, #300]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000e36:	6a1b      	ldr	r3, [r3, #32]
 8000e38:	f003 0302 	and.w	r3, r3, #2
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d0ee      	beq.n	8000e1e <HAL_RCC_OscConfig+0x37e>
 8000e40:	e014      	b.n	8000e6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e42:	f7ff fb1b 	bl	800047c <HAL_GetTick>
 8000e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e48:	e00a      	b.n	8000e60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e4a:	f7ff fb17 	bl	800047c <HAL_GetTick>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d901      	bls.n	8000e60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	e09b      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e60:	4b40      	ldr	r3, [pc, #256]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000e62:	6a1b      	ldr	r3, [r3, #32]
 8000e64:	f003 0302 	and.w	r3, r3, #2
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d1ee      	bne.n	8000e4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e6c:	7dfb      	ldrb	r3, [r7, #23]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d105      	bne.n	8000e7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e72:	4b3c      	ldr	r3, [pc, #240]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	4a3b      	ldr	r2, [pc, #236]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000e78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f000 8087 	beq.w	8000f96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e88:	4b36      	ldr	r3, [pc, #216]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f003 030c 	and.w	r3, r3, #12
 8000e90:	2b08      	cmp	r3, #8
 8000e92:	d061      	beq.n	8000f58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d146      	bne.n	8000f2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e9c:	4b33      	ldr	r3, [pc, #204]	; (8000f6c <HAL_RCC_OscConfig+0x4cc>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea2:	f7ff faeb 	bl	800047c <HAL_GetTick>
 8000ea6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea8:	e008      	b.n	8000ebc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eaa:	f7ff fae7 	bl	800047c <HAL_GetTick>
 8000eae:	4602      	mov	r2, r0
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	1ad3      	subs	r3, r2, r3
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d901      	bls.n	8000ebc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	e06d      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ebc:	4b29      	ldr	r3, [pc, #164]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d1f0      	bne.n	8000eaa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6a1b      	ldr	r3, [r3, #32]
 8000ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ed0:	d108      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ed2:	4b24      	ldr	r3, [pc, #144]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	4921      	ldr	r1, [pc, #132]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ee4:	4b1f      	ldr	r3, [pc, #124]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6a19      	ldr	r1, [r3, #32]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef4:	430b      	orrs	r3, r1
 8000ef6:	491b      	ldr	r1, [pc, #108]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000efc:	4b1b      	ldr	r3, [pc, #108]	; (8000f6c <HAL_RCC_OscConfig+0x4cc>)
 8000efe:	2201      	movs	r2, #1
 8000f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f02:	f7ff fabb 	bl	800047c <HAL_GetTick>
 8000f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f08:	e008      	b.n	8000f1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f0a:	f7ff fab7 	bl	800047c <HAL_GetTick>
 8000f0e:	4602      	mov	r2, r0
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d901      	bls.n	8000f1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e03d      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f1c:	4b11      	ldr	r3, [pc, #68]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d0f0      	beq.n	8000f0a <HAL_RCC_OscConfig+0x46a>
 8000f28:	e035      	b.n	8000f96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f2a:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <HAL_RCC_OscConfig+0x4cc>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f30:	f7ff faa4 	bl	800047c <HAL_GetTick>
 8000f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f36:	e008      	b.n	8000f4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f38:	f7ff faa0 	bl	800047c <HAL_GetTick>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d901      	bls.n	8000f4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f46:	2303      	movs	r3, #3
 8000f48:	e026      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <HAL_RCC_OscConfig+0x4c4>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d1f0      	bne.n	8000f38 <HAL_RCC_OscConfig+0x498>
 8000f56:	e01e      	b.n	8000f96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	69db      	ldr	r3, [r3, #28]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d107      	bne.n	8000f70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	e019      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40007000 	.word	0x40007000
 8000f6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f70:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <HAL_RCC_OscConfig+0x500>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d106      	bne.n	8000f92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d001      	beq.n	8000f96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e000      	b.n	8000f98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f96:	2300      	movs	r3, #0
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3718      	adds	r7, #24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d101      	bne.n	8000fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e0d0      	b.n	800115a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fb8:	4b6a      	ldr	r3, [pc, #424]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 0307 	and.w	r3, r3, #7
 8000fc0:	683a      	ldr	r2, [r7, #0]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d910      	bls.n	8000fe8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fc6:	4b67      	ldr	r3, [pc, #412]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	f023 0207 	bic.w	r2, r3, #7
 8000fce:	4965      	ldr	r1, [pc, #404]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fd6:	4b63      	ldr	r3, [pc, #396]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	683a      	ldr	r2, [r7, #0]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d001      	beq.n	8000fe8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e0b8      	b.n	800115a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d020      	beq.n	8001036 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d005      	beq.n	800100c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001000:	4b59      	ldr	r3, [pc, #356]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	4a58      	ldr	r2, [pc, #352]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001006:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800100a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0308 	and.w	r3, r3, #8
 8001014:	2b00      	cmp	r3, #0
 8001016:	d005      	beq.n	8001024 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001018:	4b53      	ldr	r3, [pc, #332]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	4a52      	ldr	r2, [pc, #328]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 800101e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001022:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001024:	4b50      	ldr	r3, [pc, #320]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	494d      	ldr	r1, [pc, #308]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001032:	4313      	orrs	r3, r2
 8001034:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	2b00      	cmp	r3, #0
 8001040:	d040      	beq.n	80010c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d107      	bne.n	800105a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800104a:	4b47      	ldr	r3, [pc, #284]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d115      	bne.n	8001082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001056:	2301      	movs	r3, #1
 8001058:	e07f      	b.n	800115a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b02      	cmp	r3, #2
 8001060:	d107      	bne.n	8001072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001062:	4b41      	ldr	r3, [pc, #260]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d109      	bne.n	8001082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e073      	b.n	800115a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001072:	4b3d      	ldr	r3, [pc, #244]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e06b      	b.n	800115a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001082:	4b39      	ldr	r3, [pc, #228]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f023 0203 	bic.w	r2, r3, #3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	4936      	ldr	r1, [pc, #216]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001090:	4313      	orrs	r3, r2
 8001092:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001094:	f7ff f9f2 	bl	800047c <HAL_GetTick>
 8001098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800109a:	e00a      	b.n	80010b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800109c:	f7ff f9ee 	bl	800047c <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d901      	bls.n	80010b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010ae:	2303      	movs	r3, #3
 80010b0:	e053      	b.n	800115a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010b2:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f003 020c 	and.w	r2, r3, #12
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d1eb      	bne.n	800109c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010c4:	4b27      	ldr	r3, [pc, #156]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f003 0307 	and.w	r3, r3, #7
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d210      	bcs.n	80010f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010d2:	4b24      	ldr	r3, [pc, #144]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f023 0207 	bic.w	r2, r3, #7
 80010da:	4922      	ldr	r1, [pc, #136]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	4313      	orrs	r3, r2
 80010e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e2:	4b20      	ldr	r3, [pc, #128]	; (8001164 <HAL_RCC_ClockConfig+0x1c0>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d001      	beq.n	80010f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e032      	b.n	800115a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0304 	and.w	r3, r3, #4
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d008      	beq.n	8001112 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001100:	4b19      	ldr	r3, [pc, #100]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	4916      	ldr	r1, [pc, #88]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 800110e:	4313      	orrs	r3, r2
 8001110:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0308 	and.w	r3, r3, #8
 800111a:	2b00      	cmp	r3, #0
 800111c:	d009      	beq.n	8001132 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800111e:	4b12      	ldr	r3, [pc, #72]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	691b      	ldr	r3, [r3, #16]
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	490e      	ldr	r1, [pc, #56]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	4313      	orrs	r3, r2
 8001130:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001132:	f000 f821 	bl	8001178 <HAL_RCC_GetSysClockFreq>
 8001136:	4602      	mov	r2, r0
 8001138:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <HAL_RCC_ClockConfig+0x1c4>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	091b      	lsrs	r3, r3, #4
 800113e:	f003 030f 	and.w	r3, r3, #15
 8001142:	490a      	ldr	r1, [pc, #40]	; (800116c <HAL_RCC_ClockConfig+0x1c8>)
 8001144:	5ccb      	ldrb	r3, [r1, r3]
 8001146:	fa22 f303 	lsr.w	r3, r2, r3
 800114a:	4a09      	ldr	r2, [pc, #36]	; (8001170 <HAL_RCC_ClockConfig+0x1cc>)
 800114c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800114e:	4b09      	ldr	r3, [pc, #36]	; (8001174 <HAL_RCC_ClockConfig+0x1d0>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff f950 	bl	80003f8 <HAL_InitTick>

  return HAL_OK;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40022000 	.word	0x40022000
 8001168:	40021000 	.word	0x40021000
 800116c:	080012f0 	.word	0x080012f0
 8001170:	20000000 	.word	0x20000000
 8001174:	20000004 	.word	0x20000004

08001178 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001178:	b490      	push	{r4, r7}
 800117a:	b08a      	sub	sp, #40	; 0x28
 800117c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800117e:	4b29      	ldr	r3, [pc, #164]	; (8001224 <HAL_RCC_GetSysClockFreq+0xac>)
 8001180:	1d3c      	adds	r4, r7, #4
 8001182:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001184:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001188:	f240 2301 	movw	r3, #513	; 0x201
 800118c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]
 8001192:	2300      	movs	r3, #0
 8001194:	61bb      	str	r3, [r7, #24]
 8001196:	2300      	movs	r3, #0
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800119e:	2300      	movs	r3, #0
 80011a0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011a2:	4b21      	ldr	r3, [pc, #132]	; (8001228 <HAL_RCC_GetSysClockFreq+0xb0>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b04      	cmp	r3, #4
 80011b0:	d002      	beq.n	80011b8 <HAL_RCC_GetSysClockFreq+0x40>
 80011b2:	2b08      	cmp	r3, #8
 80011b4:	d003      	beq.n	80011be <HAL_RCC_GetSysClockFreq+0x46>
 80011b6:	e02b      	b.n	8001210 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <HAL_RCC_GetSysClockFreq+0xb4>)
 80011ba:	623b      	str	r3, [r7, #32]
      break;
 80011bc:	e02b      	b.n	8001216 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	0c9b      	lsrs	r3, r3, #18
 80011c2:	f003 030f 	and.w	r3, r3, #15
 80011c6:	3328      	adds	r3, #40	; 0x28
 80011c8:	443b      	add	r3, r7
 80011ca:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80011ce:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d012      	beq.n	8001200 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011da:	4b13      	ldr	r3, [pc, #76]	; (8001228 <HAL_RCC_GetSysClockFreq+0xb0>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	0c5b      	lsrs	r3, r3, #17
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	3328      	adds	r3, #40	; 0x28
 80011e6:	443b      	add	r3, r7
 80011e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80011ec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	4a0e      	ldr	r2, [pc, #56]	; (800122c <HAL_RCC_GetSysClockFreq+0xb4>)
 80011f2:	fb03 f202 	mul.w	r2, r3, r2
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fc:	627b      	str	r3, [r7, #36]	; 0x24
 80011fe:	e004      	b.n	800120a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	4a0b      	ldr	r2, [pc, #44]	; (8001230 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001204:	fb02 f303 	mul.w	r3, r2, r3
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800120a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120c:	623b      	str	r3, [r7, #32]
      break;
 800120e:	e002      	b.n	8001216 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001212:	623b      	str	r3, [r7, #32]
      break;
 8001214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001216:	6a3b      	ldr	r3, [r7, #32]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3728      	adds	r7, #40	; 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bc90      	pop	{r4, r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	080012e0 	.word	0x080012e0
 8001228:	40021000 	.word	0x40021000
 800122c:	007a1200 	.word	0x007a1200
 8001230:	003d0900 	.word	0x003d0900

08001234 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800123c:	4b0a      	ldr	r3, [pc, #40]	; (8001268 <RCC_Delay+0x34>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0a      	ldr	r2, [pc, #40]	; (800126c <RCC_Delay+0x38>)
 8001242:	fba2 2303 	umull	r2, r3, r2, r3
 8001246:	0a5b      	lsrs	r3, r3, #9
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001250:	bf00      	nop
  }
  while (Delay --);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	1e5a      	subs	r2, r3, #1
 8001256:	60fa      	str	r2, [r7, #12]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1f9      	bne.n	8001250 <RCC_Delay+0x1c>
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	20000000 	.word	0x20000000
 800126c:	10624dd3 	.word	0x10624dd3

08001270 <__libc_init_array>:
 8001270:	b570      	push	{r4, r5, r6, lr}
 8001272:	2600      	movs	r6, #0
 8001274:	4d0c      	ldr	r5, [pc, #48]	; (80012a8 <__libc_init_array+0x38>)
 8001276:	4c0d      	ldr	r4, [pc, #52]	; (80012ac <__libc_init_array+0x3c>)
 8001278:	1b64      	subs	r4, r4, r5
 800127a:	10a4      	asrs	r4, r4, #2
 800127c:	42a6      	cmp	r6, r4
 800127e:	d109      	bne.n	8001294 <__libc_init_array+0x24>
 8001280:	f000 f822 	bl	80012c8 <_init>
 8001284:	2600      	movs	r6, #0
 8001286:	4d0a      	ldr	r5, [pc, #40]	; (80012b0 <__libc_init_array+0x40>)
 8001288:	4c0a      	ldr	r4, [pc, #40]	; (80012b4 <__libc_init_array+0x44>)
 800128a:	1b64      	subs	r4, r4, r5
 800128c:	10a4      	asrs	r4, r4, #2
 800128e:	42a6      	cmp	r6, r4
 8001290:	d105      	bne.n	800129e <__libc_init_array+0x2e>
 8001292:	bd70      	pop	{r4, r5, r6, pc}
 8001294:	f855 3b04 	ldr.w	r3, [r5], #4
 8001298:	4798      	blx	r3
 800129a:	3601      	adds	r6, #1
 800129c:	e7ee      	b.n	800127c <__libc_init_array+0xc>
 800129e:	f855 3b04 	ldr.w	r3, [r5], #4
 80012a2:	4798      	blx	r3
 80012a4:	3601      	adds	r6, #1
 80012a6:	e7f2      	b.n	800128e <__libc_init_array+0x1e>
 80012a8:	08001300 	.word	0x08001300
 80012ac:	08001300 	.word	0x08001300
 80012b0:	08001300 	.word	0x08001300
 80012b4:	08001304 	.word	0x08001304

080012b8 <memset>:
 80012b8:	4603      	mov	r3, r0
 80012ba:	4402      	add	r2, r0
 80012bc:	4293      	cmp	r3, r2
 80012be:	d100      	bne.n	80012c2 <memset+0xa>
 80012c0:	4770      	bx	lr
 80012c2:	f803 1b01 	strb.w	r1, [r3], #1
 80012c6:	e7f9      	b.n	80012bc <memset+0x4>

080012c8 <_init>:
 80012c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012ca:	bf00      	nop
 80012cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012ce:	bc08      	pop	{r3}
 80012d0:	469e      	mov	lr, r3
 80012d2:	4770      	bx	lr

080012d4 <_fini>:
 80012d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012d6:	bf00      	nop
 80012d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012da:	bc08      	pop	{r3}
 80012dc:	469e      	mov	lr, r3
 80012de:	4770      	bx	lr
