;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* M1 */
M1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
M1__0__MASK EQU 0x10
M1__0__PC EQU CYREG_PRT0_PC4
M1__0__PORT EQU 0
M1__0__SHIFT EQU 4
M1__AG EQU CYREG_PRT0_AG
M1__AMUX EQU CYREG_PRT0_AMUX
M1__BIE EQU CYREG_PRT0_BIE
M1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
M1__BYP EQU CYREG_PRT0_BYP
M1__CTL EQU CYREG_PRT0_CTL
M1__DM0 EQU CYREG_PRT0_DM0
M1__DM1 EQU CYREG_PRT0_DM1
M1__DM2 EQU CYREG_PRT0_DM2
M1__DR EQU CYREG_PRT0_DR
M1__INP_DIS EQU CYREG_PRT0_INP_DIS
M1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
M1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
M1__LCD_EN EQU CYREG_PRT0_LCD_EN
M1__MASK EQU 0x10
M1__PORT EQU 0
M1__PRT EQU CYREG_PRT0_PRT
M1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
M1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
M1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
M1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
M1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
M1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
M1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
M1__PS EQU CYREG_PRT0_PS
M1__SHIFT EQU 4
M1__SLW EQU CYREG_PRT0_SLW

/* M2 */
M2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
M2__0__MASK EQU 0x20
M2__0__PC EQU CYREG_PRT0_PC5
M2__0__PORT EQU 0
M2__0__SHIFT EQU 5
M2__AG EQU CYREG_PRT0_AG
M2__AMUX EQU CYREG_PRT0_AMUX
M2__BIE EQU CYREG_PRT0_BIE
M2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
M2__BYP EQU CYREG_PRT0_BYP
M2__CTL EQU CYREG_PRT0_CTL
M2__DM0 EQU CYREG_PRT0_DM0
M2__DM1 EQU CYREG_PRT0_DM1
M2__DM2 EQU CYREG_PRT0_DM2
M2__DR EQU CYREG_PRT0_DR
M2__INP_DIS EQU CYREG_PRT0_INP_DIS
M2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
M2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
M2__LCD_EN EQU CYREG_PRT0_LCD_EN
M2__MASK EQU 0x20
M2__PORT EQU 0
M2__PRT EQU CYREG_PRT0_PRT
M2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
M2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
M2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
M2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
M2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
M2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
M2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
M2__PS EQU CYREG_PRT0_PS
M2__SHIFT EQU 5
M2__SLW EQU CYREG_PRT0_SLW

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

/* LED1 */
LED1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED1__0__MASK EQU 0x40
LED1__0__PC EQU CYREG_PRT0_PC6
LED1__0__PORT EQU 0
LED1__0__SHIFT EQU 6
LED1__AG EQU CYREG_PRT0_AG
LED1__AMUX EQU CYREG_PRT0_AMUX
LED1__BIE EQU CYREG_PRT0_BIE
LED1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED1__BYP EQU CYREG_PRT0_BYP
LED1__CTL EQU CYREG_PRT0_CTL
LED1__DM0 EQU CYREG_PRT0_DM0
LED1__DM1 EQU CYREG_PRT0_DM1
LED1__DM2 EQU CYREG_PRT0_DM2
LED1__DR EQU CYREG_PRT0_DR
LED1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED1__MASK EQU 0x40
LED1__PORT EQU 0
LED1__PRT EQU CYREG_PRT0_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED1__PS EQU CYREG_PRT0_PS
LED1__SHIFT EQU 6
LED1__SLW EQU CYREG_PRT0_SLW

/* LED2 */
LED2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED2__0__MASK EQU 0x80
LED2__0__PC EQU CYREG_PRT0_PC7
LED2__0__PORT EQU 0
LED2__0__SHIFT EQU 7
LED2__AG EQU CYREG_PRT0_AG
LED2__AMUX EQU CYREG_PRT0_AMUX
LED2__BIE EQU CYREG_PRT0_BIE
LED2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED2__BYP EQU CYREG_PRT0_BYP
LED2__CTL EQU CYREG_PRT0_CTL
LED2__DM0 EQU CYREG_PRT0_DM0
LED2__DM1 EQU CYREG_PRT0_DM1
LED2__DM2 EQU CYREG_PRT0_DM2
LED2__DR EQU CYREG_PRT0_DR
LED2__INP_DIS EQU CYREG_PRT0_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT0_LCD_EN
LED2__MASK EQU 0x80
LED2__PORT EQU 0
LED2__PRT EQU CYREG_PRT0_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED2__PS EQU CYREG_PRT0_PS
LED2__SHIFT EQU 7
LED2__SLW EQU CYREG_PRT0_SLW

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
LED3__0__MASK EQU 0x04
LED3__0__PC EQU CYREG_PRT1_PC2
LED3__0__PORT EQU 1
LED3__0__SHIFT EQU 2
LED3__AG EQU CYREG_PRT1_AG
LED3__AMUX EQU CYREG_PRT1_AMUX
LED3__BIE EQU CYREG_PRT1_BIE
LED3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED3__BYP EQU CYREG_PRT1_BYP
LED3__CTL EQU CYREG_PRT1_CTL
LED3__DM0 EQU CYREG_PRT1_DM0
LED3__DM1 EQU CYREG_PRT1_DM1
LED3__DM2 EQU CYREG_PRT1_DM2
LED3__DR EQU CYREG_PRT1_DR
LED3__INP_DIS EQU CYREG_PRT1_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT1_LCD_EN
LED3__MASK EQU 0x04
LED3__PORT EQU 1
LED3__PRT EQU CYREG_PRT1_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED3__PS EQU CYREG_PRT1_PS
LED3__SHIFT EQU 2
LED3__SLW EQU CYREG_PRT1_SLW

/* LED4 */
LED4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED4__0__MASK EQU 0x10
LED4__0__PC EQU CYREG_PRT1_PC4
LED4__0__PORT EQU 1
LED4__0__SHIFT EQU 4
LED4__AG EQU CYREG_PRT1_AG
LED4__AMUX EQU CYREG_PRT1_AMUX
LED4__BIE EQU CYREG_PRT1_BIE
LED4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED4__BYP EQU CYREG_PRT1_BYP
LED4__CTL EQU CYREG_PRT1_CTL
LED4__DM0 EQU CYREG_PRT1_DM0
LED4__DM1 EQU CYREG_PRT1_DM1
LED4__DM2 EQU CYREG_PRT1_DM2
LED4__DR EQU CYREG_PRT1_DR
LED4__INP_DIS EQU CYREG_PRT1_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT1_LCD_EN
LED4__MASK EQU 0x10
LED4__PORT EQU 1
LED4__PRT EQU CYREG_PRT1_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED4__PS EQU CYREG_PRT1_PS
LED4__SHIFT EQU 4
LED4__SLW EQU CYREG_PRT1_SLW

/* LED5 */
LED5__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
LED5__0__MASK EQU 0x08
LED5__0__PC EQU CYREG_PRT0_PC3
LED5__0__PORT EQU 0
LED5__0__SHIFT EQU 3
LED5__AG EQU CYREG_PRT0_AG
LED5__AMUX EQU CYREG_PRT0_AMUX
LED5__BIE EQU CYREG_PRT0_BIE
LED5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED5__BYP EQU CYREG_PRT0_BYP
LED5__CTL EQU CYREG_PRT0_CTL
LED5__DM0 EQU CYREG_PRT0_DM0
LED5__DM1 EQU CYREG_PRT0_DM1
LED5__DM2 EQU CYREG_PRT0_DM2
LED5__DR EQU CYREG_PRT0_DR
LED5__INP_DIS EQU CYREG_PRT0_INP_DIS
LED5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED5__LCD_EN EQU CYREG_PRT0_LCD_EN
LED5__MASK EQU 0x08
LED5__PORT EQU 0
LED5__PRT EQU CYREG_PRT0_PRT
LED5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED5__PS EQU CYREG_PRT0_PS
LED5__SHIFT EQU 3
LED5__SLW EQU CYREG_PRT0_SLW

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT0_PC0
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT0_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT0_PC1
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT0_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT0_PC2
Pin_3__0__PORT EQU 0
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT0_AG
Pin_3__AMUX EQU CYREG_PRT0_AMUX
Pin_3__BIE EQU CYREG_PRT0_BIE
Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_3__BYP EQU CYREG_PRT0_BYP
Pin_3__CTL EQU CYREG_PRT0_CTL
Pin_3__DM0 EQU CYREG_PRT0_DM0
Pin_3__DM1 EQU CYREG_PRT0_DM1
Pin_3__DM2 EQU CYREG_PRT0_DM2
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 0
Pin_3__PRT EQU CYREG_PRT0_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT0_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
