#############################
#        YCSB - c         #
#############################
PCM Test Beginning:
===================
[TOTAL_GC_TIME], Time(ms), 68
[TOTAL_GC_TIME_%], Time(%), 0.016999575010624733
[READ], Operations, 6000000
[READ], AverageLatency(us), 48.63646833333333
[READ], MinLatency(us), 5
[READ], MaxLatency(us), 63679
[READ], 95thPercentileLatency(us), 127
[READ], 99thPercentileLatency(us), 178
[READ], Return=OK, 6000000
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.9
[CLEANUP], MinLatency(us), 1
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    67.53 --|
|--            Writes(MB/s):     9.71 --|
|-- Mem Ch  1: Reads (MB/s):    71.50 --|
|--            Writes(MB/s):    13.72 --|
|-- NODE 0 Mem Read (MB/s) :   139.02 --|
|-- NODE 0 Mem Write(MB/s) :    23.43 --|
|-- NODE 0 P. Write (T/s):      62770 --|
|-- NODE 0 Memory (MB/s):      162.45 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        139.02                --|
            |--                System Write Throughput(MB/s):         23.43                --|
            |--               System Memory Throughput(MB/s):        162.45                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.43   0.05    0.72      29 M    145 M    0.80    0.34    0.00    0.01     3024   890136        0     68
   1    0     0.02   0.43   0.04    0.72      29 M    131 M    0.78    0.36    0.00    0.01     2912   430031        0     69
   2    0     0.02   0.46   0.05    0.72      27 M    140 M    0.81    0.43    0.00    0.01     2912   346663        0     69
   3    0     0.02   0.42   0.04    0.72      27 M    121 M    0.77    0.37    0.00    0.01     2912   438013        0     69
   4    0     0.02   0.47   0.04    0.73      30 M    117 M    0.74    0.40    0.00    0.01     2912   162679        0     68
   5    0     0.02   0.45   0.04    0.72      27 M    110 M    0.75    0.40    0.00    0.01     2912   222546        0     67
   6    0     0.02   0.47   0.04    0.72      28 M    112 M    0.75    0.41    0.00    0.01     2856   470631        0     68
   7    0     0.02   0.44   0.04    0.73      28 M    106 M    0.73    0.38    0.00    0.01     2912   382058        0     69
   8    0     0.02   0.45   0.04    0.72      28 M    121 M    0.77    0.41    0.00    0.01     2968   377442        0     70
   9    0     0.02   0.46   0.05    0.72      27 M    126 M    0.79    0.43    0.00    0.01     2968   397243        0     69
  10    0     0.02   0.50   0.04    0.73      27 M    122 M    0.77    0.45    0.00    0.01     2968   243632        0     68
  11    0     0.02   0.42   0.04    0.72      26 M    116 M    0.78    0.38    0.00    0.01     2968   374657        0     68
  12    0     0.02   0.46   0.05    0.72      24 M    133 M    0.81    0.45    0.00    0.01     2968   349552        0     69
  13    0     0.02   0.46   0.05    0.72      23 M    128 M    0.82    0.44    0.00    0.01     2912   488409        0     69
  14    0     0.02   0.45   0.04    0.73      27 M    118 M    0.77    0.37    0.00    0.01     2912   548134        0     68
  15    0     0.02   0.47   0.04    0.73      22 M    110 M    0.80    0.44    0.00    0.01     2912   525385        0     69
  16    0     0.02   0.48   0.04    0.73      27 M    119 M    0.77    0.42    0.00    0.01     2968   425973        0     69
  17    0     0.02   0.48   0.04    0.74      28 M    111 M    0.75    0.38    0.00    0.01     2912   743106        0     69
  18    0     0.02   0.48   0.04    0.73      27 M    115 M    0.76    0.40    0.00    0.01     2968   344853        0     68
  19    0     0.02   0.57   0.03    0.76      26 M    100 M    0.74    0.43    0.00    0.01     2968   210797        0     67
  20    0     0.02   0.47   0.04    0.73      27 M    118 M    0.77    0.39    0.00    0.01     2968   291288        0     68
  21    0     0.01   0.44   0.03    0.74      27 M    105 M    0.74    0.33    0.00    0.01     2968   390324        0     69
  22    0     0.02   0.44   0.03    0.74      27 M    111 M    0.76    0.34    0.00    0.01     2968   369789        0     70
  23    0     0.02   0.47   0.04    0.74      28 M    114 M    0.75    0.41    0.00    0.01     2968   301990        0     69
  24    0     0.02   0.48   0.03    0.75      28 M     99 M    0.71    0.36    0.00    0.01     3024   275251        0     68
  25    0     0.02   0.46   0.04    0.74      26 M    115 M    0.77    0.36    0.00    0.01     3024   228629        0     68
  26    0     0.02   0.48   0.04    0.75      29 M    112 M    0.74    0.40    0.00    0.01     3024   465013        0     69
  27    0     0.02   0.51   0.04    0.75      28 M    116 M    0.75    0.40    0.00    0.01     2968   438764        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.46   0.04    0.73     770 M   3308 M    0.77    0.40    0.00    0.01    82656   11132988        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.46   0.04    0.73     770 M   3308 M    0.77    0.40    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  415 G ; Active cycles:  896 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 5.48 %

 C1 core residency: 33.41 %; C3 core residency: 0.00 %; C6 core residency: 61.10 %; C7 core residency: 0.00 %;
 C0 package residency: 99.93 %; C2 package residency: 0.03 %; C3 package residency: 0.00 %; C6 package residency: 0.04 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00001111111111111111111111111116666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.93 => corresponds to 23.16 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.93 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    55.64     9.38  100 %     9641.19       0.00         206.68
---------------------------------------------------------------------------------------------------------------
[TOTAL_GC_TIME], Time(ms), 59
[TOTAL_GC_TIME_%], Time(%), 0.01474963125921852
[READ], Operations, 6000000
[READ], AverageLatency(us), 46.493149833333334
[READ], MinLatency(us), 5
[READ], MaxLatency(us), 49343
[READ], 95thPercentileLatency(us), 108
[READ], 99thPercentileLatency(us), 175
[READ], Return=OK, 6000000
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.6
[CLEANUP], MinLatency(us), 1
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    52.05 --|
|--            Writes(MB/s):     7.85 --|
|-- Mem Ch  1: Reads (MB/s):    56.03 --|
|--            Writes(MB/s):    11.85 --|
|-- NODE 0 Mem Read (MB/s) :   108.08 --|
|-- NODE 0 Mem Write(MB/s) :    19.69 --|
|-- NODE 0 P. Write (T/s):      62711 --|
|-- NODE 0 Memory (MB/s):      127.78 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        108.08                --|
            |--                System Write Throughput(MB/s):         19.69                --|
            |--               System Memory Throughput(MB/s):        127.78                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.37   0.05    0.70      21 M    156 M    0.86    0.30    0.00    0.01     2632   888359        0     68
   1    0     0.02   0.41   0.05    0.70      20 M    128 M    0.84    0.39    0.00    0.01     2576   428302        0     69
   2    0     0.02   0.43   0.05    0.70      20 M    134 M    0.85    0.41    0.00    0.01     2576   344927        0     69
   3    0     0.02   0.46   0.04    0.71      18 M    114 M    0.83    0.42    0.00    0.01     2576   436337        0     69
   4    0     0.02   0.45   0.04    0.71      20 M     98 M    0.79    0.40    0.00    0.01     2576   160795        0     69
   5    0     0.01   0.46   0.03    0.72      23 M     94 M    0.76    0.38    0.00    0.01     2576   220856        0     68
   6    0     0.01   0.46   0.03    0.73      25 M     85 M    0.70    0.37    0.00    0.01     2576   468936        0     68
   7    0     0.02   0.43   0.04    0.71      21 M    115 M    0.82    0.47    0.00    0.01     2576   380390        0     69
   8    0     0.02   0.42   0.05    0.70      20 M    130 M    0.84    0.41    0.00    0.01     2576   375741        0     70
   9    0     0.02   0.44   0.05    0.70      20 M    135 M    0.85    0.42    0.00    0.01     2576   395529        0     69
  10    0     0.02   0.43   0.04    0.71      21 M    103 M    0.79    0.40    0.00    0.01     2576   241882        0     68
  11    0     0.01   0.43   0.04    0.71      22 M     95 M    0.77    0.39    0.00    0.01     2576   373092        0     69
  12    0     0.02   0.46   0.04    0.71      19 M    102 M    0.81    0.44    0.00    0.01     2576   347974        0     69
  13    0     0.02   0.43   0.05    0.70      16 M    121 M    0.86    0.44    0.00    0.01     2576   486830        0     69
  14    0     0.02   0.44   0.04    0.72      21 M    116 M    0.81    0.37    0.00    0.01     2576   546470        0     68
  15    0     0.02   0.44   0.04    0.72      20 M    115 M    0.82    0.40    0.00    0.01     2576   524018        0     69
  16    0     0.02   0.47   0.04    0.71      20 M    118 M    0.83    0.45    0.00    0.01     2576   423937        0     69
  17    0     0.02   0.47   0.04    0.72      22 M    113 M    0.80    0.41    0.00    0.01     2576   741050        0     69
  18    0     0.01   0.47   0.03    0.74      19 M     84 M    0.77    0.39    0.00    0.01     2576   342864        0     69
  19    0     0.01   0.46   0.03    0.73      19 M     95 M    0.79    0.40    0.00    0.01     2576   208834        0     68
  20    0     0.01   0.45   0.03    0.73      20 M     91 M    0.77    0.37    0.00    0.01     2576   289175        0     68
  21    0     0.02   0.45   0.04    0.72      20 M    112 M    0.82    0.37    0.00    0.01     2576   388432        0     69
  22    0     0.02   0.52   0.04    0.74      25 M    108 M    0.77    0.43    0.00    0.01     2632   367925        0     70
  23    0     0.02   0.43   0.04    0.71      20 M    120 M    0.83    0.39    0.00    0.01     2576   299941        0     69
  24    0     0.01   0.43   0.03    0.72      20 M     99 M    0.79    0.37    0.00    0.01     2632   273115        0     68
  25    0     0.02   0.44   0.04    0.72      19 M    113 M    0.82    0.37    0.00    0.01     2632   226618        0     69
  26    0     0.02   0.44   0.04    0.72      20 M    108 M    0.81    0.37    0.00    0.01     2632   462811        0     69
  27    0     0.02   0.44   0.04    0.72      20 M    117 M    0.82    0.40    0.00    0.01     2632   436581        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.44   0.04    0.71     587 M   3133 M    0.81    0.40    0.00    0.01    72464   11081721        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.44   0.04    0.71     587 M   3133 M    0.81    0.40    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  388 G ; Active cycles:  878 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 5.50 %

 C1 core residency: 33.22 %; C3 core residency: 0.00 %; C6 core residency: 61.28 %; C7 core residency: 0.00 %;
 C0 package residency: 99.94 %; C2 package residency: 0.03 %; C3 package residency: 0.00 %; C6 package residency: 0.03 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00001111111111111111111111111116666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.88 => corresponds to 22.08 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.26     7.88  100 %     9640.51       0.00         206.31
---------------------------------------------------------------------------------------------------------------
[TOTAL_GC_TIME], Time(ms), 55
[TOTAL_GC_TIME_%], Time(%), 0.013749656258593536
[READ], Operations, 6000000
[READ], AverageLatency(us), 62.940527833333334
[READ], MinLatency(us), 5
[READ], MaxLatency(us), 67711
[READ], 95thPercentileLatency(us), 168
[READ], 99thPercentileLatency(us), 230
[READ], Return=OK, 6000000
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 3.2
[CLEANUP], MinLatency(us), 2
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    52.41 --|
|--            Writes(MB/s):     8.00 --|
|-- Mem Ch  1: Reads (MB/s):    56.39 --|
|--            Writes(MB/s):    12.01 --|
|-- NODE 0 Mem Read (MB/s) :   108.80 --|
|-- NODE 0 Mem Write(MB/s) :    20.01 --|
|-- NODE 0 P. Write (T/s):      62714 --|
|-- NODE 0 Memory (MB/s):      128.81 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        108.80                --|
            |--                System Write Throughput(MB/s):         20.01                --|
            |--               System Memory Throughput(MB/s):        128.81                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.42   0.06    0.70      21 M    171 M    0.87    0.37    0.00    0.01     2464   887093        0     69
   1    0     0.02   0.42   0.05    0.70      20 M    146 M    0.86    0.41    0.00    0.01     2072   427032        0     69
   2    0     0.02   0.41   0.05    0.70      20 M    135 M    0.85    0.39    0.00    0.01     2184   343637        0     69
   3    0     0.02   0.45   0.04    0.72      22 M    117 M    0.81    0.40    0.00    0.01     2184   435016        0     69
   4    0     0.02   0.46   0.05    0.71      21 M    127 M    0.83    0.45    0.00    0.01     2184   159561        0     69
   5    0     0.02   0.44   0.04    0.71      21 M    109 M    0.80    0.39    0.00    0.01     2184   219453        0     67
   6    0     0.02   0.41   0.05    0.70      20 M    129 M    0.84    0.40    0.00    0.01     2184   467387        0     68
   7    0     0.02   0.48   0.04    0.72      24 M    110 M    0.78    0.42    0.00    0.01     2184   379117        0     69
   8    0     0.02   0.44   0.05    0.71      20 M    129 M    0.84    0.42    0.00    0.01     2184   374461        0     70
   9    0     0.02   0.43   0.05    0.70      19 M    123 M    0.84    0.42    0.00    0.01     2184   394150        0     69
  10    0     0.02   0.42   0.05    0.70      17 M    119 M    0.86    0.41    0.00    0.01     2184   240502        0     68
  11    0     0.02   0.42   0.05    0.71      20 M    121 M    0.83    0.41    0.00    0.01     2184   371771        0     69
  12    0     0.02   0.45   0.05    0.71      21 M    122 M    0.83    0.44    0.00    0.01     2184   346751        0     69
  13    0     0.02   0.41   0.04    0.71      21 M    115 M    0.82    0.40    0.00    0.01     2184   485734        0     69
  14    0     0.02   0.47   0.04    0.71      16 M    110 M    0.85    0.44    0.00    0.01     2184   545148        0     69
  15    0     0.02   0.45   0.04    0.73      20 M    108 M    0.81    0.47    0.00    0.01     2240   522770        0     69
  16    0     0.01   0.46   0.03    0.74      22 M     92 M    0.76    0.35    0.00    0.01     2240   422380        0     69
  17    0     0.02   0.49   0.04    0.73      24 M    120 M    0.80    0.41    0.00    0.01     2240   739308        1     69
  18    0     0.02   0.45   0.04    0.72      21 M    110 M    0.81    0.40    0.00    0.01     2240   341474        0     69
  19    0     0.01   0.43   0.03    0.73      21 M     88 M    0.76    0.35    0.00    0.01     2352   207410        0     67
  20    0     0.02   0.45   0.04    0.72      21 M    117 M    0.82    0.40    0.00    0.01     2352   287620        0     68
  21    0     0.01   0.45   0.03    0.73      22 M     95 M    0.77    0.37    0.00    0.01     2352   386978        0     69
  22    0     0.02   0.45   0.04    0.72      21 M    108 M    0.81    0.41    0.00    0.01     2352   366073        0     70
  23    0     0.02   0.45   0.04    0.72      21 M    110 M    0.80    0.41    0.00    0.01     2408   298409        0     69
  24    0     0.01   0.44   0.03    0.73      22 M     94 M    0.76    0.36    0.00    0.01     2408   271581        0     68
  25    0     0.02   0.44   0.03    0.72      20 M    103 M    0.80    0.38    0.00    0.01     2408   225142        0     69
  26    0     0.02   0.43   0.04    0.72      20 M    113 M    0.82    0.39    0.00    0.01     2464   461382        0     69
  27    0     0.02   0.43   0.04    0.72      20 M    109 M    0.82    0.38    0.00    0.01     2408   435017        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.44   0.04    0.71     591 M   3265 M    0.82    0.40    0.00    0.01    63392   11042357        1     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.44   0.04    0.71     591 M   3265 M    0.82    0.40    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  403 G ; Active cycles:  921 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 5.75 %

 C1 core residency: 35.43 %; C3 core residency: 0.00 %; C6 core residency: 58.82 %; C7 core residency: 0.00 %;
 C0 package residency: 99.93 %; C2 package residency: 0.03 %; C3 package residency: 0.00 %; C6 package residency: 0.04 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000111111111111111111111111111166666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.88 => corresponds to 21.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    43.55     8.01  100 %     9640.74       0.00         205.99
---------------------------------------------------------------------------------------------------------------
