

================================================================
== Vivado HLS Report for 'poly_S3_mul'
================================================================
* Date:           Sun Aug 23 20:04:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+---------+------+---------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min |   max   |  min |   max   |   Type  |
    +------+---------+------+---------+---------+
    |  6311|  2950511|  6311|  2950511|   none  |
    +------+---------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |  min |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  4206|  2948406| 6 ~ 4206 |          -|          -|      701|    no    |
        | + Loop 1.1  |     0|     2100|         3|          -|          -| 0 ~ 700 |    no    |
        | + Loop 1.2  |     3|     2103|         3|          -|          -| 1 ~ 701 |    no    |
        |- Loop 2     |  2103|     2103|         3|          -|          -|      701|    no    |
        +-------------+------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
	9  / (exitcond2)
3 --> 
	4  / (tmp_184)
	6  / (!tmp_184)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond1)
	2  / (exitcond1)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %1" [poly.c:64]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv = phi i10 [ %indvars_iv_next, %6 ], [ 1, %0 ]" [poly.c:64]   --->   Operation 13 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%k = phi i10 [ %k_3, %6 ], [ 0, %0 ]"   --->   Operation 14 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k_cast5 = zext i10 %k to i11" [poly.c:64]   --->   Operation 15 'zext' 'k_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.43ns)   --->   "%exitcond2 = icmp eq i10 %indvars_iv, -322" [poly.c:64]   --->   Operation 16 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.74ns)   --->   "%k_3 = add i10 %k, 1" [poly.c:64]   --->   Operation 18 'add' 'k_3' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %2" [poly.c:64]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = zext i10 %k to i64" [poly.c:66]   --->   Operation 20 'zext' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_coeffs_addr_13 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp" [poly.c:66]   --->   Operation 21 'getelementptr' 'r_coeffs_addr_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr_13, align 2" [poly.c:66]   --->   Operation 22 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 23 [1/1] (1.74ns)   --->   "%tmp_s = sub i10 -323, %k" [poly.c:67]   --->   Operation 23 'sub' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "br label %3" [poly.c:67]   --->   Operation 24 'br' <Predicate = (!exitcond2)> <Delay = 1.35>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 700" [poly.c:73]   --->   Operation 25 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:72]   --->   Operation 26 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i10 [ 1, %2 ], [ %i_10, %4 ]"   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i to i11" [poly.c:67]   --->   Operation 28 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.43ns)   --->   "%tmp_184 = icmp ult i10 %i, %tmp_s" [poly.c:67]   --->   Operation 29 'icmp' 'tmp_184' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 700, i64 0)"   --->   Operation 30 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_184, label %4, label %.preheader3.preheader" [poly.c:67]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.74ns)   --->   "%tmp_189 = add i11 %k_cast5, %i_cast" [poly.c:68]   --->   Operation 32 'add' 'tmp_189' <Predicate = (tmp_184)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_190 = zext i11 %tmp_189 to i64" [poly.c:68]   --->   Operation 33 'zext' 'tmp_190' <Predicate = (tmp_184)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_190" [poly.c:68]   --->   Operation 34 'getelementptr' 'a_coeffs_addr' <Predicate = (tmp_184)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:68]   --->   Operation 35 'load' 'a_coeffs_load' <Predicate = (tmp_184)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 36 [1/1] (1.74ns)   --->   "%tmp_191 = sub i10 -323, %i" [poly.c:68]   --->   Operation 36 'sub' 'tmp_191' <Predicate = (tmp_184)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_192 = zext i10 %tmp_191 to i64" [poly.c:68]   --->   Operation 37 'zext' 'tmp_192' <Predicate = (tmp_184)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_192" [poly.c:68]   --->   Operation 38 'getelementptr' 'b_coeffs_addr' <Predicate = (tmp_184)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:68]   --->   Operation 39 'load' 'b_coeffs_load' <Predicate = (tmp_184)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%r_coeffs_load_2 = load i16* %r_coeffs_addr_13, align 2" [poly.c:68]   --->   Operation 40 'load' 'r_coeffs_load_2' <Predicate = (tmp_184)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 41 [1/1] (1.74ns)   --->   "%i_10 = add i10 %i, 1" [poly.c:67]   --->   Operation 41 'add' 'i_10' <Predicate = (tmp_184)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.35ns)   --->   "br label %.preheader3" [poly.c:69]   --->   Operation 42 'br' <Predicate = (!tmp_184)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 43 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:68]   --->   Operation 43 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 44 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [poly.c:68]   --->   Operation 44 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 45 [1/2] (2.77ns)   --->   "%r_coeffs_load_2 = load i16* %r_coeffs_addr_13, align 2" [poly.c:68]   --->   Operation 45 'load' 'r_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 5 <SV = 4> <Delay = 9.12>
ST_5 : Operation 46 [1/1] (2.82ns) (grouped into DSP with root node tmp_194)   --->   "%tmp_193 = mul i16 %a_coeffs_load, %b_coeffs_load" [poly.c:68]   --->   Operation 46 'mul' 'tmp_193' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_194 = add i16 %r_coeffs_load_2, %tmp_193" [poly.c:68]   --->   Operation 47 'add' 'tmp_194' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (2.77ns)   --->   "store i16 %tmp_194, i16* %r_coeffs_addr_13, align 2" [poly.c:68]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %3" [poly.c:67]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.52>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ %i_11, %5 ], [ 0, %.preheader3.preheader ]"   --->   Operation 50 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%i_1_cast = zext i10 %i_1 to i11" [poly.c:69]   --->   Operation 51 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.43ns)   --->   "%exitcond1 = icmp eq i10 %i_1, %indvars_iv" [poly.c:69]   --->   Operation 52 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 701, i64 0)"   --->   Operation 53 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.74ns)   --->   "%i_11 = add i10 %i_1, 1" [poly.c:69]   --->   Operation 54 'add' 'i_11' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %5" [poly.c:69]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.74ns)   --->   "%tmp_195 = sub i11 %k_cast5, %i_1_cast" [poly.c:70]   --->   Operation 56 'sub' 'tmp_195' <Predicate = (!exitcond1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_196 = sext i11 %tmp_195 to i64" [poly.c:70]   --->   Operation 57 'sext' 'tmp_196' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%a_coeffs_addr_11 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_196" [poly.c:70]   --->   Operation 58 'getelementptr' 'a_coeffs_addr_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (2.77ns)   --->   "%a_coeffs_load_11 = load i16* %a_coeffs_addr_11, align 2" [poly.c:70]   --->   Operation 59 'load' 'a_coeffs_load_11' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_197 = zext i10 %i_1 to i64" [poly.c:70]   --->   Operation 60 'zext' 'tmp_197' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%b_coeffs_addr_7 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_197" [poly.c:70]   --->   Operation 61 'getelementptr' 'b_coeffs_addr_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (2.77ns)   --->   "%b_coeffs_load_6 = load i16* %b_coeffs_addr_7, align 2" [poly.c:70]   --->   Operation 62 'load' 'b_coeffs_load_6' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 63 [2/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr_13, align 2" [poly.c:70]   --->   Operation 63 'load' 'r_coeffs_load_3' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 64 [1/1] (1.74ns)   --->   "%indvars_iv_next = add i10 %indvars_iv, 1" [poly.c:64]   --->   Operation 64 'add' 'indvars_iv_next' <Predicate = (exitcond1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %1" [poly.c:64]   --->   Operation 65 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.77>
ST_7 : Operation 66 [1/2] (2.77ns)   --->   "%a_coeffs_load_11 = load i16* %a_coeffs_addr_11, align 2" [poly.c:70]   --->   Operation 66 'load' 'a_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 67 [1/2] (2.77ns)   --->   "%b_coeffs_load_6 = load i16* %b_coeffs_addr_7, align 2" [poly.c:70]   --->   Operation 67 'load' 'b_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 68 [1/2] (2.77ns)   --->   "%r_coeffs_load_3 = load i16* %r_coeffs_addr_13, align 2" [poly.c:70]   --->   Operation 68 'load' 'r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 8 <SV = 5> <Delay = 9.12>
ST_8 : Operation 69 [1/1] (2.82ns) (grouped into DSP with root node tmp_199)   --->   "%tmp_198 = mul i16 %a_coeffs_load_11, %b_coeffs_load_6" [poly.c:70]   --->   Operation 69 'mul' 'tmp_198' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 70 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_199 = add i16 %r_coeffs_load_3, %tmp_198" [poly.c:70]   --->   Operation 70 'add' 'tmp_199' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 71 [1/1] (2.77ns)   --->   "store i16 %tmp_199, i16* %r_coeffs_addr_13, align 2" [poly.c:70]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader3" [poly.c:69]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.77>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%k_1 = phi i10 [ %k_2, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %k_1, -323" [poly.c:72]   --->   Operation 74 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 75 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.74ns)   --->   "%k_2 = add i10 %k_1, 1" [poly.c:72]   --->   Operation 76 'add' 'k_2' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %7" [poly.c:72]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_185 = zext i10 %k_1 to i64" [poly.c:73]   --->   Operation 78 'zext' 'tmp_185' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%r_coeffs_addr_14 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_185" [poly.c:73]   --->   Operation 79 'getelementptr' 'r_coeffs_addr_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 80 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_14, align 2" [poly.c:73]   --->   Operation 80 'load' 'r_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 81 [2/2] (2.77ns)   --->   "%r_coeffs_load_1 = load i16* %r_coeffs_addr, align 2" [poly.c:73]   --->   Operation 81 'load' 'r_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [poly.c:74]   --->   Operation 82 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 8.73>
ST_10 : Operation 83 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_14, align 2" [poly.c:73]   --->   Operation 83 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 84 [1/2] (2.77ns)   --->   "%r_coeffs_load_1 = load i16* %r_coeffs_addr, align 2" [poly.c:73]   --->   Operation 84 'load' 'r_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node a_assign)   --->   "%tmp_200 = shl i16 %r_coeffs_load_1, 1" [poly.c:73]   --->   Operation 85 'shl' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_201 = trunc i16 %r_coeffs_load_1 to i7" [poly.c:73]   --->   Operation 86 'trunc' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_173 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_201, i1 false)" [poly.c:73]   --->   Operation 87 'bitconcatenate' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_202 = trunc i16 %r_coeffs_load to i8" [poly.c:73]   --->   Operation 88 'trunc' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_203 = trunc i16 %r_coeffs_load to i4" [poly.c:73]   --->   Operation 89 'trunc' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i16 %r_coeffs_load_1 to i3" [poly.c:73]   --->   Operation 90 'trunc' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_176 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_204, i1 false)" [poly.c:73]   --->   Operation 91 'bitconcatenate' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i16 %r_coeffs_load_1 to i1" [poly.c:73]   --->   Operation 92 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_177 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_209, i1 false)" [poly.c:73]   --->   Operation 93 'bitconcatenate' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_210 = trunc i16 %r_coeffs_load to i2" [poly.c:73]   --->   Operation 94 'trunc' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.84ns) (out node of the LUT)   --->   "%a_assign = add i16 %r_coeffs_load, %tmp_200" [poly.c:73]   --->   Operation 95 'add' 'a_assign' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (1.71ns)   --->   "%a_assign_cast = add i8 %tmp_173, %tmp_202" [poly.c:5->poly.c:73]   --->   Operation 96 'add' 'a_assign_cast' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_186 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_assign, i32 8, i32 15)" [poly.c:10->poly.c:73]   --->   Operation 97 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %tmp_186 to i9" [poly.c:10->poly.c:73]   --->   Operation 98 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i_cast_33 = zext i8 %a_assign_cast to i9" [poly.c:10->poly.c:73]   --->   Operation 99 'zext' 'tmp_i_cast_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.71ns)   --->   "%tmp_205 = add i8 %a_assign_cast, %tmp_186" [poly.c:5->poly.c:73]   --->   Operation 100 'add' 'tmp_205' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.71ns)   --->   "%r = add i9 %tmp_i_cast, %tmp_i_cast_33" [poly.c:10->poly.c:73]   --->   Operation 101 'add' 'r' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_206 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)" [poly.c:11->poly.c:73]   --->   Operation 102 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_261_i_cast = zext i5 %tmp_206 to i6" [poly.c:11->poly.c:73]   --->   Operation 103 'zext' 'tmp_261_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_179 = add i4 %tmp_176, %tmp_203" [poly.c:73]   --->   Operation 104 'add' 'tmp_179' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_180 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_assign, i32 8, i32 11)" [poly.c:73]   --->   Operation 105 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_181 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_assign, i32 8, i32 9)" [poly.c:73]   --->   Operation 106 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (1.20ns)   --->   "%tmp_182 = add i2 %tmp_177, %tmp_210" [poly.c:73]   --->   Operation 107 'add' 'tmp_182' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%fold_i_cast = add i4 %tmp_179, %tmp_180" [poly.c:11->poly.c:73]   --->   Operation 108 'add' 'fold_i_cast' <Predicate = true> <Delay = 2.57> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_262_i_cast = zext i4 %fold_i_cast to i6" [poly.c:11->poly.c:73]   --->   Operation 109 'zext' 'tmp_262_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (1.54ns)   --->   "%r_4 = add i6 %tmp_261_i_cast, %tmp_262_i_cast" [poly.c:11->poly.c:73]   --->   Operation 110 'add' 'r_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_263_i_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_4, i32 2, i32 5)" [poly.c:12->poly.c:73]   --->   Operation 111 'partselect' 'tmp_263_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_183 = add i2 %tmp_182, %tmp_181" [poly.c:73]   --->   Operation 112 'add' 'tmp_183' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_187 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_205, i32 4, i32 5)" [poly.c:5->poly.c:73]   --->   Operation 113 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_i_cast = add i2 %tmp_183, %tmp_187" [poly.c:12->poly.c:73]   --->   Operation 114 'add' 'fold1_i_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_188 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_4, i32 2, i32 3)" [poly.c:13->poly.c:73]   --->   Operation 115 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 7.62>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_264_i_cast = zext i2 %fold1_i_cast to i4" [poly.c:12->poly.c:73]   --->   Operation 116 'zext' 'tmp_264_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.49ns)   --->   "%r_5 = add i4 %tmp_263_i_cast, %tmp_264_i_cast" [poly.c:12->poly.c:73]   --->   Operation 117 'add' 'r_5' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_207 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_5, i32 2, i32 3)" [poly.c:13->poly.c:73]   --->   Operation 118 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_265_i_cast = zext i2 %tmp_207 to i3" [poly.c:13->poly.c:73]   --->   Operation 119 'zext' 'tmp_265_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (1.20ns)   --->   "%fold2_i_cast = add i2 %tmp_188, %fold1_i_cast" [poly.c:13->poly.c:73]   --->   Operation 120 'add' 'fold2_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_266_i_cast = zext i2 %fold2_i_cast to i3" [poly.c:13->poly.c:73]   --->   Operation 121 'zext' 'tmp_266_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (1.20ns)   --->   "%r_6 = add i3 %tmp_265_i_cast, %tmp_266_i_cast" [poly.c:13->poly.c:73]   --->   Operation 122 'add' 'r_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_6" [poly.c:15->poly.c:73]   --->   Operation 123 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->poly.c:73]   --->   Operation 124 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_270_i)   --->   "%c_cast = select i1 %tmp_211, i3 -1, i3 0" [poly.c:16->poly.c:73]   --->   Operation 125 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_270_i)   --->   "%tmp_267_i = and i3 %r_6, %c_cast" [poly.c:18->poly.c:73]   --->   Operation 126 'and' 'tmp_267_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_270_i)   --->   "%tmp_267_i_cast = zext i3 %tmp_267_i to i16" [poly.c:18->poly.c:73]   --->   Operation 127 'zext' 'tmp_267_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_270_i)   --->   "%not_tmp_87_i = xor i1 %tmp_211, true" [poly.c:16->poly.c:73]   --->   Operation 128 'xor' 'not_tmp_87_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_270_i)   --->   "%tmp_268_i_cast_cast = select i1 %not_tmp_87_i, i3 -1, i3 0" [poly.c:18->poly.c:73]   --->   Operation 129 'select' 'tmp_268_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_270_i)   --->   "%tmp_269_i = and i3 %t, %tmp_268_i_cast_cast" [poly.c:18->poly.c:73]   --->   Operation 130 'and' 'tmp_269_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp_270_i)   --->   "%tmp_269_i_cast = sext i3 %tmp_269_i to i16" [poly.c:18->poly.c:73]   --->   Operation 131 'sext' 'tmp_269_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_270_i = xor i16 %tmp_267_i_cast, %tmp_269_i_cast" [poly.c:18->poly.c:73]   --->   Operation 132 'xor' 'tmp_270_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (2.77ns)   --->   "store i16 %tmp_270_i, i16* %r_coeffs_addr_14, align 2" [poly.c:73]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:72]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', poly.c:64) with incoming values : ('indvars_iv_next', poly.c:64) [6]  (1.35 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly.c:64) [7]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_13', poly.c:66) [15]  (0 ns)
	'store' operation (poly.c:66) of constant 0 on array 'r_coeffs' [16]  (2.77 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:67) [20]  (0 ns)
	'add' operation ('tmp_189', poly.c:68) [26]  (1.75 ns)
	'getelementptr' operation ('a_coeffs_addr', poly.c:68) [28]  (0 ns)
	'load' operation ('a_coeffs_load', poly.c:68) on array 'a_coeffs' [29]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', poly.c:68) on array 'a_coeffs' [29]  (2.77 ns)

 <State 5>: 9.12ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('tmp_193', poly.c:68) [34]  (2.82 ns)
	'add' operation of DSP[36] ('tmp_194', poly.c:68) [36]  (3.53 ns)
	'store' operation (poly.c:68) of variable 'tmp_194', poly.c:68 on array 'r_coeffs' [37]  (2.77 ns)

 <State 6>: 4.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:69) [43]  (0 ns)
	'sub' operation ('tmp_195', poly.c:70) [50]  (1.75 ns)
	'getelementptr' operation ('a_coeffs_addr_11', poly.c:70) [52]  (0 ns)
	'load' operation ('a_coeffs_load_11', poly.c:70) on array 'a_coeffs' [53]  (2.77 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_11', poly.c:70) on array 'a_coeffs' [53]  (2.77 ns)

 <State 8>: 9.12ns
The critical path consists of the following:
	'mul' operation of DSP[59] ('tmp_198', poly.c:70) [57]  (2.82 ns)
	'add' operation of DSP[59] ('tmp_199', poly.c:70) [59]  (3.53 ns)
	'store' operation (poly.c:70) of variable 'tmp_199', poly.c:70 on array 'r_coeffs' [60]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly.c:72) [69]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_14', poly.c:73) [76]  (0 ns)
	'load' operation ('r_coeffs_load', poly.c:73) on array 'r_coeffs' [77]  (2.77 ns)

 <State 10>: 8.73ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load', poly.c:73) on array 'r_coeffs' [77]  (2.77 ns)
	'add' operation ('a', poly.c:73) [89]  (1.84 ns)
	'add' operation ('fold_i_cast', poly.c:11->poly.c:73) [102]  (2.57 ns)
	'add' operation ('r', poly.c:11->poly.c:73) [104]  (1.55 ns)

 <State 11>: 7.62ns
The critical path consists of the following:
	'add' operation ('r', poly.c:12->poly.c:73) [110]  (1.49 ns)
	'add' operation ('r', poly.c:13->poly.c:73) [116]  (1.2 ns)
	'add' operation ('t', poly.c:15->poly.c:73) [117]  (1.35 ns)
	'select' operation ('c_cast', poly.c:16->poly.c:73) [119]  (0 ns)
	'and' operation ('tmp_267_i', poly.c:18->poly.c:73) [120]  (0 ns)
	'xor' operation ('tmp_270_i', poly.c:18->poly.c:73) [126]  (0.813 ns)
	'store' operation (poly.c:73) of variable 'tmp_270_i', poly.c:18->poly.c:73 on array 'r_coeffs' [127]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
