# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test.srcs/sources_1/new/FlipFlop.vhd" \
"../../../../test.srcs/sources_1/new/RegisterCell.vhd" \
"../../../../test.srcs/sim_1/new/RegisterCell_tb.vhd" \

# Do not sort compile order
nosort
