Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 31 21:14:46 2023
| Host         : QinOMEN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   345 |
|    Minimum number of control sets                        |   345 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   969 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   345 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |    50 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    69 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     2 |
| >= 16              |   134 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1165 |          356 |
| No           | No                    | Yes                    |              91 |           26 |
| No           | Yes                   | No                     |            1501 |          523 |
| Yes          | No                    | No                     |             887 |          243 |
| Yes          | No                    | Yes                    |              75 |           22 |
| Yes          | Yes                   | No                     |            2456 |          755 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                                             Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                                                       |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_llink_reset_reg                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                  | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                      | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                       |                2 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                   | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_rd_sts_tag_reg0                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                    |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                        |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/E[0]                                                                                                                                                                                                                                       | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrBuffReg0                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/shift_frame                                                                                                                                                                                                                                | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/reset_bit_count                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IsrReg[30]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i                                                                                                                                                                                                                  | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_cmd_reset_reg                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/TFT_CTRL_I/SLAVE_REG_U6/cs_ce_clr                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_pos                                                                                                                                                                                                                                  | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/vsync_rst                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                              | design_1_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                               | design_1_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_llink_busy_reg_2[0]                                                                                                                                                                                                   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/SR[0]                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_fp_cnt0                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                  | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_fp_cnt0                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                  | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_bp_cnt0                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                               | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/p_3_in                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                                               | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_rdc2pcc_cmd_ready                                                                                                                                                                                    | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                                               | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_2_n_0                                                                                                                                                                                                               | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_63clk_count[6]_i_1_n_0                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_bp_cnt0                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clk_count                                                                                                                                                                                                                                  | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/SyncAsyncClk/SR[0]                                                                                                                                                                                                          |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                             | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                             | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[7]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[15]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[31]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_GieReg[23]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[31]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[23]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[23]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[31]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[7]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[15]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[7]_i_1_n_0                                                                                                                                                                                                                    | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg[15]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[15]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_TxDataReg[23]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_p_cnt0                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                          | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                              |                                                                                                                                                                                                                                                                          |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_IerReg[7]_i_1_n_0                                                                                                                                                                                                                     | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                             | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/load_rx_data                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                             | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/trans_cnt_tc_pulse                                                                                                                                                                                                                                   | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_P_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                                                                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/frame[9]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                        |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                        |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/clk_ce_neg                                                                                                                                                                                                                                  | design_1_i/axi_tft_0/U0/TFT_CTRL_I/VSYNC_U3/v_l_cnt0                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_1                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/tc_reg_inv_n_0                                                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/H_bp_cnt_tc_reg_0[0]                                                                                                                                                                                                         |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                     | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                    |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_2_n_0                                                                                                                                                                                                               | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_20us_count[10]_i_1_n_0                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/V_BP_SYNC/E[0]                                                                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                                |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                      |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/sig_m_valid_out_reg[0]                                                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/h_pix_cnt0                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[1][0]                                                                                                          | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                        |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]_0                                                                                                                                                         |                2 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/delay_100us_count[0]_i_2_n_0                                                                                                                                                                                                               | design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/clear                                                                                                                                                                                                                       |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/GET_LINE_SYNC/mn_request_set                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                              | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                        | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 |                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           |                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 |                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                              | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                           |                                                                                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                              | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                           | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                               | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           |                                                                                                                                                                                                                                                                          |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                           |                                                                                                                                                                                                                                                                          |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                     | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                    |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                          | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                          | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                              | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                            |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                              | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                            |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/HSYNC_U2/SR[0]                                                                                                                                                                                                                        |                6 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |                4 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                7 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                          |                6 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                9 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |                9 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |                6 |             20 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/I2C_DONE_SYNC/tft_rst                                                                                                                                                                                                                 |                8 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                6 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                4 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                5 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                          |                7 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                          |                5 |             22 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                 |                8 |             23 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                         |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                            |                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                            |                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                          |                5 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                          |                7 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/I2C_DONE_SYNC/tft_rst                                                                                                                                                                                                                 |                7 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                    |               10 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                               | design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                7 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                    | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |                9 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |                8 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |                7 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                    | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |                6 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/E[0]                                                                                                                                                                                                                     | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/SR[0]                                                                                                                                                                                         |                6 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               10 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                 |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/bus2ip_sreset                                                                                                                                                                                                                                    |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |               10 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |               10 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |               12 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                           |               10 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                             |               11 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                           |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                                                                            | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                      |               20 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_2[0]                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                   |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                7 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_rdwr_reset_reg                                                                                                                                                                                             |               13 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/bus2ip_mreset                                                                                                                                                                                                                                    |                9 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               13 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |               15 |             37 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               10 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               11 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                                          |               10 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                          |               12 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                          |               10 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                          |                9 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_tft_0/U0/TFT_CTRL_I/TFT_ON_MAXI_SYNC/SR[0]                                                                                                                                                                                                                |               12 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                          |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                          |                5 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               11 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               13 |             41 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                                                    |               13 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_xfer_reg12_out                                                                                                                                                                                      | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_addr_reg0                                                                                                                                                                            |               11 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_push_addr_reg1_out                                                                                                                                                                                       | design_1_i/axi_tft_0/U0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                           |               11 |             42 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/a_SrstReg0                                                                                                                                                                                                               |               11 |             43 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               15 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |               17 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                                                                                                   |                                                                                                                                                                                                                                                                          |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               29 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               23 |             83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               21 |             83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               28 |             84 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                                                                                                                                    |               33 |             85 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               71 |            156 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               91 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |              330 |           1099 |
+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


