Determining the location of the ModelSim executable...

Using: D:\environment\IDE\Quartus_18.1.0.625\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Delayff -c Delayff --vector_source="D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/Waveform.vwf" --testbench_file="D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Nov 13 23:00:56 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Delayff -c Delayff --vector_source=D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/Waveform.vwf --testbench_file=D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim/" Delayff -c Delayff

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Nov 13 23:00:57 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim/ Delayff -c Delayff
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Delayff_8_1200mv_85c_slow.vo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Delayff_8_1200mv_0c_slow.vo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Delayff_min_1200mv_0c_fast.vo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Delayff.vo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Delayff_8_1200mv_85c_v_slow.sdo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Delayff_8_1200mv_0c_v_slow.sdo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Delayff_min_1200mv_0c_v_fast.sdo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Delayff_v.sdo in folder "D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4639 megabytes
    Info: Processing ended: Sun Nov 13 23:00:57 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim/Delayff.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/win32aloem/vsim -c -do Delayff.do

Reading D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do Delayff.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:58 on Nov 13,2022
# vlog -work work Delayff.vo 
# -- Compiling module Delayff
# -- Compiling module hard_block
# 
# Top level modules:
# 	Delayff
# End time: 23:00:58 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:00:58 on Nov 13,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Delayff_vlg_vec_tst
# 
# Top level modules:
# 	Delayff_vlg_vec_tst
# End time: 23:00:58 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Delayff_vlg_vec_tst 
# Start time: 23:00:58 on Nov 13,2022
# Loading work.Delayff_vlg_vec_tst
# Loading work.Delayff
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from Delayff_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from Delayff_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Delayff_vlg_vec_tst File: Waveform.vwf.vt
# after#26
# ** Note: $finish    : Waveform.vwf.vt(46)
#    Time: 1 us  Iteration: 0  Instance: /Delayff_vlg_vec_tst
# End time: 23:00:59 on Nov 13,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/Waveform.vwf...

Reading D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim/Delayff.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/code-file/FPGA_TEST/Delay_flip_flop_Verilog/PRJ/simulation/qsim/Delayff_20221113230059.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.