#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Dec  7 13:31:06 2023
# Process ID: 6904
# Current directory: C:/Users/Sami/Documents/vhdl/project_6/project_6.runs/synth_1
# Command line: vivado.exe -log hex_mux_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hex_mux_test.tcl
# Log file: C:/Users/Sami/Documents/vhdl/project_6/project_6.runs/synth_1/hex_mux_test.vds
# Journal file: C:/Users/Sami/Documents/vhdl/project_6/project_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hex_mux_test.tcl -notrace
Command: synth_design -top hex_mux_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 358.637 ; gain = 100.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hex_mux_test' [C:/Users/Sami/Documents/vhdl/project_6/project_6.srcs/sources_1/new/hex_mux_test.vhd:15]
INFO: [Synth 8-638] synthesizing module 'disp_hex_mux' [C:/Users/Sami/Documents/vhdl/project_6/project_6.srcs/sources_1/new/disp_mux.vhd:15]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'sseg_reg' in module 'disp_hex_mux' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/Sami/Documents/vhdl/project_6/project_6.srcs/sources_1/new/disp_mux.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'disp_hex_mux' (1#1) [C:/Users/Sami/Documents/vhdl/project_6/project_6.srcs/sources_1/new/disp_mux.vhd:15]
ERROR: [Synth 8-690] width mismatch in assignment; target has 4 bits, source has 8 bits [C:/Users/Sami/Documents/vhdl/project_6/project_6.srcs/sources_1/new/hex_mux_test.vhd:34]
ERROR: [Synth 8-285] failed synthesizing module 'hex_mux_test' [C:/Users/Sami/Documents/vhdl/project_6/project_6.srcs/sources_1/new/hex_mux_test.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 413.195 ; gain = 154.629
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 13:31:37 2023...
