// Seed: 673268456
module module_0;
  logic [1 : -1] id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_19 = 32'd37,
    parameter id_22 = 32'd26,
    parameter id_23 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20
);
  inout wire id_20;
  module_0 modCall_1 ();
  input wire _id_19;
  input wire id_18;
  output wire id_17;
  inout logic [7:0] id_16;
  inout wire id_15;
  inout wire id_14;
  output logic [7:0] id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output uwire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_21;
  wire _id_22;
  logic [-1 'h0 ==  1 : (  -1 'b0 )] _id_23;
  ;
  logic id_24;
  ;
  assign id_16[1'b0] = id_15;
  assign id_13[1] = 1 | 1 & id_21;
  localparam id_25 = 1;
  assign id_7 = -1;
  wire  id_26;
  wire  id_27;
  logic id_28 = id_27;
  wire [!  id_23 : ~  id_22  #  (  .  id_19  ( "" ==  -1  )  )] id_29, id_30, id_31;
endmodule
