INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Cod_8b10b/Cod_8b10b.srcs/sources_1/new/Cod_8b10b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity En_Cod_8b10b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/imports/Trabajo_Final/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity En_Dec_8b10b
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sources_1/new/Head.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity En_Head
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/GIT/Jaquenod/Trabajo_Final/System_8b10b/System_8b10b.srcs/sim_1/new/Head_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Head_TB
