
---------- Begin Simulation Statistics ----------
final_tick                                13550905500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236241                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704992                       # Number of bytes of host memory used
host_op_rate                                   236909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.33                       # Real time elapsed on the host
host_tick_rate                              320126409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013551                       # Number of seconds simulated
sim_ticks                                 13550905500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.744537                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300293                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304111                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603871                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              292                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716824                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.710181                       # CPI: cycles per instruction
system.cpu.discardedOps                         15344                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169441                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801210                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454463                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12620411                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368979                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         27101811                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14481400                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        54636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        134410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             65                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29285                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33418                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21216                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50491                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29285                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       214186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 214186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14488832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14488832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79776                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79776    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79776                       # Request fanout histogram
system.membus.respLayer1.occupancy          740456000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           422298500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        84451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           50494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            50497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           50497                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           577                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30012                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       241271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                242828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     16837376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16962816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           54692                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4277504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135778                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000943                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030689                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135650     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    128      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135778                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183743000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         201274995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1442500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1064                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1305                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 241                       # number of overall hits
system.l2.overall_hits::.cpu.data                1064                       # number of overall hits
system.l2.overall_hits::total                    1305                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              79445                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79781                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data             79445                       # number of overall misses
system.l2.overall_misses::total                 79781                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28348000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6973893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7002241000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28348000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6973893000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7002241000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            80509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                81086                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           80509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               81086                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.582322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.983906                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.582322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.983906                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84369.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87782.654667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87768.278161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84369.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87782.654667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87768.278161                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33418                       # number of writebacks
system.l2.writebacks::total                     33418                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         79440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        79440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79776                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6179143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6204131500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6179143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6204131500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.582322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.983844                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.582322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.983844                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74369.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77783.780211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77769.398065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74369.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77783.780211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77769.398065                       # average overall mshr miss latency
system.l2.replacements                          54692                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51033                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51033                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51033                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          380                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4609131000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4609131000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         50497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             50497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91286.189618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91286.189618                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4104221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4104221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81286.189618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81286.189618                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28348000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28348000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.582322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.582322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84369.047619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84369.047619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.582322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.582322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74369.047619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74369.047619                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2364762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2364762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30012                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.964747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.964747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81673.067625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81673.067625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28949                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2074922500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2074922500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.964581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.964581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71675.101040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71675.101040                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 19297.215814                       # Cycle average of tags in use
system.l2.tags.total_refs                      161675                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.026028                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.012823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       232.016350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     19055.186641                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.581518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.588904                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         25107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8276                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.766205                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    241486                       # Number of tag accesses
system.l2.tags.data_accesses                   241486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10168320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10211328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4277504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4277504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           79440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        33418                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              33418                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3173810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         750379375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             753553185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3173810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3173810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      315661857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315661857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      315661857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3173810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        750379375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1069215042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     66836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    158880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000765790750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4168                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4168                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              265590                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62712                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33418                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    66836                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4104                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2450222750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  797760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5441822750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15356.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34106.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   147636                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61811                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                66836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    856.609272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   739.331187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.960333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           85      0.50%      0.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1762     10.42%     10.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          485      2.87%     13.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          361      2.13%     15.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          534      3.16%     19.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          321      1.90%     20.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          700      4.14%     25.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          353      2.09%     27.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12311     72.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16912                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.259597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.651142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.965665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4157     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            8      0.19%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4168                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.025812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.318836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4130     99.09%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.02%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      0.38%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.10%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.26%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4168                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10211328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4275648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10211328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4277504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       753.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       315.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    753.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    315.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13546834000                       # Total gap between requests
system.mem_ctrls.avgGap                     119678.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10168320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4275648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3173810.045387741644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 750379375.016673207283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 315524892.414016187191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       158880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        66836                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20689000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5421133750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 315070784500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30787.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34120.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4714087.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             58476600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             31081050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           565059600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          173345760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1069473600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2983812630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2690863680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7572112920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.790180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6945563000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    452400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6152942500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62275080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33099990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           574141680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          175386780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1069473600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3498433710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2257498560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7670309400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.036668                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5815057750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    452400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7283447750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038498                       # number of overall hits
system.cpu.icache.overall_hits::total         1038498                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          577                       # number of overall misses
system.cpu.icache.overall_misses::total           577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32437000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32437000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32437000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32437000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039075                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039075                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039075                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039075                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000555                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000555                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000555                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000555                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56216.637782                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56216.637782                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56216.637782                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56216.637782                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          403                       # number of writebacks
system.cpu.icache.writebacks::total               403                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31860000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31860000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55216.637782                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55216.637782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55216.637782                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55216.637782                       # average overall mshr miss latency
system.cpu.icache.replacements                    403                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039075                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039075                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56216.637782                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56216.637782                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31860000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31860000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55216.637782                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55216.637782                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           162.801326                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1800.823224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   162.801326                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.635943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.635943                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1039652                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1039652                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7041697                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7041697                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7041853                       # number of overall hits
system.cpu.dcache.overall_hits::total         7041853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        99851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       101308                       # number of overall misses
system.cpu.dcache.overall_misses::total        101308                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8716320000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8716320000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8716320000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8716320000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143161                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143161                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013982                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014183                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87293.266968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87293.266968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86037.825246                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86037.825246                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51033                       # number of writebacks
system.cpu.dcache.writebacks::total             51033                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20094                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20094                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        79757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        79757                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        80509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7026820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7026820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7105885000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7105885000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011168                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011271                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011271                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88102.862445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88102.862445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88261.995553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88261.995553                       # average overall mshr miss latency
system.cpu.dcache.replacements                  80253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5656344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5656344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29706                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29706                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2405905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2405905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686050                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80990.540632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80990.540632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2341875500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2341875500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80036.756664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80036.756664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1385353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1385353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6310415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6310415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89962.434956                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89962.434956                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19648                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        50497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        50497                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4684944500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4684944500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92776.689704                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92776.689704                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           156                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1457                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1457                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.903286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.903286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          752                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     79065000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     79065000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.466212                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105139.627660                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105139.627660                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           238.879989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7122438                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.467600                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   238.879989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.933125                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.933125                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28653457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28653457                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13550905500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
