# Design Description

Generic, multi-purpose lfsr FIFO. It is parameterizable and uses generic_memories for memory. This FIFO is fully portable from FPGAs to ASICS.

## Features

- Written in Verilog
- Fully Synthesizable (FPGA & ASIC libraries)
- Parameterized
- Single and Dual Clock

# Directory structure 

    ├── rtl            # RTL Sources
    │   └── verilog    # Verilog Sources
    └── testbench      # Testbench
        └── verilog    # Verilog Sources

# Testbench
Available

# Documentation
Unavailable
