
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/gb3-resources/processor/yscripts/sail.ys' --

1. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at verilog/alu.v:78.2-145.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at verilog/alu.v:147.2-158.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

19. Executing SYNTH_ICE40 pass.

19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

19.2. Executing HIERARCHY pass (managing design hierarchy).

19.2.1. Finding top of design hierarchy..
root of   2 design levels: top                 
root of   0 design levels: sign_mask_gen       
root of   0 design levels: csr_file            
root of   0 design levels: regfile             
root of   0 design levels: data_mem            
root of   0 design levels: instruction_memory  
root of   0 design levels: control             
root of   0 design levels: imm_gen             
root of   0 design levels: branch_predictor    
root of   0 design levels: ForwardingUnit      
root of   0 design levels: branch_decision     
root of   0 design levels: program_counter     
root of   0 design levels: alu                 
root of   0 design levels: mem_wb              
root of   0 design levels: ex_mem              
root of   0 design levels: id_ex               
root of   0 design levels: if_id               
root of   0 design levels: ALUControl          
root of   0 design levels: mux2to1             
root of   1 design levels: cpu                 
root of   0 design levels: adder               
Automatically selected top as design top module.

19.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

19.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removed 0 unused modules.

19.3. Executing PROC pass (convert processes to netlists).

20.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$verilog/register_file.v:0$269'.
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$160'.
Cleaned up 0 empty switches.

20.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/dataMem_mask_gen.v:58$277 in module sign_mask_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$230 in module data_mem.
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$99 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:167$29 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:98$17 in module alu.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$7 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$7 in module ALUControl.
Removed a total of 5 dead cases.

19.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 34 assignments to connections.

20.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$245'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$244'.
  Set init value: \state = 0
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$103'.
  Set init value: \imm = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$101'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$42'.
  Set init value: \outAddr = 0
Found init rule in `\alu.$proc$verilog/alu.v:0$40'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$9'.
  Set init value: \ALUCtl = 7'0000000

19.3.5. Executing PROC_ARST pass (detect async resets in processes).

20.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$toplevel.v:52$281'.
Creating decoders for process `\top.$proc$toplevel.v:51$280'.
Creating decoders for process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
     1/1: $1\mask[2:0]
Creating decoders for process `\csr_file.$proc$verilog/CSR.v:57$271'.
     1/3: $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274
     2/3: $0$memwr$\csr_file$verilog/CSR.v:59$270_DATA[31:0]$273
     3/3: $0$memwr$\csr_file$verilog/CSR.v:59$270_ADDR[11:0]$272
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$248'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$247_DATA[31:0]$250
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$247_ADDR[4:0]$249
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$245'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$244'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$230'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$161_DATA[31:0]$232
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$161_ADDR[31:0]$231
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$229'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$103'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$102'.
     1/1: $1\imm[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$101'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:101$86'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:92$85'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$42'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$41'.
Creating decoders for process `\alu.$proc$verilog/alu.v:0$40'.
Creating decoders for process `\alu.$proc$verilog/alu.v:147$32'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:78$18'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$9'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$8'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]

20.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$281'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$280'.
No latch inferred for signal `\sign_mask_gen.\mask' from process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$99'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:167$29'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:98$17'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$7'.

20.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$270_ADDR' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$270_DATA' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$270_EN' using process `\csr_file.$proc$verilog/CSR.v:57$271'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$247_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$247_DATA' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$247_EN' using process `\regfile.$proc$verilog/register_file.v:95$248'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$161_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$161_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$161_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$230'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$226'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:101$83'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:92$82'.
  created $dff cell `$procdff$882' with negative edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$38'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$15'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$13'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$11'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$9'.
  created $dff cell `$procdff$887' with positive edge clock.

20.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$toplevel.v:52$281'.
Removing empty process `top.$proc$toplevel.v:51$280'.
Found and cleaned up 1 empty switch in `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
Removing empty process `sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$277'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$verilog/CSR.v:57$271'.
Removing empty process `csr_file.$proc$verilog/CSR.v:57$271'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$248'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$248'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$245'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$244'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$230'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$230'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$226'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$226'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$100'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$99'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$99'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$98'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:101$83'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:101$83'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:92$82'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$39'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$38'.
Removing empty process `alu.$proc$verilog/alu.v:0$37'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:167$29'.
Removing empty process `alu.$proc$verilog/alu.v:167$29'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:98$17'.
Removing empty process `alu.$proc$verilog/alu.v:98$17'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$16'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$15'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$14'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$13'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$12'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$11'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$10'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$9'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$8'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$7'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$7'.
Cleaned up 22 empty switches.

19.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module sign_mask_gen.
<suppressed ~1 debug messages>
Optimizing module csr_file.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module data_mem.
<suppressed ~24 debug messages>
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module control.
Optimizing module imm_gen.
Optimizing module branch_predictor.
Optimizing module ForwardingUnit.
<suppressed ~8 debug messages>
Optimizing module branch_decision.
Optimizing module program_counter.
Optimizing module alu.
<suppressed ~3 debug messages>
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module mux2to1.
Optimizing module cpu.
Optimizing module adder.

19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 167 unused wires.
<suppressed ~21 debug messages>

19.6. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
checking module ForwardingUnit..
checking module adder..
checking module alu..
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 0 problems.

19.7. Executing OPT pass (performing simple optimizations).

19.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~9 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~6 debug messages>
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 91 cells.

19.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$746.
    dead port 2/2 on $mux $procmux$748.
    dead port 2/2 on $mux $procmux$762.
    dead port 2/2 on $mux $procmux$801.
    dead port 2/2 on $mux $procmux$764.
    dead port 2/2 on $mux $procmux$812.
    dead port 2/2 on $mux $procmux$826.
    dead port 2/2 on $mux $procmux$777.
    dead port 2/2 on $mux $procmux$737.
    dead port 2/2 on $mux $procmux$842.
    dead port 2/2 on $mux $procmux$785.
    dead port 2/2 on $mux $procmux$787.
Running muxtree optimizer on module \DSPAdd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \DSPSub..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 12 multiplexer ports.
<suppressed ~34 debug messages>

19.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$768: { $procmux$763_CMP $procmux$775_CMP $auto$opt_reduce.cc:134:opt_mux$889 $procmux$772_CMP $procmux$747_CMP $procmux$770_CMP $procmux$769_CMP }
    New ctrl vector for $pmux cell $procmux$820: $auto$opt_reduce.cc:134:opt_mux$891
    New ctrl vector for $pmux cell $procmux$845: { $auto$opt_reduce.cc:134:opt_mux$893 $procmux$843_CMP $procmux$827_CMP $procmux$813_CMP $procmux$788_CMP $procmux$749_CMP $procmux$738_CMP }
    New ctrl vector for $pmux cell $procmux$808: $auto$opt_reduce.cc:134:opt_mux$895
    New ctrl vector for $pmux cell $procmux$792: { $procmux$763_CMP $auto$opt_reduce.cc:134:opt_mux$897 $procmux$772_CMP $procmux$770_CMP $procmux$769_CMP $procmux$775_CMP $procmux$747_CMP }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$718: { $procmux$730_CMP $procmux$728_CMP $procmux$727_CMP $procmux$726_CMP $procmux$725_CMP $procmux$724_CMP $procmux$723_CMP $procmux$722_CMP $procmux$721_CMP $auto$opt_reduce.cc:134:opt_mux$899 $procmux$719_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
    Consolidated identical input bits for $mux cell $procmux$627:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274
      New ports: A=1'0, B=1'1, Y=$0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0]
      New connections: $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [31:1] = { $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] $0$memwr$\csr_file$verilog/CSR.v:59$270_EN[31:0]$274 [0] }
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$639:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0]
      New connections: $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [31:1] = { $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] $0$memwr$\data_block$verilog/data_mem.v:283$161_EN[31:0]$233 [0] }
    New ctrl vector for $pmux cell $procmux$674: { $procmux$649_CMP $procmux$673_CMP $auto$opt_reduce.cc:134:opt_mux$901 }
    New ctrl vector for $pmux cell $procmux$686: { $procmux$649_CMP $auto$opt_reduce.cc:134:opt_mux$903 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$698: { $procmux$704_CMP $procmux$703_CMP $auto$opt_reduce.cc:134:opt_mux$905 $procmux$700_CMP $procmux$699_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$633:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0]
      New connections: $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [31:1] = { $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] $0$memwr$\regfile$verilog/register_file.v:97$247_EN[31:0]$251 [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 12 changes.

19.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 106 unused wires.
<suppressed ~8 debug messages>

19.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.9. Rerunning OPT passes. (Maybe there is more to do..)

19.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

19.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

20.7.16. Finished OPT passes. (There is nothing left to do.)

20.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$733 ($pmux).
Removed top 1 bits (of 2) from port B of cell ALUControl.$procmux$736_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$749_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$759 ($pmux).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$773_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$774_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ALUControl.$procmux$775_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$782 ($pmux).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$788_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$792 ($pmux).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$808 ($mux).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$813_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$820 ($mux).
Removed top 5 bits (of 7) from port B of cell ALUControl.$procmux$827_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$852_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$853_CMP0 ($eq).
Removed top 4 bits (of 7) from wire ALUControl.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$4\ALUCtl[6:0].
Removed top 31 bits (of 32) from mux cell alu.$ternary$verilog/alu.v:123$21 ($mux).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$714_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$715_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell alu.$procmux$716_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$723_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$724_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$725_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$726_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$727_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$728_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$729_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$ternary$verilog/alu.v:123$21_Y.
Removed top 2 address bits (of 12) from memory read port csr_file.$memrd$\csr_file$verilog/CSR.v:61$275 (csr_file).
Removed top 2 address bits (of 12) from memory write port csr_file.$memwr$\csr_file$verilog/CSR.v:0$276 (csr_file).
Removed cell csr_file.$procmux$629 ($mux).
Removed cell csr_file.$procmux$631 ($mux).
Removed top 2 bits (of 12) from FF cell csr_file.$procdff$855 ($dff).
Removed top 31 bits (of 32) from FF cell csr_file.$procdff$857 ($dff).
Removed top 2 bits (of 12) from wire csr_file.$memwr$\csr_file$verilog/CSR.v:59$270_ADDR.
Removed top 22 address bits (of 32) from memory init port data_mem.$meminit$\data_block$verilog/data_mem.v:0$242 (data_block).
Removed top 22 address bits (of 32) from memory read port data_mem.$memrd$\data_block$verilog/data_mem.v:261$237 (data_block).
Removed top 22 address bits (of 32) from memory write port data_mem.$memwr$\data_block$verilog/data_mem.v:0$243 (data_block).
Removed top 18 bits (of 32) from port B of cell data_mem.$eq$verilog/data_mem.v:232$228 ($eq).
Removed top 19 bits (of 32) from port B of cell data_mem.$sub$verilog/data_mem.v:261$238 ($sub).
Removed top 18 bits (of 32) from port Y of cell data_mem.$sub$verilog/data_mem.v:261$238 ($sub).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$640_CMP0 ($eq).
Removed cell data_mem.$procmux$641 ($mux).
Removed cell data_mem.$procmux$643 ($mux).
Removed top 31 bits (of 32) from port B of cell data_mem.$procmux$673_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$676_CMP0 ($eq).
Removed top 18 bits (of 32) from FF cell data_mem.$procdff$877 ($dff).
Removed top 31 bits (of 32) from FF cell data_mem.$procdff$879 ($dff).
Removed top 4 bits (of 14) from FF cell data_mem.$procdff$877 ($dff).
Removed top 4 bits (of 14) from port Y of cell data_mem.$sub$verilog/data_mem.v:261$238 ($sub).
Removed top 12 bits (of 13) from port B of cell data_mem.$sub$verilog/data_mem.v:261$238 ($sub).
Removed top 22 bits (of 32) from wire data_mem.$0$memwr$\data_block$verilog/data_mem.v:283$161_ADDR[31:0]$231.
Removed top 22 bits (of 32) from wire data_mem.$memwr$\data_block$verilog/data_mem.v:283$161_ADDR.
Removed top 22 bits (of 32) from wire data_mem.$sub$verilog/data_mem.v:261$238_Y.
Removed top 1 bits (of 32) from mux cell imm_gen.$procmux$698 ($pmux).
Removed top 3 bits (of 4) from port B of cell imm_gen.$procmux$701_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$702_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$703_CMP0 ($eq).
Removed top 20 address bits (of 32) from memory init port instruction_memory.$meminit$\instruction_memory$verilog/instruction_mem.v:0$159 (instruction_memory).
Removed top 20 address bits (of 32) from memory read port instruction_memory.$memrd$\instruction_memory$verilog/instruction_mem.v:77$157 (instruction_memory).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\regfile$verilog/register_file.v:0$267 (regfile).
Removed cell regfile.$procmux$635 ($mux).
Removed cell regfile.$procmux$637 ($mux).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$862 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$867 ($dff).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:108$257 ($eq).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:109$262 ($eq).
Removed top 27 bits (of 32) from wire regfile.wrAddr_buf.
Removed top 1 bits (of 2) from port B of cell sign_mask_gen.$procmux$625_CMP0 ($eq).

19.9. Executing PEEPOPT pass (run peephole optimizers).

19.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 15 unused wires.
<suppressed ~5 debug messages>

19.11. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$verilog/alu.v:133$23 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$724_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$verilog/alu.v:128$22 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$725_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$verilog/alu.v:138$24 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$723_CMP.
    No candidates found.

19.12. Executing TECHMAP pass (map to technology primitives).

19.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

19.12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~108 debug messages>

19.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~1 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

19.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALUControl:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ForwardingUnit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module adder:
  creating $macc model for $add$verilog/adder.v:53$1 ($add).
  creating $alu model for $macc $add$verilog/adder.v:53$1.
  creating $alu cell for $add$verilog/adder.v:53$1: $auto$alumacc.cc:485:replace_alu$917
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $alu model for $ge$verilog/alu.v:172$34 ($ge): new $alu
  creating $alu model for $ge$verilog/alu.v:174$36 ($ge): new $alu
  creating $alu model for $lt$verilog/alu.v:123$20 ($lt): merged with $ge$verilog/alu.v:172$34.
  creating $alu model for $lt$verilog/alu.v:173$35 ($lt): merged with $ge$verilog/alu.v:174$36.
  creating $alu cell for $ge$verilog/alu.v:174$36, $lt$verilog/alu.v:173$35: $auto$alumacc.cc:485:replace_alu$917
  creating $alu cell for $ge$verilog/alu.v:172$34, $lt$verilog/alu.v:123$20: $auto$alumacc.cc:485:replace_alu$930
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_decision:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_predictor:
  creating $macc model for $add$verilog/branch_predictor.v:108$96 ($add).
  creating $alu model for $macc $add$verilog/branch_predictor.v:108$96.
  creating $alu cell for $add$verilog/branch_predictor.v:108$96: $auto$alumacc.cc:485:replace_alu$945
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module csr_file:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module data_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ex_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_ex:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module if_id:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module imm_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instruction_memory:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mem_wb:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux2to1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module program_counter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module regfile:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sign_mask_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

19.16. Executing OPT pass (performing simple optimizations).

19.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~6 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

19.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

19.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

19.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.9. Rerunning OPT passes. (Maybe there is more to do..)

19.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

19.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.16. Finished OPT passes. (There is nothing left to do.)

19.17. Executing FSM pass (extract and optimize FSM).

19.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking data_mem.state as FSM state register:
    Register has an initialization value.

19.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

19.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

19.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

19.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

19.18. Executing OPT pass (performing simple optimizations).

19.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.18.5. Finished fast OPT passes.

19.19. Executing MEMORY pass.

19.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

20.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\csr_file$verilog/CSR.v:0$276' in module `\csr_file': merged $dff to cell.
Checking cell `$memrd$\csr_file$verilog/CSR.v:61$275' in module `\csr_file': merged data $dff to cell.
Checking cell `$memwr$\data_block$verilog/data_mem.v:0$243' in module `\data_mem': merged $dff to cell.
Checking cell `$memrd$\data_block$verilog/data_mem.v:261$237' in module `\data_mem': merged data $dff with rd enable to cell.
Checking cell `$memrd$\instruction_memory$verilog/instruction_mem.v:77$157' in module `\instruction_memory': no (compatible) $dff found.
Checking cell `$memwr$\regfile$verilog/register_file.v:0$268' in module `\regfile': merged $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:104$255' in module `\regfile': merged data $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:105$256' in module `\regfile': merged data $dff to cell.

20.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 12 unused cells and 16 unused wires.
<suppressed ~15 debug messages>

19.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

19.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\csr_file' in module `\csr_file':
  $memwr$\csr_file$verilog/CSR.v:0$276 ($memwr)
  $memrd$\csr_file$verilog/CSR.v:61$275 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_block' in module `\data_mem':
  $meminit$\data_block$verilog/data_mem.v:0$242 ($meminit)
  $memwr$\data_block$verilog/data_mem.v:0$243 ($memwr)
  $memrd$\data_block$verilog/data_mem.v:261$237 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\instruction_memory' in module `\instruction_memory':
  $meminit$\instruction_memory$verilog/instruction_mem.v:0$162 ($meminit)
  $memrd$\instruction_memory$verilog/instruction_mem.v:77$160 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\regfile' in module `\regfile':
  $meminit$\regfile$verilog/register_file.v:0$267 ($meminit)
  $memwr$\regfile$verilog/register_file.v:0$268 ($memwr)
  $memrd$\regfile$verilog/register_file.v:104$255 ($memrd)
  $memrd$\regfile$verilog/register_file.v:105$256 ($memrd)

19.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing csr_file.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: csr_file.7.0.0
Processing data_mem.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_block.7.0.0
Processing instruction_memory.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing regfile.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: regfile.1.0.1

19.22. Executing TECHMAP pass (map to technology primitives).

19.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

19.22.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e4f15784fc065c367be390b984fbe6340b126ac2\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a99c80e559c975193fa81ff2ab782ce85d03a0cd\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$de935cfcc7d3d0c7a754d22326e6b24c6298401a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$7627acb96638ad4ae5799dd7c9acafbbd2207c65\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d6e20339b535cc5cf01ee4a48876e07cd02fd297\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$af86fbe48465aff5f3fc82ab67eb97f0d601c854\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$859a35e94eb1f337ec388d8aa2ab17b827533c91\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d8f11aadcba4d42acc9e500a03e57b250da99e59\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$12321e54f322c8003940cd5c3a7a0b76fc5bedc4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6d37e172b1945c20d4c8b3c9a8a6e4e66d0fd96a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2b5523a44b4040b28cb9fc1c9c12167544674c5e\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$fc7fd1ca6e8829eee0d2076a2381fc7ffc8cda68\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$fae142527719bbb96be689b8c592b5018c5e21e6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$58ab17c9b6681bf3972e682af2a996786dcbc05e\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1ecf5c05068e97ecb7ca1ff1db9b18a21d706d41\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44426e7546d334b665888683250495344361cd15\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~714 debug messages>

19.23. Executing ICE40_BRAMINIT pass.

19.24. Executing OPT pass (performing simple optimizations).

19.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~4 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
<suppressed ~66 debug messages>
Optimizing module data_mem.
<suppressed ~72 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
<suppressed ~18 debug messages>
Optimizing module sign_mask_gen.
Optimizing module top.

19.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~9 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 491 unused wires.
<suppressed ~7 debug messages>

19.24.5. Finished fast OPT passes.

19.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \instruction_memory in module \instruction_memory:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

19.26. Executing OPT pass (performing simple optimizations).

19.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

19.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    Consolidated identical input bits for $mux cell $procmux$759:
      Old ports: A=3'010, B=3'110, Y=$8\ALUCtl[6:0] [2:0]
      New ports: A=1'0, B=1'1, Y=$8\ALUCtl[6:0] [2]
      New connections: $8\ALUCtl[6:0] [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $procmux$768:
      Old ports: A={ 4'0000 $8\ALUCtl[6:0] [2:0] }, B={ 25'0000101000011100010000000 $6\ALUCtl[6:0] [2:0] 14'00000010000000 }, Y=$7\ALUCtl[6:0]
      New ports: A={ 1'0 $8\ALUCtl[6:0] [2:0] }, B={ 13'0101011110000 $6\ALUCtl[6:0] [2:0] 8'00010000 }, Y=$7\ALUCtl[6:0] [3:0]
      New connections: $7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $procmux$782:
      Old ports: A=3'011, B=3'100, Y=$6\ALUCtl[6:0] [2:0]
      New ports: A=2'01, B=2'10, Y={ $6\ALUCtl[6:0] [2] $6\ALUCtl[6:0] [0] }
      New connections: $6\ALUCtl[6:0] [1] = $6\ALUCtl[6:0] [0]
    Consolidated identical input bits for $mux cell $procmux$808:
      Old ports: A=4'1111, B=4'0010, Y=$4\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$4\ALUCtl[6:0] [0]
      New connections: $4\ALUCtl[6:0] [3:1] = { $4\ALUCtl[6:0] [0] $4\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$820:
      Old ports: A=4'1111, B=4'0010, Y=$3\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$3\ALUCtl[6:0] [0]
      New connections: $3\ALUCtl[6:0] [3:1] = { $3\ALUCtl[6:0] [0] $3\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $pmux cell $procmux$835:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $2\ALUCtl[6:0] [6:4] $2\ALUCtl[6:0] [0] }
      New connections: $2\ALUCtl[6:0] [3:1] = { $2\ALUCtl[6:0] [0] 2'11 }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$211:
      Old ports: A={ 24'000000000000000000000000 \word_buf [15:8] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:8] }, Y=$ternary$verilog/data_mem.v:204$211_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:204$211_Y [8]
      New connections: { $ternary$verilog/data_mem.v:204$211_Y [31:9] $ternary$verilog/data_mem.v:204$211_Y [7:0] } = { $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] $ternary$verilog/data_mem.v:204$211_Y [8] \word_buf [15:8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$213:
      Old ports: A={ 24'000000000000000000000000 \word_buf [7:0] }, B={ \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7:0] }, Y=$ternary$verilog/data_mem.v:204$213_Y
      New ports: A=1'0, B=\word_buf [7], Y=$ternary$verilog/data_mem.v:204$213_Y [8]
      New connections: { $ternary$verilog/data_mem.v:204$213_Y [31:9] $ternary$verilog/data_mem.v:204$213_Y [7:0] } = { $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] $ternary$verilog/data_mem.v:204$213_Y [8] \word_buf [7:0] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$216:
      Old ports: A={ 24'000000000000000000000000 \word_buf [31:24] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:24] }, Y=$ternary$verilog/data_mem.v:205$216_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:205$216_Y [8]
      New connections: { $ternary$verilog/data_mem.v:205$216_Y [31:9] $ternary$verilog/data_mem.v:205$216_Y [7:0] } = { $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] $ternary$verilog/data_mem.v:205$216_Y [8] \word_buf [31:24] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$218:
      Old ports: A={ 24'000000000000000000000000 \word_buf [23:16] }, B={ \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23:16] }, Y=$ternary$verilog/data_mem.v:205$218_Y
      New ports: A=1'0, B=\word_buf [23], Y=$ternary$verilog/data_mem.v:205$218_Y [8]
      New connections: { $ternary$verilog/data_mem.v:205$218_Y [31:9] $ternary$verilog/data_mem.v:205$218_Y [7:0] } = { $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] $ternary$verilog/data_mem.v:205$218_Y [8] \word_buf [23:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$221:
      Old ports: A={ 16'0000000000000000 \word_buf [31:16] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:16] }, Y=$ternary$verilog/data_mem.v:206$221_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:206$221_Y [16]
      New connections: { $ternary$verilog/data_mem.v:206$221_Y [31:17] $ternary$verilog/data_mem.v:206$221_Y [15:0] } = { $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] $ternary$verilog/data_mem.v:206$221_Y [16] \word_buf [31:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$223:
      Old ports: A={ 16'0000000000000000 \word_buf [15:0] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:0] }, Y=$ternary$verilog/data_mem.v:206$223_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:206$223_Y [16]
      New connections: { $ternary$verilog/data_mem.v:206$223_Y [31:17] $ternary$verilog/data_mem.v:206$223_Y [15:0] } = { $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] $ternary$verilog/data_mem.v:206$223_Y [16] \word_buf [15:0] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$214:
      Old ports: A=$ternary$verilog/data_mem.v:204$213_Y, B=$ternary$verilog/data_mem.v:204$211_Y, Y=\out1
      New ports: A={ $ternary$verilog/data_mem.v:204$213_Y [8] \word_buf [7:0] }, B={ $ternary$verilog/data_mem.v:204$211_Y [8] \word_buf [15:8] }, Y=\out1 [8:0]
      New connections: \out1 [31:9] = { \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$219:
      Old ports: A=$ternary$verilog/data_mem.v:205$218_Y, B=$ternary$verilog/data_mem.v:205$216_Y, Y=\out2
      New ports: A={ $ternary$verilog/data_mem.v:205$218_Y [8] \word_buf [23:16] }, B={ $ternary$verilog/data_mem.v:205$216_Y [8] \word_buf [31:24] }, Y=\out2 [8:0]
      New connections: \out2 [31:9] = { \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$224:
      Old ports: A=$ternary$verilog/data_mem.v:206$223_Y, B=$ternary$verilog/data_mem.v:206$221_Y, Y=\out3
      New ports: A={ $ternary$verilog/data_mem.v:206$223_Y [16] \word_buf [15:0] }, B={ $ternary$verilog/data_mem.v:206$221_Y [16] \word_buf [31:16] }, Y=\out3 [16:0]
      New connections: \out3 [31:17] = { \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:209$226:
      Old ports: A=\out1, B=\out2, Y=\out5
      New ports: A=\out1 [8:0], B=\out2 [8:0], Y=\out5 [8:0]
      New connections: \out5 [31:9] = { \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 16 changes.

19.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

20.26.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\instruction_memory[4095]$9228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4094]$9226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4093]$9224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4092]$9222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4091]$9220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4090]$9218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4089]$9216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4088]$9214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4087]$9212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4086]$9210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4085]$9208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4084]$9206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4083]$9204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4082]$9202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4081]$9200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4080]$9198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4079]$9196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4078]$9194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4077]$9192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4076]$9190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4075]$9188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4074]$9186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4073]$9184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4072]$9182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4071]$9180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4070]$9178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4069]$9176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4068]$9174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4067]$9172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4066]$9170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4065]$9168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4064]$9166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4063]$9164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4062]$9162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4061]$9160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4060]$9158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4059]$9156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4058]$9154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4057]$9152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4056]$9150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4055]$9148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4054]$9146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4053]$9144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4052]$9142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4051]$9140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4050]$9138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4049]$9136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4048]$9134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4047]$9132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4046]$9130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4045]$9128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4044]$9126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4043]$9124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4042]$9122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4041]$9120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4040]$9118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4039]$9116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4038]$9114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4037]$9112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4036]$9110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4035]$9108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4034]$9106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4033]$9104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4032]$9102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4031]$9100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4030]$9098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4029]$9096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4028]$9094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4027]$9092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4026]$9090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4025]$9088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4024]$9086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4023]$9084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4022]$9082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4021]$9080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4020]$9078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4019]$9076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4018]$9074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4017]$9072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4016]$9070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4015]$9068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4014]$9066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4013]$9064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4012]$9062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4011]$9060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4010]$9058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4009]$9056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4008]$9054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4007]$9052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4006]$9050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4005]$9048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4004]$9046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4003]$9044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4002]$9042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4001]$9040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4000]$9038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3999]$9036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3998]$9034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3997]$9032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3996]$9030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3995]$9028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3994]$9026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3993]$9024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3992]$9022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3991]$9020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3990]$9018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3989]$9016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3988]$9014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3987]$9012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3986]$9010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3985]$9008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3984]$9006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3983]$9004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3982]$9002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3981]$9000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3980]$8998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3979]$8996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3978]$8994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3977]$8992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3976]$8990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3975]$8988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3974]$8986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3973]$8984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3972]$8982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3971]$8980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3970]$8978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3969]$8976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3968]$8974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3967]$8972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3966]$8970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3965]$8968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3964]$8966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3963]$8964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3962]$8962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3961]$8960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3960]$8958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3959]$8956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3958]$8954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3957]$8952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3956]$8950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3955]$8948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3954]$8946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3953]$8944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3952]$8942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3951]$8940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3950]$8938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3949]$8936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3948]$8934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3947]$8932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3946]$8930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3945]$8928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3944]$8926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3943]$8924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3942]$8922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3941]$8920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3940]$8918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3939]$8916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3938]$8914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3937]$8912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3936]$8910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3935]$8908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3934]$8906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3933]$8904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3932]$8902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3931]$8900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3930]$8898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3929]$8896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3928]$8894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3927]$8892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3926]$8890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3925]$8888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3924]$8886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3923]$8884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3922]$8882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3921]$8880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3920]$8878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3919]$8876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3918]$8874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3917]$8872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3916]$8870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3915]$8868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3914]$8866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3913]$8864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3912]$8862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3911]$8860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3910]$8858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3909]$8856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3908]$8854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3907]$8852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3906]$8850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3905]$8848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3904]$8846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3903]$8844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3902]$8842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3901]$8840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3900]$8838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3899]$8836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3898]$8834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3897]$8832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3896]$8830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3895]$8828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3894]$8826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3893]$8824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3892]$8822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3891]$8820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3890]$8818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3889]$8816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3888]$8814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3887]$8812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3886]$8810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3885]$8808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3884]$8806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3883]$8804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3882]$8802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3881]$8800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3880]$8798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3879]$8796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3878]$8794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3877]$8792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3876]$8790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3875]$8788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3874]$8786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3873]$8784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3872]$8782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3871]$8780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3870]$8778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3869]$8776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3868]$8774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3867]$8772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3866]$8770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3865]$8768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3864]$8766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3863]$8764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3862]$8762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3861]$8760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3860]$8758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3859]$8756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3858]$8754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3857]$8752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3856]$8750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3855]$8748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3854]$8746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3853]$8744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3852]$8742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3851]$8740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3850]$8738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3849]$8736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3848]$8734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3847]$8732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3846]$8730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3845]$8728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3844]$8726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3843]$8724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3842]$8722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3841]$8720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3840]$8718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3839]$8716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3838]$8714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3837]$8712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3836]$8710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3835]$8708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3834]$8706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3833]$8704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3832]$8702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3831]$8700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3830]$8698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3829]$8696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3828]$8694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3827]$8692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3826]$8690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3825]$8688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3824]$8686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3823]$8684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3822]$8682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3821]$8680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3820]$8678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3819]$8676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3818]$8674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3817]$8672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3816]$8670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3815]$8668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3814]$8666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3813]$8664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3812]$8662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3811]$8660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3810]$8658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3809]$8656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3808]$8654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3807]$8652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3806]$8650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3805]$8648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3804]$8646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3803]$8644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3802]$8642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3801]$8640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3800]$8638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3799]$8636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3798]$8634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3797]$8632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3796]$8630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3795]$8628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3794]$8626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3793]$8624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3792]$8622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3791]$8620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3790]$8618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3789]$8616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3788]$8614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3787]$8612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3786]$8610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3785]$8608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3784]$8606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3783]$8604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3782]$8602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3781]$8600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3780]$8598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3779]$8596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3778]$8594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3777]$8592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3776]$8590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3775]$8588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3774]$8586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3773]$8584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3772]$8582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3771]$8580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3770]$8578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3769]$8576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3768]$8574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3767]$8572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3766]$8570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3765]$8568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3764]$8566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3763]$8564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3762]$8562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3761]$8560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3760]$8558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3759]$8556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3758]$8554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3757]$8552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3756]$8550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3755]$8548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3754]$8546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3753]$8544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3752]$8542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3751]$8540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3750]$8538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3749]$8536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3748]$8534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3747]$8532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3746]$8530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3745]$8528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3744]$8526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3743]$8524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3742]$8522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3741]$8520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3740]$8518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3739]$8516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3738]$8514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3737]$8512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3736]$8510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3735]$8508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3734]$8506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3733]$8504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3732]$8502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3731]$8500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3730]$8498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3729]$8496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3728]$8494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3727]$8492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3726]$8490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3725]$8488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3724]$8486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3723]$8484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3722]$8482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3721]$8480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3720]$8478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3719]$8476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3718]$8474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3717]$8472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3716]$8470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3715]$8468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3714]$8466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3713]$8464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3712]$8462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3711]$8460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3710]$8458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3709]$8456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3708]$8454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3707]$8452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3706]$8450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3705]$8448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3704]$8446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3703]$8444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3702]$8442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3701]$8440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3700]$8438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3699]$8436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3698]$8434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3697]$8432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3696]$8430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3695]$8428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3694]$8426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3693]$8424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3692]$8422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3691]$8420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3690]$8418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3689]$8416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3688]$8414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3687]$8412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3686]$8410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3685]$8408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3684]$8406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3683]$8404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3682]$8402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3681]$8400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3680]$8398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3679]$8396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3678]$8394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3677]$8392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3676]$8390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3675]$8388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3674]$8386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3673]$8384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3672]$8382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3671]$8380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3670]$8378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3669]$8376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3668]$8374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3667]$8372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3666]$8370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3665]$8368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3664]$8366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3663]$8364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3662]$8362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3661]$8360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3660]$8358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3659]$8356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3658]$8354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3657]$8352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3656]$8350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3655]$8348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3654]$8346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3653]$8344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3652]$8342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3651]$8340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3650]$8338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3649]$8336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3648]$8334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3647]$8332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3646]$8330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3645]$8328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3644]$8326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3643]$8324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3642]$8322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3641]$8320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3640]$8318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3639]$8316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3638]$8314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3637]$8312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3636]$8310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3635]$8308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3634]$8306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3633]$8304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3632]$8302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3631]$8300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3630]$8298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3629]$8296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3628]$8294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3627]$8292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3626]$8290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3625]$8288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3624]$8286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3623]$8284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3622]$8282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3621]$8280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3620]$8278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3619]$8276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3618]$8274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3617]$8272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3616]$8270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3615]$8268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3614]$8266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3613]$8264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3612]$8262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3611]$8260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3610]$8258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3609]$8256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3608]$8254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3607]$8252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3606]$8250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3605]$8248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3604]$8246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3603]$8244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3602]$8242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3601]$8240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3600]$8238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3599]$8236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3598]$8234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3597]$8232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3596]$8230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3595]$8228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3594]$8226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3593]$8224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3592]$8222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3591]$8220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3590]$8218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3589]$8216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3588]$8214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3587]$8212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3586]$8210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3585]$8208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3584]$8206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3583]$8204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3582]$8202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3581]$8200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3580]$8198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3579]$8196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3578]$8194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3577]$8192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3576]$8190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3575]$8188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3574]$8186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3573]$8184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3572]$8182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3571]$8180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3570]$8178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3569]$8176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3568]$8174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3567]$8172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3566]$8170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3565]$8168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3564]$8166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3563]$8164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3562]$8162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3561]$8160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3560]$8158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3559]$8156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3558]$8154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3557]$8152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3556]$8150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3555]$8148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3554]$8146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3553]$8144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3552]$8142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3551]$8140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3550]$8138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3549]$8136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3548]$8134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3547]$8132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3546]$8130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3545]$8128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3544]$8126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3543]$8124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3542]$8122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3541]$8120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3540]$8118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3539]$8116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3538]$8114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3537]$8112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3536]$8110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3535]$8108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3534]$8106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3533]$8104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3532]$8102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3531]$8100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3530]$8098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3529]$8096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3528]$8094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3527]$8092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3526]$8090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3525]$8088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3524]$8086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3523]$8084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3522]$8082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3521]$8080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3520]$8078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3519]$8076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3518]$8074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3517]$8072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3516]$8070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3515]$8068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3514]$8066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3513]$8064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3512]$8062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3511]$8060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3510]$8058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3509]$8056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3508]$8054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3507]$8052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3506]$8050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3505]$8048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3504]$8046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3503]$8044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3502]$8042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3501]$8040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3500]$8038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3499]$8036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3498]$8034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3497]$8032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3496]$8030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3495]$8028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3494]$8026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3493]$8024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3492]$8022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3491]$8020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3490]$8018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3489]$8016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3488]$8014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3487]$8012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3486]$8010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3485]$8008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3484]$8006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3483]$8004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3482]$8002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3481]$8000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3480]$7998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3479]$7996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3478]$7994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3477]$7992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3476]$7990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3475]$7988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3474]$7986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3473]$7984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3472]$7982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3471]$7980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3470]$7978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3469]$7976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3468]$7974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3467]$7972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3466]$7970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3465]$7968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3464]$7966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3463]$7964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3462]$7962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3461]$7960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3460]$7958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3459]$7956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3458]$7954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3457]$7952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3456]$7950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3455]$7948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3454]$7946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3453]$7944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3452]$7942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3451]$7940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3450]$7938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3449]$7936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3448]$7934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3447]$7932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3446]$7930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3445]$7928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3444]$7926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3443]$7924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3442]$7922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3441]$7920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3440]$7918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3439]$7916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3438]$7914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3437]$7912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3436]$7910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3435]$7908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3434]$7906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3433]$7904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3432]$7902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3431]$7900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3430]$7898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3429]$7896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3428]$7894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3427]$7892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3426]$7890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3425]$7888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3424]$7886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3423]$7884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3422]$7882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3421]$7880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3420]$7878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3419]$7876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3418]$7874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3417]$7872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3416]$7870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3415]$7868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3414]$7866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3413]$7864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3412]$7862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3411]$7860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3410]$7858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3409]$7856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3408]$7854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3407]$7852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3406]$7850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3405]$7848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3404]$7846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3403]$7844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3402]$7842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3401]$7840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3400]$7838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3399]$7836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3398]$7834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3397]$7832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3396]$7830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3395]$7828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3394]$7826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3393]$7824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3392]$7822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3391]$7820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3390]$7818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3389]$7816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3388]$7814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3387]$7812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3386]$7810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3385]$7808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3384]$7806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3383]$7804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3382]$7802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3381]$7800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3380]$7798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3379]$7796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3378]$7794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3377]$7792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3376]$7790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3375]$7788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3374]$7786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3373]$7784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3372]$7782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3371]$7780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3370]$7778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3369]$7776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3368]$7774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3367]$7772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3366]$7770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3365]$7768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3364]$7766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3363]$7764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3362]$7762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3361]$7760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3360]$7758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3359]$7756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3358]$7754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3357]$7752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3356]$7750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3355]$7748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3354]$7746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3353]$7744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3352]$7742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3351]$7740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3350]$7738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3349]$7736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3348]$7734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3347]$7732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3346]$7730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3345]$7728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3344]$7726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3343]$7724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3342]$7722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3341]$7720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3340]$7718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3339]$7716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3338]$7714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3337]$7712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3336]$7710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3335]$7708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3334]$7706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3333]$7704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3332]$7702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3331]$7700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3330]$7698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3329]$7696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3328]$7694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3327]$7692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3326]$7690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3325]$7688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3324]$7686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3323]$7684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3322]$7682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3321]$7680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3320]$7678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3319]$7676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3318]$7674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3317]$7672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3316]$7670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3315]$7668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3314]$7666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3313]$7664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3312]$7662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3311]$7660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3310]$7658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3309]$7656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3308]$7654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3307]$7652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3306]$7650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3305]$7648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3304]$7646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3303]$7644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3302]$7642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3301]$7640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3300]$7638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3299]$7636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3298]$7634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3297]$7632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3296]$7630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3295]$7628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3294]$7626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3293]$7624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3292]$7622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3291]$7620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3290]$7618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3289]$7616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3288]$7614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3287]$7612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3286]$7610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3285]$7608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3284]$7606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3283]$7604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3282]$7602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3281]$7600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3280]$7598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3279]$7596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3278]$7594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3277]$7592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3276]$7590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3275]$7588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3274]$7586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3273]$7584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3272]$7582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3271]$7580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3270]$7578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3269]$7576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3268]$7574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3267]$7572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3266]$7570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3265]$7568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3264]$7566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3263]$7564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3262]$7562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3261]$7560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3260]$7558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3259]$7556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3258]$7554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3257]$7552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3256]$7550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3255]$7548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3254]$7546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3253]$7544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3252]$7542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3251]$7540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3250]$7538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3249]$7536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3248]$7534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3247]$7532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3246]$7530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3245]$7528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3244]$7526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3243]$7524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3242]$7522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3241]$7520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3240]$7518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3239]$7516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3238]$7514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3237]$7512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3236]$7510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3235]$7508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3234]$7506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3233]$7504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3232]$7502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3231]$7500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3230]$7498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3229]$7496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3228]$7494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3227]$7492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3226]$7490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3225]$7488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3224]$7486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3223]$7484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3222]$7482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3221]$7480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3220]$7478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3219]$7476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3218]$7474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3217]$7472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3216]$7470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3215]$7468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3214]$7466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3213]$7464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3212]$7462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3211]$7460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3210]$7458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3209]$7456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3208]$7454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3207]$7452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3206]$7450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3205]$7448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3204]$7446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3203]$7444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3202]$7442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3201]$7440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3200]$7438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3199]$7436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3198]$7434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3197]$7432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3196]$7430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3195]$7428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3194]$7426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3193]$7424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3192]$7422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3191]$7420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3190]$7418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3189]$7416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3188]$7414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3187]$7412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3186]$7410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3185]$7408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3184]$7406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3183]$7404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3182]$7402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3181]$7400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3180]$7398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3179]$7396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3178]$7394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3177]$7392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3176]$7390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3175]$7388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3174]$7386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3173]$7384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3172]$7382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3171]$7380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3170]$7378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3169]$7376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3168]$7374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3167]$7372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3166]$7370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3165]$7368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3164]$7366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3163]$7364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3162]$7362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3161]$7360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3160]$7358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3159]$7356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3158]$7354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3157]$7352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3156]$7350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3155]$7348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3154]$7346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3153]$7344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3152]$7342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3151]$7340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3150]$7338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3149]$7336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3148]$7334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3147]$7332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3146]$7330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3145]$7328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3144]$7326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3143]$7324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3142]$7322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3141]$7320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3140]$7318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3139]$7316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3138]$7314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3137]$7312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3136]$7310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3135]$7308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3134]$7306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3133]$7304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3132]$7302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3131]$7300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3130]$7298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3129]$7296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3128]$7294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3127]$7292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3126]$7290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3125]$7288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3124]$7286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3123]$7284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3122]$7282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3121]$7280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3120]$7278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3119]$7276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3118]$7274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3117]$7272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3116]$7270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3115]$7268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3114]$7266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3113]$7264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3112]$7262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3111]$7260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3110]$7258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3109]$7256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3108]$7254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3107]$7252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3106]$7250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3105]$7248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3104]$7246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3103]$7244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3102]$7242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3101]$7240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3100]$7238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3099]$7236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3098]$7234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3097]$7232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3096]$7230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3095]$7228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3094]$7226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3093]$7224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3092]$7222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3091]$7220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3090]$7218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3089]$7216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3088]$7214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3087]$7212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3086]$7210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3085]$7208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3084]$7206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3083]$7204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3082]$7202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3081]$7200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3080]$7198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3079]$7196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3078]$7194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3077]$7192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3076]$7190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3075]$7188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3074]$7186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3073]$7184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3072]$7182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3071]$7180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3070]$7178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3069]$7176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3068]$7174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3067]$7172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3066]$7170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3065]$7168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3064]$7166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3063]$7164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3062]$7162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3061]$7160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3060]$7158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3059]$7156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3058]$7154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3057]$7152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3056]$7150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3055]$7148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3054]$7146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3053]$7144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3052]$7142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3051]$7140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3050]$7138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3049]$7136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3048]$7134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3047]$7132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3046]$7130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3045]$7128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3044]$7126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3043]$7124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3042]$7122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3041]$7120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3040]$7118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3039]$7116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3038]$7114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3037]$7112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3036]$7110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3035]$7108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3034]$7106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3033]$7104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3032]$7102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3031]$7100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3030]$7098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3029]$7096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3028]$7094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3027]$7092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3026]$7090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3025]$7088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3024]$7086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3023]$7084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3022]$7082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3021]$7080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3020]$7078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3019]$7076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3018]$7074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3017]$7072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3016]$7070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3015]$7068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3014]$7066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3013]$7064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3012]$7062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3011]$7060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3010]$7058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3009]$7056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3008]$7054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3007]$7052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3006]$7050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3005]$7048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3004]$7046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3003]$7044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3002]$7042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3001]$7040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3000]$7038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2999]$7036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2998]$7034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2997]$7032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2996]$7030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2995]$7028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2994]$7026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2993]$7024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2992]$7022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2991]$7020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2990]$7018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2989]$7016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2988]$7014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2987]$7012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2986]$7010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2985]$7008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2984]$7006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2983]$7004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2982]$7002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2981]$7000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2980]$6998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2979]$6996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2978]$6994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2977]$6992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2976]$6990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2975]$6988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2974]$6986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2973]$6984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2972]$6982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2971]$6980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2970]$6978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2969]$6976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2968]$6974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2967]$6972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2966]$6970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2965]$6968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2964]$6966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2963]$6964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2962]$6962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2961]$6960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2960]$6958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2959]$6956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2958]$6954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2957]$6952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2956]$6950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2955]$6948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2954]$6946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2953]$6944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2952]$6942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2951]$6940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2950]$6938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2949]$6936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2948]$6934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2947]$6932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2946]$6930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2945]$6928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2944]$6926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2943]$6924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2942]$6922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2941]$6920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2940]$6918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2939]$6916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2938]$6914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2937]$6912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2936]$6910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2935]$6908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2934]$6906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2933]$6904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2932]$6902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2931]$6900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2930]$6898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2929]$6896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2928]$6894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2927]$6892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2926]$6890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2925]$6888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2924]$6886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2923]$6884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2922]$6882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2921]$6880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2920]$6878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2919]$6876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2918]$6874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2917]$6872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2916]$6870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2915]$6868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2914]$6866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2913]$6864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2912]$6862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2911]$6860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2910]$6858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2909]$6856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2908]$6854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2907]$6852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2906]$6850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2905]$6848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2904]$6846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2903]$6844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2902]$6842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2901]$6840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2900]$6838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2899]$6836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2898]$6834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2897]$6832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2896]$6830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2895]$6828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2894]$6826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2893]$6824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2892]$6822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2891]$6820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2890]$6818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2889]$6816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2888]$6814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2887]$6812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2886]$6810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2885]$6808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2884]$6806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2883]$6804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2882]$6802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2881]$6800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2880]$6798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2879]$6796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2878]$6794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2877]$6792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2876]$6790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2875]$6788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2874]$6786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2873]$6784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2872]$6782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2871]$6780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2870]$6778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2869]$6776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2868]$6774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2867]$6772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2866]$6770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2865]$6768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2864]$6766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2863]$6764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2862]$6762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2861]$6760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2860]$6758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2859]$6756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2858]$6754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2857]$6752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2856]$6750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2855]$6748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2854]$6746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2853]$6744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2852]$6742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2851]$6740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2850]$6738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2849]$6736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2848]$6734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2847]$6732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2846]$6730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2845]$6728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2844]$6726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2843]$6724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2842]$6722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2841]$6720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2840]$6718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2839]$6716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2838]$6714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2837]$6712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2836]$6710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2835]$6708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2834]$6706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2833]$6704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2832]$6702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2831]$6700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2830]$6698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2829]$6696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2828]$6694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2827]$6692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2826]$6690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2825]$6688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2824]$6686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2823]$6684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2822]$6682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2821]$6680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2820]$6678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2819]$6676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2818]$6674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2817]$6672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2816]$6670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2815]$6668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2814]$6666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2813]$6664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2812]$6662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2811]$6660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2810]$6658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2809]$6656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2808]$6654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2807]$6652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2806]$6650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2805]$6648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2804]$6646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2803]$6644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2802]$6642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2801]$6640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2800]$6638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2799]$6636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2798]$6634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2797]$6632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2796]$6630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2795]$6628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2794]$6626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2793]$6624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2792]$6622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2791]$6620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2790]$6618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2789]$6616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2788]$6614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2787]$6612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2786]$6610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2785]$6608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2784]$6606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2783]$6604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2782]$6602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2781]$6600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2780]$6598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2779]$6596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2778]$6594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2777]$6592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2776]$6590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2775]$6588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2774]$6586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2773]$6584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2772]$6582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2771]$6580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2770]$6578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2769]$6576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2768]$6574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2767]$6572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2766]$6570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2765]$6568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2764]$6566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2763]$6564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2762]$6562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2761]$6560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2760]$6558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2759]$6556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2758]$6554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2757]$6552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2756]$6550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2755]$6548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2754]$6546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2753]$6544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2752]$6542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2751]$6540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2750]$6538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2749]$6536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2748]$6534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2747]$6532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2746]$6530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2745]$6528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2744]$6526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2743]$6524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2742]$6522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2741]$6520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2740]$6518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2739]$6516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2738]$6514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2737]$6512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2736]$6510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2735]$6508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2734]$6506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2733]$6504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2732]$6502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2731]$6500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2730]$6498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2729]$6496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2728]$6494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2727]$6492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2726]$6490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2725]$6488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2724]$6486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2723]$6484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2722]$6482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2721]$6480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2720]$6478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2719]$6476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2718]$6474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2717]$6472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2716]$6470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2715]$6468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2714]$6466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2713]$6464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2712]$6462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2711]$6460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2710]$6458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2709]$6456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2708]$6454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2707]$6452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2706]$6450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2705]$6448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2704]$6446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2703]$6444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2702]$6442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2701]$6440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2700]$6438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2699]$6436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2698]$6434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2697]$6432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2696]$6430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2695]$6428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2694]$6426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2693]$6424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2692]$6422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2691]$6420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2690]$6418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2689]$6416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2688]$6414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2687]$6412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2686]$6410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2685]$6408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2684]$6406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2683]$6404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2682]$6402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2681]$6400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2680]$6398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2679]$6396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2678]$6394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2677]$6392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2676]$6390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2675]$6388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2674]$6386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2673]$6384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2672]$6382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2671]$6380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2670]$6378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2669]$6376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2668]$6374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2667]$6372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2666]$6370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2665]$6368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2664]$6366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2663]$6364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2662]$6362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2661]$6360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2660]$6358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2659]$6356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2658]$6354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2657]$6352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2656]$6350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2655]$6348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2654]$6346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2653]$6344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2652]$6342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2651]$6340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2650]$6338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2649]$6336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2648]$6334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2647]$6332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2646]$6330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2645]$6328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2644]$6326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2643]$6324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2642]$6322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2641]$6320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2640]$6318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2639]$6316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2638]$6314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2637]$6312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2636]$6310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2635]$6308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2634]$6306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2633]$6304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2632]$6302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2631]$6300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2630]$6298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2629]$6296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2628]$6294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2627]$6292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2626]$6290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2625]$6288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2624]$6286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2623]$6284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2622]$6282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2621]$6280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2620]$6278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2619]$6276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2618]$6274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2617]$6272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2616]$6270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2615]$6268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2614]$6266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2613]$6264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2612]$6262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2611]$6260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2610]$6258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2609]$6256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2608]$6254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2607]$6252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2606]$6250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2605]$6248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2604]$6246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2603]$6244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2602]$6242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2601]$6240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2600]$6238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2599]$6236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2598]$6234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2597]$6232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2596]$6230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2595]$6228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2594]$6226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2593]$6224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2592]$6222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2591]$6220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2590]$6218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2589]$6216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2588]$6214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2587]$6212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2586]$6210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2585]$6208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2584]$6206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2583]$6204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2582]$6202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2581]$6200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2580]$6198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2579]$6196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2578]$6194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2577]$6192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2576]$6190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2575]$6188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2574]$6186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2573]$6184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2572]$6182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2571]$6180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2570]$6178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2569]$6176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2568]$6174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2567]$6172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2566]$6170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2565]$6168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2564]$6166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2563]$6164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2562]$6162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2561]$6160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2560]$6158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2559]$6156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2558]$6154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2557]$6152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2556]$6150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2555]$6148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2554]$6146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2553]$6144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2552]$6142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2551]$6140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2550]$6138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2549]$6136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2548]$6134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2547]$6132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2546]$6130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2545]$6128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2544]$6126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2543]$6124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2542]$6122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2541]$6120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2540]$6118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2539]$6116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2538]$6114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2537]$6112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2536]$6110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2535]$6108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2534]$6106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2533]$6104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2532]$6102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2531]$6100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2530]$6098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2529]$6096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2528]$6094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2527]$6092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2526]$6090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2525]$6088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2524]$6086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2523]$6084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2522]$6082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2521]$6080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2520]$6078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2519]$6076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2518]$6074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2517]$6072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2516]$6070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2515]$6068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2514]$6066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2513]$6064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2512]$6062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2511]$6060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2510]$6058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2509]$6056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2508]$6054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2507]$6052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2506]$6050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2505]$6048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2504]$6046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2503]$6044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2502]$6042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2501]$6040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2500]$6038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2499]$6036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2498]$6034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2497]$6032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2496]$6030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2495]$6028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2494]$6026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2493]$6024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2492]$6022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2491]$6020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2490]$6018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2489]$6016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2488]$6014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2487]$6012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2486]$6010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2485]$6008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2484]$6006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2483]$6004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2482]$6002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2481]$6000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2480]$5998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2479]$5996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2478]$5994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2477]$5992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2476]$5990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2475]$5988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2474]$5986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2473]$5984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2472]$5982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2471]$5980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2470]$5978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2469]$5976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2468]$5974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2467]$5972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2466]$5970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2465]$5968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2464]$5966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2463]$5964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2462]$5962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2461]$5960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2460]$5958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2459]$5956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2458]$5954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2457]$5952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2456]$5950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2455]$5948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2454]$5946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2453]$5944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2452]$5942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2451]$5940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2450]$5938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2449]$5936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2448]$5934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2447]$5932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2446]$5930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2445]$5928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2444]$5926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2443]$5924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2442]$5922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2441]$5920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2440]$5918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2439]$5916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2438]$5914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2437]$5912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2436]$5910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2435]$5908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2434]$5906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2433]$5904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2432]$5902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2431]$5900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2430]$5898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2429]$5896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2428]$5894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2427]$5892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2426]$5890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2425]$5888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2424]$5886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2423]$5884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2422]$5882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2421]$5880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2420]$5878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2419]$5876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2418]$5874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2417]$5872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2416]$5870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2415]$5868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2414]$5866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2413]$5864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2412]$5862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2411]$5860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2410]$5858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2409]$5856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2408]$5854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2407]$5852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2406]$5850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2405]$5848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2404]$5846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2403]$5844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2402]$5842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2401]$5840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2400]$5838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2399]$5836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2398]$5834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2397]$5832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2396]$5830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2395]$5828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2394]$5826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2393]$5824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2392]$5822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2391]$5820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2390]$5818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2389]$5816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2388]$5814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2387]$5812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2386]$5810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2385]$5808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2384]$5806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2383]$5804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2382]$5802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2381]$5800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2380]$5798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2379]$5796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2378]$5794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2377]$5792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2376]$5790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2375]$5788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2374]$5786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2373]$5784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2372]$5782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2371]$5780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2370]$5778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2369]$5776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2368]$5774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2367]$5772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2366]$5770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2365]$5768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2364]$5766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2363]$5764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2362]$5762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2361]$5760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2360]$5758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2359]$5756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2358]$5754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2357]$5752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2356]$5750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2355]$5748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2354]$5746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2353]$5744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2352]$5742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2351]$5740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2350]$5738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2349]$5736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2348]$5734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2347]$5732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2346]$5730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2345]$5728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2344]$5726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2343]$5724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2342]$5722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2341]$5720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2340]$5718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2339]$5716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2338]$5714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2337]$5712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2336]$5710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2335]$5708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2334]$5706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2333]$5704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2332]$5702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2331]$5700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2330]$5698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2329]$5696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2328]$5694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2327]$5692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2326]$5690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2325]$5688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2324]$5686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2323]$5684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2322]$5682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2321]$5680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2320]$5678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2319]$5676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2318]$5674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2317]$5672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2316]$5670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2315]$5668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2314]$5666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2313]$5664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2312]$5662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2311]$5660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2310]$5658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2309]$5656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2308]$5654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2307]$5652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2306]$5650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2305]$5648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2304]$5646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2303]$5644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2302]$5642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2301]$5640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2300]$5638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2299]$5636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2298]$5634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2297]$5632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2296]$5630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2295]$5628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2294]$5626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2293]$5624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2292]$5622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2291]$5620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2290]$5618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2289]$5616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2288]$5614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2287]$5612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2286]$5610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2285]$5608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2284]$5606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2283]$5604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2282]$5602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2281]$5600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2280]$5598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2279]$5596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2278]$5594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2277]$5592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2276]$5590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2275]$5588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2274]$5586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2273]$5584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2272]$5582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2271]$5580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2270]$5578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2269]$5576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2268]$5574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2267]$5572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2266]$5570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2265]$5568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2264]$5566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2263]$5564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2262]$5562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2261]$5560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2260]$5558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2259]$5556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2258]$5554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2257]$5552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2256]$5550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2255]$5548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2254]$5546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2253]$5544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2252]$5542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2251]$5540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2250]$5538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2249]$5536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2248]$5534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2247]$5532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2246]$5530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2245]$5528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2244]$5526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2243]$5524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2242]$5522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2241]$5520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2240]$5518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2239]$5516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2238]$5514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2237]$5512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2236]$5510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2235]$5508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2234]$5506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2233]$5504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2232]$5502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2231]$5500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2230]$5498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2229]$5496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2228]$5494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2227]$5492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2226]$5490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2225]$5488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2224]$5486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2223]$5484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2222]$5482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2221]$5480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2220]$5478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2219]$5476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2218]$5474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2217]$5472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2216]$5470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2215]$5468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2214]$5466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2213]$5464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2212]$5462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2211]$5460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2210]$5458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2209]$5456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2208]$5454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2207]$5452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2206]$5450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2205]$5448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2204]$5446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2203]$5444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2202]$5442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2201]$5440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2200]$5438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2199]$5436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2198]$5434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2197]$5432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2196]$5430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2195]$5428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2194]$5426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2193]$5424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2192]$5422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2191]$5420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2190]$5418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2189]$5416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2188]$5414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2187]$5412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2186]$5410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2185]$5408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2184]$5406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2183]$5404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2182]$5402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2181]$5400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2180]$5398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2179]$5396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2178]$5394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2177]$5392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2176]$5390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2175]$5388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2174]$5386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2173]$5384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2172]$5382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2171]$5380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2170]$5378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2169]$5376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2168]$5374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2167]$5372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2166]$5370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2165]$5368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2164]$5366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2163]$5364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2162]$5362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2161]$5360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2160]$5358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2159]$5356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2158]$5354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2157]$5352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2156]$5350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2155]$5348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2154]$5346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2153]$5344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2152]$5342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2151]$5340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2150]$5338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2149]$5336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2148]$5334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2147]$5332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2146]$5330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2145]$5328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2144]$5326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2143]$5324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2142]$5322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2141]$5320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2140]$5318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2139]$5316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2138]$5314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2137]$5312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2136]$5310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2135]$5308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2134]$5306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2133]$5304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2132]$5302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2131]$5300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2130]$5298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2129]$5296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2128]$5294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2127]$5292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2126]$5290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2125]$5288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2124]$5286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2123]$5284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2122]$5282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2121]$5280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2120]$5278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2119]$5276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2118]$5274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2117]$5272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2116]$5270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2115]$5268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2114]$5266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2113]$5264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2112]$5262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2111]$5260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2110]$5258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2109]$5256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2108]$5254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2107]$5252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2106]$5250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2105]$5248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2104]$5246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2103]$5244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2102]$5242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2101]$5240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2100]$5238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2099]$5236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2098]$5234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2097]$5232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2096]$5230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2095]$5228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2094]$5226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2093]$5224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2092]$5222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2091]$5220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2090]$5218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2089]$5216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2088]$5214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2087]$5212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2086]$5210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2085]$5208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2084]$5206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2083]$5204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2082]$5202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2081]$5200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2080]$5198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2079]$5196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2078]$5194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2077]$5192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2076]$5190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2075]$5188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2074]$5186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2073]$5184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2072]$5182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2071]$5180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2070]$5178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2069]$5176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2068]$5174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2067]$5172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2066]$5170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2065]$5168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2064]$5166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2063]$5164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2062]$5162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2061]$5160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2060]$5158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2059]$5156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2058]$5154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2057]$5152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2056]$5150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2055]$5148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2054]$5146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2053]$5144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2052]$5142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2051]$5140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2050]$5138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2049]$5136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2048]$5134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2047]$5132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2046]$5130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2045]$5128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2044]$5126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2043]$5124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2042]$5122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2041]$5120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2040]$5118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2039]$5116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2038]$5114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2037]$5112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2036]$5110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2035]$5108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2034]$5106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2033]$5104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2032]$5102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2031]$5100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2030]$5098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2029]$5096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2028]$5094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2027]$5092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2026]$5090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2025]$5088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2024]$5086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2023]$5084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2022]$5082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2021]$5080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2020]$5078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2019]$5076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2018]$5074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2017]$5072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2016]$5070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2015]$5068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2014]$5066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2013]$5064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2012]$5062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2011]$5060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2010]$5058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2009]$5056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2008]$5054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2007]$5052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2006]$5050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2005]$5048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2004]$5046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2003]$5044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2002]$5042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2001]$5040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2000]$5038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1999]$5036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1998]$5034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1997]$5032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1996]$5030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1995]$5028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1994]$5026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1993]$5024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1992]$5022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1991]$5020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1990]$5018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1989]$5016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1988]$5014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1987]$5012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1986]$5010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1985]$5008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1984]$5006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1983]$5004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1982]$5002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1981]$5000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1980]$4998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1979]$4996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1978]$4994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1977]$4992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1976]$4990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1975]$4988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1974]$4986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1973]$4984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1972]$4982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1971]$4980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1970]$4978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1969]$4976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1968]$4974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1967]$4972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1966]$4970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1965]$4968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1964]$4966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1963]$4964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1962]$4962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1961]$4960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1960]$4958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1959]$4956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1958]$4954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1957]$4952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1956]$4950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1955]$4948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1954]$4946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1953]$4944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1952]$4942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1951]$4940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1950]$4938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1949]$4936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1948]$4934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1947]$4932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1946]$4930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1945]$4928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1944]$4926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1943]$4924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1942]$4922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1941]$4920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1940]$4918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1939]$4916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1938]$4914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1937]$4912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1936]$4910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1935]$4908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1934]$4906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1933]$4904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1932]$4902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1931]$4900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1930]$4898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1929]$4896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1928]$4894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1927]$4892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1926]$4890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1925]$4888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1924]$4886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1923]$4884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1922]$4882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1921]$4880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1920]$4878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1919]$4876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1918]$4874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1917]$4872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1916]$4870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1915]$4868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1914]$4866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1913]$4864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1912]$4862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1911]$4860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1910]$4858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1909]$4856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1908]$4854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1907]$4852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1906]$4850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1905]$4848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1904]$4846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1903]$4844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1902]$4842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1901]$4840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1900]$4838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1899]$4836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1898]$4834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1897]$4832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1896]$4830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1895]$4828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1894]$4826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1893]$4824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1892]$4822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1891]$4820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1890]$4818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1889]$4816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1888]$4814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1887]$4812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1886]$4810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1885]$4808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1884]$4806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1883]$4804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1882]$4802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1881]$4800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1880]$4798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1879]$4796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1878]$4794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1877]$4792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1876]$4790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1875]$4788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1874]$4786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1873]$4784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1872]$4782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1871]$4780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1870]$4778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1869]$4776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1868]$4774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1867]$4772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1866]$4770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1865]$4768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1864]$4766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1863]$4764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1862]$4762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1861]$4760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1860]$4758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1859]$4756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1858]$4754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1857]$4752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1856]$4750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1855]$4748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1854]$4746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1853]$4744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1852]$4742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1851]$4740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1850]$4738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1849]$4736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1848]$4734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1847]$4732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1846]$4730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1845]$4728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1844]$4726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1843]$4724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1842]$4722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1841]$4720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1840]$4718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1839]$4716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1838]$4714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1837]$4712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1836]$4710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1835]$4708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1834]$4706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1833]$4704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1832]$4702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1831]$4700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1830]$4698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1829]$4696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1828]$4694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1827]$4692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1826]$4690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1825]$4688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1824]$4686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1823]$4684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1822]$4682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1821]$4680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1820]$4678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1819]$4676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1818]$4674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1817]$4672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1816]$4670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1815]$4668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1814]$4666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1813]$4664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1812]$4662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1811]$4660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1810]$4658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1809]$4656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1808]$4654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1807]$4652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1806]$4650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1805]$4648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1804]$4646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1803]$4644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1802]$4642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1801]$4640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1800]$4638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1799]$4636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1798]$4634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1797]$4632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1796]$4630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1795]$4628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1794]$4626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1793]$4624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1792]$4622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1791]$4620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1790]$4618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1789]$4616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1788]$4614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1787]$4612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1786]$4610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1785]$4608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1784]$4606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1783]$4604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1782]$4602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1781]$4600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1780]$4598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1779]$4596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1778]$4594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1777]$4592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1776]$4590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1775]$4588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1774]$4586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1773]$4584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1772]$4582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1771]$4580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1770]$4578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1769]$4576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1768]$4574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1767]$4572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1766]$4570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1765]$4568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1764]$4566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1763]$4564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1762]$4562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1761]$4560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1760]$4558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1759]$4556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1758]$4554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1757]$4552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1756]$4550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1755]$4548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1754]$4546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1753]$4544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1752]$4542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1751]$4540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1750]$4538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1749]$4536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1748]$4534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1747]$4532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1746]$4530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1745]$4528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1744]$4526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1743]$4524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1742]$4522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1741]$4520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1740]$4518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1739]$4516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1738]$4514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1737]$4512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1736]$4510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1735]$4508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1734]$4506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1733]$4504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1732]$4502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1731]$4500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1730]$4498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1729]$4496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1728]$4494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1727]$4492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1726]$4490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1725]$4488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1724]$4486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1723]$4484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1722]$4482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1721]$4480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1720]$4478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1719]$4476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1718]$4474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1717]$4472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1716]$4470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1715]$4468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1714]$4466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1713]$4464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1712]$4462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1711]$4460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1710]$4458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1709]$4456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1708]$4454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1707]$4452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1706]$4450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1705]$4448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1704]$4446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1703]$4444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1702]$4442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1701]$4440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1700]$4438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1699]$4436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1698]$4434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1697]$4432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1696]$4430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1695]$4428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1694]$4426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1693]$4424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1692]$4422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1691]$4420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1690]$4418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1689]$4416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1688]$4414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1687]$4412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1686]$4410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1685]$4408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1684]$4406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1683]$4404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1682]$4402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1681]$4400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1680]$4398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1679]$4396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1678]$4394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1677]$4392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1676]$4390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1675]$4388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1674]$4386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1673]$4384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1672]$4382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1671]$4380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1670]$4378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1669]$4376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1668]$4374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1667]$4372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1666]$4370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1665]$4368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1664]$4366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1663]$4364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1662]$4362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1661]$4360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1660]$4358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1659]$4356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1658]$4354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1657]$4352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1656]$4350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1655]$4348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1654]$4346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1653]$4344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1652]$4342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1651]$4340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1650]$4338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1649]$4336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1648]$4334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1647]$4332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1646]$4330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1645]$4328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1644]$4326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1643]$4324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1642]$4322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1641]$4320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1640]$4318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1639]$4316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1638]$4314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1637]$4312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1636]$4310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1635]$4308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1634]$4306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1633]$4304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1632]$4302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1631]$4300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1630]$4298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1629]$4296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1628]$4294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1627]$4292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1626]$4290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1625]$4288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1624]$4286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1623]$4284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1622]$4282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1621]$4280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1620]$4278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1619]$4276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1618]$4274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1617]$4272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1616]$4270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1615]$4268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1614]$4266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1613]$4264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1612]$4262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1611]$4260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1610]$4258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1609]$4256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1608]$4254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1607]$4252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1606]$4250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1605]$4248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1604]$4246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1603]$4244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1602]$4242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1601]$4240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1600]$4238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1599]$4236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1598]$4234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1597]$4232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1596]$4230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1595]$4228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1594]$4226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1593]$4224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1592]$4222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1591]$4220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1590]$4218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1589]$4216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1588]$4214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1587]$4212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1586]$4210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1585]$4208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1584]$4206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1583]$4204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1582]$4202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1581]$4200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1580]$4198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1579]$4196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1578]$4194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1577]$4192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1576]$4190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1575]$4188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1574]$4186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1573]$4184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1572]$4182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1571]$4180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1570]$4178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1569]$4176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1568]$4174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1567]$4172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1566]$4170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1565]$4168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1564]$4166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1563]$4164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1562]$4162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1561]$4160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1560]$4158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1559]$4156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1558]$4154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1557]$4152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1556]$4150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1555]$4148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1554]$4146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1553]$4144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1552]$4142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1551]$4140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1550]$4138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1549]$4136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1548]$4134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1547]$4132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1546]$4130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1545]$4128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1544]$4126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1543]$4124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1542]$4122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1541]$4120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1540]$4118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1539]$4116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1538]$4114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1537]$4112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1536]$4110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1535]$4108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1534]$4106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1533]$4104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1532]$4102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1531]$4100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1530]$4098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1529]$4096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1528]$4094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1527]$4092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1526]$4090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1525]$4088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1524]$4086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1523]$4084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1522]$4082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1521]$4080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1520]$4078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1519]$4076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1518]$4074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1517]$4072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1516]$4070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1515]$4068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1514]$4066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1513]$4064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1512]$4062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1511]$4060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1510]$4058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1509]$4056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1508]$4054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1507]$4052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1506]$4050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1505]$4048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1504]$4046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1503]$4044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1502]$4042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1501]$4040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1500]$4038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1499]$4036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1498]$4034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1497]$4032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1496]$4030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1495]$4028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1494]$4026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1493]$4024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1492]$4022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1491]$4020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1490]$4018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1489]$4016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1488]$4014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1487]$4012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1486]$4010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1485]$4008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1484]$4006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1483]$4004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1482]$4002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1481]$4000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1480]$3998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1479]$3996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1478]$3994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1477]$3992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1476]$3990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1475]$3988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1474]$3986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1473]$3984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1472]$3982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1471]$3980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1470]$3978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1469]$3976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1468]$3974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1467]$3972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1466]$3970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1465]$3968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1464]$3966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1463]$3964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1462]$3962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1461]$3960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1460]$3958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1459]$3956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1458]$3954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1457]$3952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1456]$3950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1455]$3948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1454]$3946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1453]$3944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1452]$3942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1451]$3940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1450]$3938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1449]$3936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1448]$3934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1447]$3932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1446]$3930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1445]$3928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1444]$3926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1443]$3924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1442]$3922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1441]$3920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1440]$3918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1439]$3916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1438]$3914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1437]$3912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1436]$3910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1435]$3908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1434]$3906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1433]$3904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1432]$3902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1431]$3900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1430]$3898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1429]$3896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1428]$3894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1427]$3892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1426]$3890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1425]$3888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1424]$3886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1423]$3884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1422]$3882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1421]$3880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1420]$3878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1419]$3876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1418]$3874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1417]$3872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1416]$3870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1415]$3868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1414]$3866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1413]$3864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1412]$3862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1411]$3860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1410]$3858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1409]$3856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1408]$3854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1407]$3852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1406]$3850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1405]$3848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1404]$3846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1403]$3844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1402]$3842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1401]$3840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1400]$3838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1399]$3836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1398]$3834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1397]$3832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1396]$3830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1395]$3828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1394]$3826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1393]$3824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1392]$3822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1391]$3820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1390]$3818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1389]$3816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1388]$3814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1387]$3812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1386]$3810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1385]$3808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1384]$3806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1383]$3804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1382]$3802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1381]$3800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1380]$3798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1379]$3796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1378]$3794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1377]$3792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1376]$3790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1375]$3788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1374]$3786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1373]$3784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1372]$3782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1371]$3780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1370]$3778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1369]$3776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1368]$3774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1367]$3772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1366]$3770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1365]$3768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1364]$3766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1363]$3764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1362]$3762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1361]$3760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1360]$3758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1359]$3756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1358]$3754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1357]$3752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1356]$3750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1355]$3748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1354]$3746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1353]$3744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1352]$3742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1351]$3740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1350]$3738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1349]$3736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1348]$3734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1347]$3732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1346]$3730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1345]$3728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1344]$3726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1343]$3724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1342]$3722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1341]$3720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1340]$3718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1339]$3716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1338]$3714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1337]$3712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1336]$3710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1335]$3708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1334]$3706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1333]$3704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1332]$3702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1331]$3700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1330]$3698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1329]$3696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1328]$3694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1327]$3692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1326]$3690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1325]$3688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1324]$3686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1323]$3684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1322]$3682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1321]$3680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1320]$3678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1319]$3676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1318]$3674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1317]$3672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1316]$3670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1315]$3668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1314]$3666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1313]$3664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1312]$3662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1311]$3660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1310]$3658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1309]$3656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1308]$3654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1307]$3652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1306]$3650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1305]$3648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1304]$3646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1303]$3644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1302]$3642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1301]$3640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1300]$3638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1299]$3636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1298]$3634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1297]$3632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1296]$3630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1295]$3628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1294]$3626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1293]$3624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1292]$3622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1291]$3620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1290]$3618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1289]$3616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1288]$3614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1287]$3612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1286]$3610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1285]$3608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1284]$3606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1283]$3604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1282]$3602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1281]$3600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1280]$3598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1279]$3596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1278]$3594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1277]$3592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1276]$3590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1275]$3588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1274]$3586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1273]$3584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1272]$3582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1271]$3580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1270]$3578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1269]$3576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1268]$3574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1267]$3572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1266]$3570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1265]$3568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1264]$3566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1263]$3564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1262]$3562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1261]$3560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1260]$3558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1259]$3556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1258]$3554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1257]$3552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1256]$3550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1255]$3548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1254]$3546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1253]$3544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1252]$3542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1251]$3540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1250]$3538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1249]$3536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1248]$3534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1247]$3532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1246]$3530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1245]$3528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1244]$3526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1243]$3524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1242]$3522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1241]$3520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1240]$3518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1239]$3516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1238]$3514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1237]$3512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1236]$3510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1235]$3508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1234]$3506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1233]$3504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1232]$3502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1231]$3500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1230]$3498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1229]$3496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1228]$3494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1227]$3492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1226]$3490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1225]$3488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1224]$3486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1223]$3484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1222]$3482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1221]$3480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1220]$3478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1219]$3476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1218]$3474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1217]$3472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1216]$3470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1215]$3468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1214]$3466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1213]$3464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1212]$3462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1211]$3460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1210]$3458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1209]$3456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1208]$3454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1207]$3452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1206]$3450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1205]$3448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1204]$3446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1203]$3444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1202]$3442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1201]$3440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1200]$3438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1199]$3436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1198]$3434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1197]$3432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1196]$3430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1195]$3428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1194]$3426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1193]$3424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1192]$3422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1191]$3420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1190]$3418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1189]$3416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1188]$3414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1187]$3412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1186]$3410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1185]$3408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1184]$3406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1183]$3404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1182]$3402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1181]$3400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1180]$3398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1179]$3396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1178]$3394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1177]$3392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1176]$3390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1175]$3388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1174]$3386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1173]$3384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1172]$3382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1171]$3380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1170]$3378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1169]$3376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1168]$3374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1167]$3372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1166]$3370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1165]$3368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1164]$3366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1163]$3364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1162]$3362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1161]$3360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1160]$3358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1159]$3356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1158]$3354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1157]$3352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1156]$3350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1155]$3348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1154]$3346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1153]$3344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1152]$3342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1151]$3340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1150]$3338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1149]$3336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1148]$3334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1147]$3332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1146]$3330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1145]$3328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1144]$3326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1143]$3324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1142]$3322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1141]$3320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1140]$3318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1139]$3316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1138]$3314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1137]$3312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1136]$3310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1135]$3308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1134]$3306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1133]$3304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1132]$3302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1131]$3300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1130]$3298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1129]$3296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1128]$3294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1127]$3292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1126]$3290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1125]$3288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1124]$3286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1123]$3284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1122]$3282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1121]$3280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1120]$3278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1119]$3276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1118]$3274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1117]$3272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1116]$3270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1115]$3268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1114]$3266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1113]$3264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1112]$3262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1111]$3260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1110]$3258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1109]$3256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1108]$3254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1107]$3252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1106]$3250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1105]$3248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1104]$3246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1103]$3244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1102]$3242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1101]$3240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1100]$3238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1099]$3236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1098]$3234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1097]$3232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1096]$3230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1095]$3228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1094]$3226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1093]$3224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1092]$3222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1091]$3220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1090]$3218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1089]$3216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1088]$3214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1087]$3212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1086]$3210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1085]$3208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1084]$3206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1083]$3204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1082]$3202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1081]$3200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1080]$3198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1079]$3196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1078]$3194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1077]$3192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1076]$3190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1075]$3188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1074]$3186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1073]$3184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1072]$3182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1071]$3180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1070]$3178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1069]$3176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1068]$3174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1067]$3172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1066]$3170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1065]$3168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1064]$3166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1063]$3164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1062]$3162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1061]$3160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1060]$3158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1059]$3156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1058]$3154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1057]$3152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1056]$3150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1055]$3148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1054]$3146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1053]$3144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1052]$3142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1051]$3140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1050]$3138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1049]$3136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1048]$3134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1047]$3132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1046]$3130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1045]$3128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1044]$3126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1043]$3124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1042]$3122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1041]$3120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1040]$3118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1039]$3116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1038]$3114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1037]$3112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1036]$3110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1035]$3108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1034]$3106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1033]$3104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1032]$3102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1031]$3100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1030]$3098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1029]$3096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1028]$3094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1027]$3092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1026]$3090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1025]$3088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1024]$3086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1023]$3084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1022]$3082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1021]$3080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1020]$3078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1019]$3076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1018]$3074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1017]$3072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1016]$3070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1015]$3068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1014]$3066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1013]$3064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1012]$3062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1011]$3060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1010]$3058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1009]$3056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1008]$3054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1007]$3052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1006]$3050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1005]$3048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1004]$3046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1003]$3044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1002]$3042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1001]$3040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1000]$3038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[999]$3036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[998]$3034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[997]$3032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[996]$3030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[995]$3028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[994]$3026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[993]$3024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[992]$3022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[991]$3020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[990]$3018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[989]$3016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[988]$3014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[987]$3012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[986]$3010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[985]$3008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[984]$3006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[983]$3004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[982]$3002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[981]$3000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[980]$2998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[979]$2996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[978]$2994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[977]$2992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[976]$2990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[975]$2988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[974]$2986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[973]$2984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[972]$2982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[971]$2980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[970]$2978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[969]$2976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[968]$2974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[967]$2972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[966]$2970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[965]$2968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[964]$2966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[963]$2964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[962]$2962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[961]$2960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[960]$2958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[959]$2956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[958]$2954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[957]$2952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[956]$2950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[955]$2948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[954]$2946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[953]$2944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[952]$2942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[951]$2940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[950]$2938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[949]$2936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[948]$2934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[947]$2932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[946]$2930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[945]$2928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[944]$2926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[943]$2924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[942]$2922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[941]$2920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[940]$2918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[939]$2916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[938]$2914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[937]$2912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[936]$2910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[935]$2908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[934]$2906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[933]$2904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[932]$2902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[931]$2900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[930]$2898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[929]$2896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[928]$2894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[927]$2892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[926]$2890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[925]$2888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[924]$2886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[923]$2884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[922]$2882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[921]$2880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[920]$2878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[919]$2876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[918]$2874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[917]$2872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[916]$2870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[915]$2868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[914]$2866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[913]$2864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[912]$2862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[911]$2860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[910]$2858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[909]$2856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[908]$2854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[907]$2852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[906]$2850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[905]$2848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[904]$2846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[903]$2844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[902]$2842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[901]$2840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[900]$2838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[899]$2836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[898]$2834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[897]$2832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[896]$2830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[895]$2828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[894]$2826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[893]$2824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[892]$2822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[891]$2820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[890]$2818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[889]$2816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[888]$2814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[887]$2812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[886]$2810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[885]$2808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[884]$2806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[883]$2804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[882]$2802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[881]$2800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[880]$2798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[879]$2796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[878]$2794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[877]$2792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[876]$2790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[875]$2788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[874]$2786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[873]$2784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[872]$2782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[871]$2780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[870]$2778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[869]$2776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[868]$2774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[867]$2772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[866]$2770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[865]$2768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[864]$2766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[863]$2764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[862]$2762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[861]$2760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[860]$2758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[859]$2756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[858]$2754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[857]$2752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[856]$2750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[855]$2748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[854]$2746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[853]$2744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[852]$2742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[851]$2740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[850]$2738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[849]$2736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[848]$2734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[847]$2732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[846]$2730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[845]$2728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[844]$2726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[843]$2724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[842]$2722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[841]$2720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[840]$2718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[839]$2716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[838]$2714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[837]$2712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[836]$2710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[835]$2708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[834]$2706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[833]$2704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[832]$2702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[831]$2700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[830]$2698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[829]$2696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[828]$2694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[827]$2692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[826]$2690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[825]$2688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[824]$2686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[823]$2684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[822]$2682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[821]$2680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[820]$2678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[819]$2676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[818]$2674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[817]$2672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[816]$2670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[815]$2668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[814]$2666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[813]$2664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[812]$2662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[811]$2660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[810]$2658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[809]$2656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[808]$2654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[807]$2652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[806]$2650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[805]$2648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[804]$2646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[803]$2644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[802]$2642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[801]$2640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[800]$2638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[799]$2636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[798]$2634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[797]$2632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[796]$2630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[795]$2628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[794]$2626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[793]$2624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[792]$2622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[791]$2620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[790]$2618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[789]$2616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[788]$2614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[787]$2612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[786]$2610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[785]$2608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[784]$2606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[783]$2604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[782]$2602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[781]$2600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[780]$2598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[779]$2596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[778]$2594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[777]$2592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[776]$2590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[775]$2588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[774]$2586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[773]$2584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[772]$2582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[771]$2580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[770]$2578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[769]$2576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[768]$2574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[767]$2572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[766]$2570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[765]$2568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[764]$2566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[763]$2564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[762]$2562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[761]$2560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[760]$2558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[759]$2556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[758]$2554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[757]$2552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[756]$2550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[755]$2548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[754]$2546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[753]$2544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[752]$2542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[751]$2540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[750]$2538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[749]$2536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[748]$2534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[747]$2532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[746]$2530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[745]$2528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[744]$2526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[743]$2524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[742]$2522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[741]$2520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[740]$2518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[739]$2516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[738]$2514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[737]$2512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[736]$2510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[735]$2508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[734]$2506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[733]$2504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[732]$2502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[731]$2500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[730]$2498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[729]$2496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[728]$2494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[727]$2492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[726]$2490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[725]$2488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[724]$2486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[723]$2484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[722]$2482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[721]$2480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[720]$2478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[719]$2476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[718]$2474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[717]$2472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[716]$2470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[715]$2468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[714]$2466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[713]$2464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[712]$2462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[711]$2460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[710]$2458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[709]$2456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[708]$2454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[707]$2452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[706]$2450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[705]$2448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[704]$2446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[703]$2444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[702]$2442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[701]$2440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[700]$2438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[699]$2436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[698]$2434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[697]$2432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[696]$2430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[695]$2428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[694]$2426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[693]$2424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[692]$2422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[691]$2420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[690]$2418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[689]$2416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[688]$2414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[687]$2412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[686]$2410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[685]$2408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[684]$2406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[683]$2404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[682]$2402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[681]$2400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[680]$2398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[679]$2396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[678]$2394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[677]$2392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[676]$2390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[675]$2388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[674]$2386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[673]$2384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[672]$2382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[671]$2380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[670]$2378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[669]$2376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[668]$2374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[667]$2372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[666]$2370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[665]$2368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[664]$2366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[663]$2364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[662]$2362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[661]$2360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[660]$2358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[659]$2356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[658]$2354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[657]$2352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[656]$2350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[655]$2348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[654]$2346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[653]$2344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[652]$2342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[651]$2340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[650]$2338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[649]$2336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[648]$2334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[647]$2332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[646]$2330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[645]$2328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[644]$2326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[643]$2324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[642]$2322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[641]$2320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[640]$2318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[639]$2316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[638]$2314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[637]$2312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[636]$2310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[635]$2308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[634]$2306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[633]$2304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[632]$2302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[631]$2300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[630]$2298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[629]$2296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[628]$2294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[627]$2292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[626]$2290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[625]$2288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[624]$2286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[623]$2284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[622]$2282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[621]$2280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[620]$2278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[619]$2276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[618]$2274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[617]$2272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[616]$2270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[615]$2268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[614]$2266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[613]$2264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[612]$2262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[611]$2260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[610]$2258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[609]$2256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[608]$2254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[607]$2252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[606]$2250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[605]$2248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[604]$2246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[603]$2244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[602]$2242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[601]$2240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[600]$2238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[599]$2236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[598]$2234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[597]$2232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[596]$2230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[595]$2228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[594]$2226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[593]$2224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[592]$2222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[591]$2220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[590]$2218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[589]$2216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[588]$2214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[587]$2212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[586]$2210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[585]$2208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[584]$2206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[583]$2204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[582]$2202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[581]$2200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[580]$2198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[579]$2196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[578]$2194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[577]$2192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[576]$2190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[575]$2188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[574]$2186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[573]$2184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[572]$2182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[571]$2180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[570]$2178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[569]$2176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[568]$2174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[567]$2172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[566]$2170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[565]$2168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[564]$2166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[563]$2164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[562]$2162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[561]$2160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[560]$2158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[559]$2156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[558]$2154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[557]$2152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[556]$2150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[555]$2148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[554]$2146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[553]$2144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[552]$2142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[551]$2140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[550]$2138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[549]$2136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[548]$2134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[547]$2132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[546]$2130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[545]$2128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[544]$2126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[543]$2124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[542]$2122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[541]$2120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[540]$2118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[539]$2116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[538]$2114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[537]$2112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[536]$2110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[535]$2108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[534]$2106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[533]$2104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[532]$2102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[531]$2100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[530]$2098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[529]$2096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[528]$2094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[527]$2092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[526]$2090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[525]$2088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[524]$2086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[523]$2084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[522]$2082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[521]$2080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[520]$2078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[519]$2076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[518]$2074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[517]$2072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[516]$2070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[515]$2068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[514]$2066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[513]$2064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[512]$2062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[511]$2060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[510]$2058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[509]$2056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[508]$2054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[507]$2052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[506]$2050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[505]$2048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[504]$2046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[503]$2044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[502]$2042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[501]$2040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[500]$2038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[499]$2036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[498]$2034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[497]$2032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[496]$2030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[495]$2028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[494]$2026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[493]$2024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[492]$2022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[491]$2020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[490]$2018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[489]$2016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[488]$2014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[487]$2012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[486]$2010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[485]$2008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[484]$2006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[483]$2004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[482]$2002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[481]$2000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[480]$1998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[479]$1996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[478]$1994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[477]$1992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[476]$1990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[475]$1988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[474]$1986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[473]$1984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[472]$1982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[471]$1980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[470]$1978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[469]$1976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[468]$1974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[467]$1972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[466]$1970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[465]$1968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[464]$1966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[463]$1964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[462]$1962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[461]$1960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[460]$1958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[459]$1956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[458]$1954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[457]$1952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[456]$1950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[455]$1948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[454]$1946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[453]$1944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[452]$1942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[451]$1940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[450]$1938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[449]$1936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[448]$1934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[447]$1932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[446]$1930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[445]$1928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[444]$1926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[443]$1924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[442]$1922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[441]$1920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[440]$1918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[439]$1916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[438]$1914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[437]$1912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[436]$1910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[435]$1908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[434]$1906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[433]$1904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[432]$1902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[431]$1900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[430]$1898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[429]$1896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[428]$1894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[427]$1892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[426]$1890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[425]$1888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[424]$1886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[423]$1884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[422]$1882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[421]$1880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[420]$1878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[419]$1876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[418]$1874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[417]$1872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[416]$1870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[415]$1868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[414]$1866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[413]$1864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[412]$1862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[411]$1860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[410]$1858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[409]$1856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[408]$1854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[407]$1852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[406]$1850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[405]$1848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[404]$1846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[403]$1844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[402]$1842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[401]$1840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[400]$1838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[399]$1836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[398]$1834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[397]$1832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[396]$1830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[395]$1828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[394]$1826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[393]$1824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[392]$1822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[391]$1820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[390]$1818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[389]$1816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[388]$1814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[387]$1812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[386]$1810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[385]$1808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[384]$1806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[383]$1804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[382]$1802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[381]$1800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[380]$1798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[379]$1796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[378]$1794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[377]$1792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[376]$1790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[375]$1788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[374]$1786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[373]$1784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[372]$1782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[371]$1780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[370]$1778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[369]$1776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[368]$1774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[367]$1772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[366]$1770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[365]$1768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[364]$1766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[363]$1764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[362]$1762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[361]$1760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[360]$1758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[359]$1756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[358]$1754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[357]$1752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[356]$1750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[355]$1748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[354]$1746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[353]$1744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[352]$1742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[351]$1740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[350]$1738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[349]$1736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[348]$1734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[347]$1732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[346]$1730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[345]$1728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[344]$1726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[343]$1724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[342]$1722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[341]$1720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[340]$1718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[339]$1716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[338]$1714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[337]$1712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[336]$1710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[335]$1708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[334]$1706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[333]$1704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[332]$1702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[331]$1700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[330]$1698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[329]$1696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[328]$1694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[327]$1692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[326]$1690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[325]$1688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[324]$1686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[323]$1684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[322]$1682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[321]$1680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[320]$1678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[319]$1676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[318]$1674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[317]$1672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[316]$1670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[315]$1668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[314]$1666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[313]$1664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[312]$1662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[311]$1660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[310]$1658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[309]$1656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[308]$1654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[307]$1652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[306]$1650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[305]$1648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[304]$1646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[303]$1644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[302]$1642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[301]$1640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[300]$1638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[299]$1636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[298]$1634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[297]$1632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[296]$1630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[295]$1628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[294]$1626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[293]$1624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[292]$1622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[291]$1620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[290]$1618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[289]$1616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[288]$1614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[287]$1612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[286]$1610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[285]$1608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[284]$1606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[283]$1604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[282]$1602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[281]$1600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[280]$1598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[279]$1596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[278]$1594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[277]$1592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[276]$1590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[275]$1588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[274]$1586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[273]$1584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[272]$1582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[271]$1580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[270]$1578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[269]$1576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[268]$1574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[267]$1572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[266]$1570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[265]$1568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[264]$1566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[263]$1564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[262]$1562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[261]$1560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[260]$1558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[259]$1556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[258]$1554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[257]$1552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[256]$1550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[255]$1548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[254]$1546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[253]$1544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[252]$1542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[251]$1540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[250]$1538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[249]$1536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[248]$1534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[247]$1532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[246]$1530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[245]$1528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[244]$1526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[243]$1524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[242]$1522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[241]$1520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[240]$1518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[239]$1516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[238]$1514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[237]$1512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[236]$1510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[235]$1508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[234]$1506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[233]$1504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[232]$1502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[231]$1500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[230]$1498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[229]$1496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[228]$1494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[227]$1492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[226]$1490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[225]$1488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[224]$1486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[223]$1484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[222]$1482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[221]$1480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[220]$1478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[219]$1476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[218]$1474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[217]$1472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[216]$1470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[215]$1468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[214]$1466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[213]$1464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[212]$1462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[211]$1460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[210]$1458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[209]$1456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[208]$1454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[207]$1452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[206]$1450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[205]$1448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[204]$1446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[203]$1444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[202]$1442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[201]$1440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[200]$1438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[199]$1436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[198]$1434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[197]$1432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[196]$1430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[195]$1428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[194]$1426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[193]$1424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[192]$1422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[191]$1420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[190]$1418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[189]$1416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[188]$1414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[187]$1412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[186]$1410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[185]$1408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[184]$1406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[183]$1404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[182]$1402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[181]$1400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[180]$1398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[179]$1396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[178]$1394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[177]$1392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[176]$1390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[175]$1388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[174]$1386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[173]$1384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[172]$1382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[171]$1380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[170]$1378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[169]$1376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[168]$1374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[167]$1372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[166]$1370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[165]$1368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[164]$1366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[163]$1364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[162]$1362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[161]$1360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[160]$1358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[159]$1356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[158]$1354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[157]$1352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[156]$1350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[155]$1348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[154]$1346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[153]$1344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[152]$1342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[151]$1340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[150]$1338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[149]$1336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[148]$1334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[147]$1332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[146]$1330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[145]$1328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[144]$1326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[143]$1324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[142]$1322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[141]$1320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[140]$1318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[139]$1316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[138]$1314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[137]$1312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[136]$1310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[135]$1308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[134]$1306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[133]$1304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[132]$1302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[131]$1300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[130]$1298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[129]$1296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[128]$1294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[127]$1292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[126]$1290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[125]$1288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[124]$1286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[123]$1284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[122]$1282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[121]$1280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[120]$1278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[119]$1276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[118]$1274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[117]$1272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[116]$1270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[115]$1268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[114]$1266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[113]$1264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[112]$1262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[111]$1260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[110]$1258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[109]$1256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[108]$1254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[107]$1252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[106]$1250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[105]$1248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[104]$1246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[103]$1244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[102]$1242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[101]$1240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[100]$1238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[99]$1236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[98]$1234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[97]$1232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[96]$1230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[95]$1228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[94]$1226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[93]$1224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[92]$1222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[91]$1220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[90]$1218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[89]$1216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[88]$1214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[87]$1212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[86]$1210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[85]$1208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[84]$1206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[83]$1204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[82]$1202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[81]$1200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[80]$1198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[79]$1196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[78]$1194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[77]$1192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[76]$1190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[75]$1188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[74]$1186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[73]$1184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[72]$1182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[71]$1180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[70]$1178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[69]$1176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[68]$1174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[67]$1172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[66]$1170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[65]$1168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[64]$1166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[63]$1164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[62]$1162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[61]$1160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[60]$1158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[59]$1156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[58]$1154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[57]$1152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[56]$1150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[55]$1148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[54]$1146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[53]$1144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[52]$1142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[51]$1140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[50]$1138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[49]$1136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[48]$1134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[47]$1132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[46]$1130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[45]$1128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[44]$1126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[43]$1124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[42]$1122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[41]$1120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[40]$1118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[39]$1116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[38]$1114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[37]$1112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[36]$1110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[35]$1108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[34]$1106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[33]$1104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[32]$1102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[31]$1100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[30]$1098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[29]$1096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[28]$1094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[27]$1092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[26]$1090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[25]$1088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[24]$1086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[23]$1084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[22]$1082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[21]$1080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[20]$1078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[19]$1076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[18]$1074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[17]$1072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[16]$1070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[15]$1068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[14]$1066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[13]$1064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[12]$1062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[11]$1060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[10]$1058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[9]$1056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[8]$1054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[7]$1052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[6]$1050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[5]$1048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4]$1046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3]$1044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2]$1042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1]$1040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[0]$1038 ($dff) from module instruction_memory.
Replaced 4096 DFF cells.

19.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8194 unused wires.
<suppressed ~2 debug messages>

19.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~3332 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.9. Rerunning OPT passes. (Maybe there is more to do..)

19.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

19.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][364]$16463:
      Old ports: A=210208659, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][182]$a$12846
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][182]$a$12846 [31:8] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [6] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] 3'001 $memory\instruction_memory$rdmux[0][10][182]$a$12846 [5] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [5] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [5] 2'01 $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] 1'1 $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][131]$15764:
      Old ports: A=32'11111111111010010000100100010011, B=24446259, Y=$memory\instruction_memory$rdmux[0][10][65]$b$12496
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$b$12496 [31:12] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [10:6] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [4:0] } = { $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] 1'1 $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] 2'11 $memory\instruction_memory$rdmux[0][10][65]$b$12496 [5] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] $memory\instruction_memory$rdmux[0][10][65]$b$12496 [5] 6'010000 $memory\instruction_memory$rdmux[0][10][65]$b$12496 [5] 9'010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][243]$16100:
      Old ports: A=6584243, B=6910771, Y=$memory\instruction_memory$rdmux[0][10][121]$b$12664
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][121]$b$12664 [16] $memory\instruction_memory$rdmux[0][10][121]$b$12664 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$b$12664 [31:17] $memory\instruction_memory$rdmux[0][10][121]$b$12664 [15:8] $memory\instruction_memory$rdmux[0][10][121]$b$12664 [6:0] } = { 12'000000000110 $memory\instruction_memory$rdmux[0][10][121]$b$12664 [16] $memory\instruction_memory$rdmux[0][10][121]$b$12664 [7] 6'001110 $memory\instruction_memory$rdmux[0][10][121]$b$12664 [7] 9'110110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][178]$15905:
      Old ports: A=267388819, B=385122915, Y=$memory\instruction_memory$rdmux[0][10][89]$a$12567
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][89]$a$12567 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$a$12567 [31:6] $memory\instruction_memory$rdmux[0][10][89]$a$12567 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [5:4] 2'11 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [4] 5'11110 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [5] 2'00 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [4] 1'1 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [4] $memory\instruction_memory$rdmux[0][10][89]$a$12567 [4] $memory\instruction_memory$rdmux[0][10][89]$a$12567 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][368]$16475:
      Old ports: A=16057651, B=345347, Y=$memory\instruction_memory$rdmux[0][10][184]$a$12852
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][184]$a$12852 [14] $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][184]$a$12852 [31:15] $memory\instruction_memory$rdmux[0][10][184]$a$12852 [13:5] $memory\instruction_memory$rdmux[0][10][184]$a$12852 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] 13'0101000010100 $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][362]$16457:
      Old ports: A=267388819, B=33556243, Y=$memory\instruction_memory$rdmux[0][10][181]$a$12843
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][181]$a$12843 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][181]$a$12843 [31:8] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] 1'1 $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] 19'0000000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][198]$15965:
      Old ports: A=267388691, B=4196279, Y=$memory\instruction_memory$rdmux[0][10][99]$a$12597
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$a$12597 [31:21] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [19:3] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] 12'000000000111 $memory\instruction_memory$rdmux[0][10][99]$a$12597 [2] 1'0 $memory\instruction_memory$rdmux[0][10][99]$a$12597 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][7]$15392:
      Old ports: A=4695939, B=32'11111100111101000010110000100011, Y=$memory\instruction_memory$rdmux[0][10][3]$b$12310
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$b$12310 [31:8] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [6] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [4:0] } = { $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] 2'00 $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] 1'1 $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] 2'01 $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] 3'010 $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] 1'1 $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][17]$15422:
      Old ports: A=329619, B=492947, Y=$memory\instruction_memory$rdmux[0][10][8]$b$12325
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][8]$b$12325 [15] $memory\instruction_memory$rdmux[0][10][8]$b$12325 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$b$12325 [31:16] $memory\instruction_memory$rdmux[0][10][8]$b$12325 [14:10] $memory\instruction_memory$rdmux[0][10][8]$b$12325 [8:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][8]$b$12325 [15] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][10]$15401:
      Old ports: A=16777327, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][5]$a$12315
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$a$12315 [31:8] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [6:3] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [1:0] } = { $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [2] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] 3'000 $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] 2'00 $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [2] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [2] 1'0 $memory\instruction_memory$rdmux[0][10][5]$a$12315 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][188]$15935:
      Old ports: A=15296819, B=16024755, Y=$memory\instruction_memory$rdmux[0][10][94]$a$12582
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][94]$a$12582 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$a$12582 [31:9] $memory\instruction_memory$rdmux[0][10][94]$a$12582 [6:0] } = { 11'00000000111 $memory\instruction_memory$rdmux[0][10][94]$a$12582 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12582 [8:7] 1'0 $memory\instruction_memory$rdmux[0][10][94]$a$12582 [8:7] $memory\instruction_memory$rdmux[0][10][94]$a$12582 [8] $memory\instruction_memory$rdmux[0][10][94]$a$12582 [8] 1'0 $memory\instruction_memory$rdmux[0][10][94]$a$12582 [8:7] 8'00110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][112]$15707:
      Old ports: A=591123, B=2084569327, Y=$memory\instruction_memory$rdmux[0][10][56]$a$12468
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$a$12468 [4] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$a$12468 [31:5] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [3] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] 3'000 $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] 2'00 $memory\instruction_memory$rdmux[0][10][56]$a$12468 [4] 2'00 $memory\instruction_memory$rdmux[0][10][56]$a$12468 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][56]$a$12468 [4] 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12468 [4] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][50]$15521:
      Old ports: A=1171, B=2963, Y=$memory\instruction_memory$rdmux[0][10][25]$a$12375
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][25]$a$12375 [10] $memory\instruction_memory$rdmux[0][10][25]$a$12375 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$a$12375 [31:11] $memory\instruction_memory$rdmux[0][10][25]$a$12375 [9] $memory\instruction_memory$rdmux[0][10][25]$a$12375 [7:0] } = { 20'00000000000000000000 $memory\instruction_memory$rdmux[0][10][25]$a$12375 [8] $memory\instruction_memory$rdmux[0][10][25]$a$12375 [8] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][174]$15893:
      Old ports: A=52502563, B=20000291, Y=$memory\instruction_memory$rdmux[0][10][87]$a$12561
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][87]$a$12561 [25] $memory\instruction_memory$rdmux[0][10][87]$a$12561 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$a$12561 [31:26] $memory\instruction_memory$rdmux[0][10][87]$a$12561 [24:10] $memory\instruction_memory$rdmux[0][10][87]$a$12561 [8:0] } = { 10'0000001001 $memory\instruction_memory$rdmux[0][10][87]$a$12561 [9] 8'00010010 $memory\instruction_memory$rdmux[0][10][87]$a$12561 [9] $memory\instruction_memory$rdmux[0][10][87]$a$12561 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][236]$16079:
      Old ports: A=12658051, B=32'11100100110111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][118]$a$12654
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][118]$a$12654 [7] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$a$12654 [31:8] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [6:3] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [1:0] } = { $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 2'00 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 5'00110 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 1'1 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 1'1 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 1'0 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [7] 1'0 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [7] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 1'0 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][286]$16229:
      Old ports: A=1811, B=32'11010100010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][143]$a$12729
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][143]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$a$12729 [31:5] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [3] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [1:0] } = { $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] 3'000 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [4] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][11]$15404:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][5]$b$12316
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][5]$b$12316 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$b$12316 [31:6] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [3:0] } = { $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] 3'101 $memory\instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [4] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] 4'0011 $memory\instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][372]$16487:
      Old ports: A=210208659, B=25515283, Y=$memory\instruction_memory$rdmux[0][10][186]$a$12858
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][186]$a$12858 [12] $memory\instruction_memory$rdmux[0][10][186]$a$12858 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][186]$a$12858 [31:13] $memory\instruction_memory$rdmux[0][10][186]$a$12858 [11:8] $memory\instruction_memory$rdmux[0][10][186]$a$12858 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][186]$a$12858 [7] $memory\instruction_memory$rdmux[0][10][186]$a$12858 [7] 1'0 $memory\instruction_memory$rdmux[0][10][186]$a$12858 [12] 6'100001 $memory\instruction_memory$rdmux[0][10][186]$a$12858 [7] 1'1 $memory\instruction_memory$rdmux[0][10][186]$a$12858 [7] $memory\instruction_memory$rdmux[0][10][186]$a$12858 [12] 3'001 $memory\instruction_memory$rdmux[0][10][186]$a$12858 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][41]$15494:
      Old ports: A=32'11111111111101000000010000010011, B=34680355, Y=$memory\instruction_memory$rdmux[0][10][20]$b$12361
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][20]$b$12361 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$b$12361 [31:6] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [3:0] } = { $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] 1'1 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] 2'10 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [5] 2'00 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [5] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [5] 1'1 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][162]$15857:
      Old ports: A=32'11101110000111111111000001101111, B=690963, Y=$memory\instruction_memory$rdmux[0][10][81]$a$12543
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][81]$a$12543 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$a$12543 [31:5] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [3] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [1:0] } = { $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] 1'0 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [4] 1'0 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [4] 1'0 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][196]$15959:
      Old ports: A=2746771, B=2098835, Y=$memory\instruction_memory$rdmux[0][10][98]$a$12594
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][98]$a$12594 [9:8]
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$a$12594 [31:10] $memory\instruction_memory$rdmux[0][10][98]$a$12594 [7:0] } = { 12'000000000010 $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] 2'00 $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12594 [9] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][56]$15539:
      Old ports: A=3741971, B=32'11111000000101111000011110010011, Y=$memory\instruction_memory$rdmux[0][10][28]$a$12384
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$a$12384 [11] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$a$12384 [31:12] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [10:8] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [6:0] } = { $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] 5'00000 $memory\instruction_memory$rdmux[0][10][28]$a$12384 [11] 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12384 [11] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] 2'00 $memory\instruction_memory$rdmux[0][10][28]$a$12384 [11] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][301]$16274:
      Old ports: A=32'11111111111101110000011100010011, B=14971955, Y=$memory\instruction_memory$rdmux[0][10][150]$b$12751
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$b$12751 [31:9] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [7:6] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [4:0] } = { $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] 3'111 $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] 2'01 $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] 1'0 $memory\instruction_memory$rdmux[0][10][150]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [5] 2'01 $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][147]$15812:
      Old ports: A=1939, B=1299, Y=$memory\instruction_memory$rdmux[0][10][73]$b$12520
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][73]$b$12520 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$b$12520 [31:8] $memory\instruction_memory$rdmux[0][10][73]$b$12520 [6:0] } = { 22'0000000000000000000001 $memory\instruction_memory$rdmux[0][10][73]$b$12520 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][176]$15899:
      Old ports: A=267711635, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][88]$a$12564
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] $memory\instruction_memory$rdmux[0][10][88]$a$12564 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$a$12564 [31:8] $memory\instruction_memory$rdmux[0][10][88]$a$12564 [6] $memory\instruction_memory$rdmux[0][10][88]$a$12564 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] 4'0100 $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] 13'1110100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][180]$15911:
      Old ports: A=16016435, B=32'11111000000101001000010010010011, Y=$memory\instruction_memory$rdmux[0][10][90]$a$12570
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$a$12570 [31:8] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [6] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [4:0] } = { $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] 3'000 $memory\instruction_memory$rdmux[0][10][90]$a$12570 [5] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [5] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [5] 5'10100 $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [5] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [5] 11'00100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][138]$15785:
      Old ports: A=8748643, B=24446259, Y=$memory\instruction_memory$rdmux[0][10][69]$a$12507
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$a$12507 [31:7] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [5] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] 5'01010 $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] 1'1 $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][190]$15941:
      Old ports: A=15730579, B=526099, Y=$memory\instruction_memory$rdmux[0][10][95]$a$12585
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][95]$a$12585 [19] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$a$12585 [31:20] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [18:8] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [6:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] 18'000000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][44]$15503:
      Old ports: A=24194595, B=25242659, Y=$memory\instruction_memory$rdmux[0][10][22]$a$12366
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][22]$a$12366 [23] $memory\instruction_memory$rdmux[0][10][22]$a$12366 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$a$12366 [31:24] $memory\instruction_memory$rdmux[0][10][22]$a$12366 [22:10] $memory\instruction_memory$rdmux[0][10][22]$a$12366 [8:0] } = { 8'00000001 $memory\instruction_memory$rdmux[0][10][22]$a$12366 [9] $memory\instruction_memory$rdmux[0][10][22]$a$12366 [9] $memory\instruction_memory$rdmux[0][10][22]$a$12366 [9] 19'0001001011000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][73]$15590:
      Old ports: A=58795011, B=24614803, Y=$memory\instruction_memory$rdmux[0][10][36]$b$12409
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][36]$b$12409 [13] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$b$12409 [31:14] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [12:5] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [13] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [13] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] 2'01 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][145]$15806:
      Old ports: A=1050387, B=1089931059, Y=$memory\instruction_memory$rdmux[0][10][72]$b$12517
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][72]$b$12517 [5]
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$b$12517 [31:6] $memory\instruction_memory$rdmux[0][10][72]$b$12517 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] 6'000000 $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] 2'10 $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] 15'000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][221]$16034:
      Old ports: A=34148963, B=1698195, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12631
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12631 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$b$12631 [31:6] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][110]$b$12631 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][110]$b$12631 [4] 4'1001 $memory\instruction_memory$rdmux[0][10][110]$b$12631 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12631 [5:4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][225]$16046:
      Old ports: A=32'11101010100111111111000001101111, B=591123, Y=$memory\instruction_memory$rdmux[0][10][112]$b$12637
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][112]$b$12637 [4] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$b$12637 [31:5] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [3] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [1:0] } = { $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 2'00 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [4] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [4] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][251]$16124:
      Old ports: A=591251, B=263443, Y=$memory\instruction_memory$rdmux[0][10][125]$b$12676
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][125]$b$12676 [18] $memory\instruction_memory$rdmux[0][10][125]$b$12676 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$b$12676 [31:19] $memory\instruction_memory$rdmux[0][10][125]$b$12676 [17:8] $memory\instruction_memory$rdmux[0][10][125]$b$12676 [6:0] } = { 12'000000000000 $memory\instruction_memory$rdmux[0][10][125]$b$12676 [7] 1'0 $memory\instruction_memory$rdmux[0][10][125]$b$12676 [7] 15'000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][274]$16193:
      Old ports: A=267876115, B=32'11011010010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][137]$a$12711
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$a$12711 [31:5] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [3] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [1:0] } = { $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] 1'1 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] 1'1 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] 1'1 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] 1'1 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] 3'111 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] 4'1110 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][2]$15377:
      Old ports: A=32'11111101000000010000000100010011, B=34678307, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12303
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12303 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$a$12303 [31:6] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [3:0] } = { $memory\instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5:4] 3'000 $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5] 2'00 $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][329]$16358:
      Old ports: A=13039283, B=1084720947, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12793
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12793 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$b$12793 [31:9] $memory\instruction_memory$rdmux[0][10][164]$b$12793 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12793 [8] 7'0000001 $memory\instruction_memory$rdmux[0][10][164]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][164]$b$12793 [8] 4'0011 $memory\instruction_memory$rdmux[0][10][164]$b$12793 [8] 1'1 $memory\instruction_memory$rdmux[0][10][164]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][164]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][164]$b$12793 [7] 10'0110110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][354]$16433:
      Old ports: A=1084228915, B=163943, Y=$memory\instruction_memory$rdmux[0][10][177]$a$12831
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] $memory\instruction_memory$rdmux[0][10][177]$a$12831 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][177]$a$12831 [31:5] $memory\instruction_memory$rdmux[0][10][177]$a$12831 [3] $memory\instruction_memory$rdmux[0][10][177]$a$12831 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] 1'0 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] 3'000 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [2] 1'0 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] 1'0 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] 1'0 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][379]$16508:
      Old ports: A=32871, B=0, Y=$memory\instruction_memory$rdmux[0][10][189]$b$12868
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][189]$b$12868 [0]
      New connections: $memory\instruction_memory$rdmux[0][10][189]$b$12868 [31:1] = { 16'0000000000000000 $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] 8'00000000 $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] 2'00 $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][143]$15800:
      Old ports: A=8401971, B=8905779, Y=$memory\instruction_memory$rdmux[0][10][71]$b$12514
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][71]$b$12514 [14] $memory\instruction_memory$rdmux[0][10][71]$b$12514 [12] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$b$12514 [31:15] $memory\instruction_memory$rdmux[0][10][71]$b$12514 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12514 [11:0] } = { 13'0000000010000 $memory\instruction_memory$rdmux[0][10][71]$b$12514 [14] $memory\instruction_memory$rdmux[0][10][71]$b$12514 [14] $memory\instruction_memory$rdmux[0][10][71]$b$12514 [14] $memory\instruction_memory$rdmux[0][10][71]$b$12514 [14] 13'1010000110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][168]$15875:
      Old ports: A=1800723, B=267388819, Y=$memory\instruction_memory$rdmux[0][10][84]$a$12552
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$a$12552 [31:12] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [10:8] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][116]$15719:
      Old ports: A=1800723, B=1939, Y=$memory\instruction_memory$rdmux[0][10][58]$a$12474
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$a$12474 [31:12] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [10:8] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [6:0] } = { 11'00000000000 $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [7] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12474 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][63]$15560:
      Old ports: A=336138851, B=2098963, Y=$memory\instruction_memory$rdmux[0][10][31]$b$12394
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][31]$b$12394 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$b$12394 [31:6] $memory\instruction_memory$rdmux[0][10][31]$b$12394 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [4] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] 2'00 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] 3'000 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [4] 1'1 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [4] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][255]$16136:
      Old ports: A=67255, B=32'11111111111101101000011010010011, Y=$memory\instruction_memory$rdmux[0][10][127]$b$12682
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$b$12682 [31:16] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [14:3] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [1:0] } = { $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] 1'0 $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [2] 9'000011010 $memory\instruction_memory$rdmux[0][10][127]$b$12682 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][165]$15866:
      Old ports: A=32'11110100010111111111000001101111, B=493843, Y=$memory\instruction_memory$rdmux[0][10][82]$b$12547
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][82]$b$12547 [4] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$b$12547 [31:5] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [3] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [1:0] } = { $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] 3'000 $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [4] 2'00 $memory\instruction_memory$rdmux[0][10][82]$b$12547 [4] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][100]$15671:
      Old ports: A=1051539, B=32'11100111010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][50]$a$12450
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$a$12450 [31:5] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [3] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [1:0] } = { $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] 2'00 $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] 2'01 $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][355]$16436:
      Old ports: A=33427, B=379491, Y=$memory\instruction_memory$rdmux[0][10][177]$b$12832
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][177]$b$12832 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][177]$b$12832 [31:6] $memory\instruction_memory$rdmux[0][10][177]$b$12832 [3:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5] 1'0 $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5] 1'1 $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5] 2'00 $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5] 3'010 $memory\instruction_memory$rdmux[0][10][177]$b$12832 [4] $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][311]$16304:
      Old ports: A=9790771, B=4269187, Y=$memory\instruction_memory$rdmux[0][10][155]$b$12766
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][155]$b$12766 [7] $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$b$12766 [31:8] $memory\instruction_memory$rdmux[0][10][155]$b$12766 [6:5] $memory\instruction_memory$rdmux[0][10][155]$b$12766 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] $memory\instruction_memory$rdmux[0][10][155]$b$12766 [7] 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] 3'010 $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] 5'10010 $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][237]$16082:
      Old ports: A=3795347, B=3147411, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12655
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12655 [9:8]
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$b$12655 [31:10] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [7:0] } = { 12'000000000011 $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] 2'00 $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] 1'0 $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [9] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][184]$15923:
      Old ports: A=12155187, B=32889363, Y=$memory\instruction_memory$rdmux[0][10][92]$a$12576
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][92]$a$12576 [9] $memory\instruction_memory$rdmux[0][10][92]$a$12576 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$a$12576 [31:10] $memory\instruction_memory$rdmux[0][10][92]$a$12576 [8:6] $memory\instruction_memory$rdmux[0][10][92]$a$12576 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [9] 1'1 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [9] 2'11 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [5] $memory\instruction_memory$rdmux[0][10][92]$a$12576 [9] 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [9] 1'1 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [5] 3'110 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [5] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][296]$16259:
      Old ports: A=165676947, B=1084720947, Y=$memory\instruction_memory$rdmux[0][10][148]$a$12744
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][148]$a$12744 [7] $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$a$12744 [31:8] $memory\instruction_memory$rdmux[0][10][148]$a$12744 [6] $memory\instruction_memory$rdmux[0][10][148]$a$12744 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] 2'00 $memory\instruction_memory$rdmux[0][10][148]$a$12744 [7] 2'00 $memory\instruction_memory$rdmux[0][10][148]$a$12744 [7] 1'1 $memory\instruction_memory$rdmux[0][10][148]$a$12744 [7] 3'100 $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][57]$15542:
      Old ports: A=15296819, B=1090095539, Y=$memory\instruction_memory$rdmux[0][10][28]$b$12385
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$b$12385 [13] $memory\instruction_memory$rdmux[0][10][28]$b$12385 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$b$12385 [31:14] $memory\instruction_memory$rdmux[0][10][28]$b$12385 [12:8] $memory\instruction_memory$rdmux[0][10][28]$b$12385 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][28]$b$12385 [7] 9'000000111 $memory\instruction_memory$rdmux[0][10][28]$b$12385 [7] 4'1001 $memory\instruction_memory$rdmux[0][10][28]$b$12385 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12385 [13] 12'010010110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][94]$15653:
      Old ports: A=266340115, B=32'11111000111101110100100011100011, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12441
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12441 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$a$12441 [31:6] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [3:0] } = { $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] 1'1 $memory\instruction_memory$rdmux[0][10][47]$a$12441 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [4] 3'111 $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] 1'0 $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] 1'0 $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] 2'00 $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5:4] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][113]$15710:
      Old ports: A=32'11111111101101010000011100010011, B=11110323, Y=$memory\instruction_memory$rdmux[0][10][56]$b$12469
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$b$12469 [31:19] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [17:6] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [4:0] } = { $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] 3'101 $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [5] 2'01 $memory\instruction_memory$rdmux[0][10][56]$b$12469 [5] 7'0000111 $memory\instruction_memory$rdmux[0][10][56]$b$12469 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][191]$15944:
      Old ports: A=1345683, B=423094883, Y=$memory\instruction_memory$rdmux[0][10][95]$b$12586
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][95]$b$12586 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$b$12586 [31:6] $memory\instruction_memory$rdmux[0][10][95]$b$12586 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 2'00 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 2'00 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 3'101 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 1'1 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 3'010 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 1'0 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][33]$15470:
      Old ports: A=32'11111110111001111101010011100011, B=32'11111110000001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][16]$b$12349
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][16]$b$12349 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$b$12349 [31:9] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [7:6] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] 3'001 $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] 2'01 $memory\instruction_memory$rdmux[0][10][16]$b$12349 [8] 1'1 $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][0]$15371:
      Old ports: A=19, B=4407, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12300
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12300 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$a$12300 [31:3] $memory\instruction_memory$rdmux[0][10][0]$a$12300 [1:0] } = { 19'0000000000000000000 $memory\instruction_memory$rdmux[0][10][0]$a$12300 [2] 3'000 $memory\instruction_memory$rdmux[0][10][0]$a$12300 [2] 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12300 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][120]$15731:
      Old ports: A=22805171, B=321155683, Y=$memory\instruction_memory$rdmux[0][10][60]$a$12480
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][60]$a$12480 [6] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$a$12480 [31:7] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][60]$a$12480 [6] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12480 [6] 2'10 $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [6] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [6] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] 3'111 $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] 3'010 $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][331]$16364:
      Old ports: A=267876243, B=32'11110010010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][165]$b$12796
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$b$12796 [31:5] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [3] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [1:0] } = { $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] 1'1 $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] 1'1 $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] 1'1 $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] 3'111 $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] 4'1110 $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][207]$15992:
      Old ports: A=16853763, B=11003187, Y=$memory\instruction_memory$rdmux[0][10][103]$b$12610
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][103]$b$12610 [9] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$b$12610 [31:10] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [8:5] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][103]$b$12610 [9] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] 1'0 $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] 2'00 $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] 1'1 $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] 2'10 $memory\instruction_memory$rdmux[0][10][103]$b$12610 [9] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] 3'100 $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][220]$16031:
      Old ports: A=32889363, B=32'11101110000001111001010011100011, Y=$memory\instruction_memory$rdmux[0][10][110]$a$12630
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][110]$a$12630 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$a$12630 [31:6] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [3:0] } = { $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5:4] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [4] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [4] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [4] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [4] 2'01 $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] 2'11 $memory\instruction_memory$rdmux[0][10][110]$a$12630 [4] 2'01 $memory\instruction_memory$rdmux[0][10][110]$a$12630 [4] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][235]$16076:
      Old ports: A=2451, B=2835, Y=$memory\instruction_memory$rdmux[0][10][117]$b$12652
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][117]$b$12652 [9] $memory\instruction_memory$rdmux[0][10][117]$b$12652 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$b$12652 [31:10] $memory\instruction_memory$rdmux[0][10][117]$b$12652 [8] $memory\instruction_memory$rdmux[0][10][117]$b$12652 [6:0] } = 30'000000000000000000001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][249]$16118:
      Old ports: A=198035, B=263443, Y=$memory\instruction_memory$rdmux[0][10][124]$b$12673
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$b$12673 [18] $memory\instruction_memory$rdmux[0][10][124]$b$12673 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$b$12673 [31:19] $memory\instruction_memory$rdmux[0][10][124]$b$12673 [17:8] $memory\instruction_memory$rdmux[0][10][124]$b$12673 [6:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][124]$b$12673 [7] $memory\instruction_memory$rdmux[0][10][124]$b$12673 [7] 15'000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][264]$16163:
      Old ports: A=8905779, B=558227, Y=$memory\instruction_memory$rdmux[0][10][132]$a$12696
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][132]$a$12696 [7] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$a$12696 [31:8] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [6] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] 3'000 $memory\instruction_memory$rdmux[0][10][132]$a$12696 [7] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] 1'1 $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] 11'00100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][278]$16205:
      Old ports: A=32'11011000110101100100010011100011, B=165971859, Y=$memory\instruction_memory$rdmux[0][10][139]$a$12717
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][139]$a$12717 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$a$12717 [31:6] $memory\instruction_memory$rdmux[0][10][139]$a$12717 [3:0] } = { $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] 3'100 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [4] 2'11 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [4] $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] 2'01 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [4] $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] 4'0001 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [4] $memory\instruction_memory$rdmux[0][10][139]$a$12717 [4] 1'1 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][292]$16247:
      Old ports: A=8463395, B=9511459, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12738
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12738 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$a$12738 [31:11] $memory\instruction_memory$rdmux[0][10][146]$a$12738 [8:0] } = { 11'00000000100 $memory\instruction_memory$rdmux[0][10][146]$a$12738 [9] 18'000100100000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][305]$16286:
      Old ports: A=10777651, B=32'10000000100000000000010100110111, Y=$memory\instruction_memory$rdmux[0][10][152]$b$12757
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][152]$b$12757 [12] $memory\instruction_memory$rdmux[0][10][152]$b$12757 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$b$12757 [31:13] $memory\instruction_memory$rdmux[0][10][152]$b$12757 [11:3] $memory\instruction_memory$rdmux[0][10][152]$b$12757 [1:0] } = { $memory\instruction_memory$rdmux[0][10][152]$b$12757 [2] 9'000000010 $memory\instruction_memory$rdmux[0][10][152]$b$12757 [12] 2'00 $memory\instruction_memory$rdmux[0][10][152]$b$12757 [12] 3'000 $memory\instruction_memory$rdmux[0][10][152]$b$12757 [12] $memory\instruction_memory$rdmux[0][10][152]$b$12757 [12] 3'010 $memory\instruction_memory$rdmux[0][10][152]$b$12757 [2] 7'0011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][324]$16343:
      Old ports: A=7632787, B=12875443, Y=$memory\instruction_memory$rdmux[0][10][162]$a$12786
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][162]$a$12786 [8] $memory\instruction_memory$rdmux[0][10][162]$a$12786 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$a$12786 [31:9] $memory\instruction_memory$rdmux[0][10][162]$a$12786 [7:6] $memory\instruction_memory$rdmux[0][10][162]$a$12786 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][162]$a$12786 [5] 1'1 $memory\instruction_memory$rdmux[0][10][162]$a$12786 [8] $memory\instruction_memory$rdmux[0][10][162]$a$12786 [8] 18'010001110111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][338]$16385:
      Old ports: A=32871, B=101007459, Y=$memory\instruction_memory$rdmux[0][10][169]$a$12807
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][169]$a$12807 [14] $memory\instruction_memory$rdmux[0][10][169]$a$12807 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$a$12807 [31:15] $memory\instruction_memory$rdmux[0][10][169]$a$12807 [13:3] $memory\instruction_memory$rdmux[0][10][169]$a$12807 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][169]$a$12807 [14] $memory\instruction_memory$rdmux[0][10][169]$a$12807 [14] 6'000000 $memory\instruction_memory$rdmux[0][10][169]$a$12807 [14] 1'0 $memory\instruction_memory$rdmux[0][10][169]$a$12807 [14] $memory\instruction_memory$rdmux[0][10][169]$a$12807 [2] 13'0000000110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][352]$16427:
      Old ports: A=32'11111001110111111111000001101111, B=1085277619, Y=$memory\instruction_memory$rdmux[0][10][176]$a$12828
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][176]$a$12828 [31:5] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [3] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [1:0] } = { $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] 1'1 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] 2'00 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] 1'1 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] 1'1 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] 1'0 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] 1'0 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] 1'1 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][366]$16469:
      Old ports: A=32871, B=6071, Y=$memory\instruction_memory$rdmux[0][10][183]$a$12849
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][183]$a$12849 [6] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][183]$a$12849 [31:7] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [5] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [3:0] } = { 16'0000000000000000 $memory\instruction_memory$rdmux[0][10][183]$a$12849 [6] 2'00 $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] 1'0 $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] 5'10111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][24]$15443:
      Old ports: A=32'11111110100001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][12]$a$12336
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$a$12336 [31:14] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [12:5] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [3:0] } = { $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] 1'0 $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] 2'00 $memory\instruction_memory$rdmux[0][10][12]$a$12336 [4] 2'01 $memory\instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][252]$16127:
      Old ports: A=687866095, B=17717139, Y=$memory\instruction_memory$rdmux[0][10][126]$a$12678
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$a$12678 [31:5] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [3] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] 1'0 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] 7'0010000 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] 2'00 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] 1'1 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][13]$15410:
      Old ports: A=1777829779, B=32'11111110111001111101010011100011, Y=$memory\instruction_memory$rdmux[0][10][6]$b$12319
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][6]$b$12319 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$b$12319 [31:6] $memory\instruction_memory$rdmux[0][10][6]$b$12319 [3:0] } = { $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5] 2'11 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5] 1'1 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5] $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5:4] 3'111 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [4] 5'01111 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5] 1'0 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5] 2'01 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12319 [4] 1'1 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][373]$16490:
      Old ports: A=16057651, B=345347, Y=$memory\instruction_memory$rdmux[0][10][186]$b$12859
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][186]$b$12859 [14] $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][186]$b$12859 [31:15] $memory\instruction_memory$rdmux[0][10][186]$b$12859 [13:5] $memory\instruction_memory$rdmux[0][10][186]$b$12859 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] 13'0101000010100 $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][199]$15968:
      Old ports: A=8389943, B=32'11111111111101010000010100010011, Y=$memory\instruction_memory$rdmux[0][10][99]$b$12598
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$b$12598 [31:17] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [15:3] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [1:0] } = { $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] 1'0 $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] 11'00000010100 $memory\instruction_memory$rdmux[0][10][99]$b$12598 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][71]$15584:
      Old ports: A=32'10000000100000000000010000110111, B=32'11111111111101000000010000010011, Y=$memory\instruction_memory$rdmux[0][10][35]$b$12406
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$b$12406 [31:19] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [17:3] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] 1'1 $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] 13'0000000010000 $memory\instruction_memory$rdmux[0][10][35]$b$12406 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][215]$16016:
      Old ports: A=32'11111000000111111111000001101111, B=134484067, Y=$memory\instruction_memory$rdmux[0][10][107]$b$12622
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][107]$b$12622 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$b$12622 [31:3] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [1:0] } = { $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] 7'1000000 $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] 9'100000110 $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][282]$16217:
      Old ports: A=16250643, B=4195987, Y=$memory\instruction_memory$rdmux[0][10][141]$a$12723
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][141]$a$12723 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$a$12723 [31:9] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [6:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] 1'1 $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][43]$15500:
      Old ports: A=53552675, B=55648803, Y=$memory\instruction_memory$rdmux[0][10][21]$b$12364
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][21]$b$12364 [22] $memory\instruction_memory$rdmux[0][10][21]$b$12364 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$b$12364 [31:23] $memory\instruction_memory$rdmux[0][10][21]$b$12364 [21:11] $memory\instruction_memory$rdmux[0][10][21]$b$12364 [9:0] } = { 9'000000110 $memory\instruction_memory$rdmux[0][10][21]$b$12364 [10] 20'10001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][70]$15581:
      Old ports: A=32'11111111111101000000010000010011, B=8746291, Y=$memory\instruction_memory$rdmux[0][10][35]$a$12405
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$a$12405 [31:21] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [19:6] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [4:0] } = { $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] 1'1 $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] 3'010 $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] 3'010 $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][219]$16028:
      Old ports: A=1051411, B=12155187, Y=$memory\instruction_memory$rdmux[0][10][109]$b$12628
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][109]$b$12628 [9] $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$b$12628 [31:10] $memory\instruction_memory$rdmux[0][10][109]$b$12628 [8:6] $memory\instruction_memory$rdmux[0][10][109]$b$12628 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] 1'0 $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] 1'1 $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] 2'00 $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] 1'0 $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] 10'1010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][300]$16271:
      Old ports: A=8390455, B=10753075, Y=$memory\instruction_memory$rdmux[0][10][150]$a$12750
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][150]$a$12750 [12] $memory\instruction_memory$rdmux[0][10][150]$a$12750 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$a$12750 [31:13] $memory\instruction_memory$rdmux[0][10][150]$a$12750 [11:3] $memory\instruction_memory$rdmux[0][10][150]$a$12750 [1:0] } = { 10'0000000010 $memory\instruction_memory$rdmux[0][10][150]$a$12750 [12] 2'00 $memory\instruction_memory$rdmux[0][10][150]$a$12750 [12] 7'0000001 $memory\instruction_memory$rdmux[0][10][150]$a$12750 [2] $memory\instruction_memory$rdmux[0][10][150]$a$12750 [2] 7'0011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][129]$15758:
      Old ports: A=24446259, B=32'11111111111110010000011110010011, Y=$memory\instruction_memory$rdmux[0][10][64]$b$12493
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$b$12493 [31:8] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [6] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [4:0] } = { $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] 1'1 $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] 3'111 $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [5] 8'01000001 $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][40]$15491:
      Old ports: A=56696867, B=32856595, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12360
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12360 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$a$12360 [31:6] $memory\instruction_memory$rdmux[0][10][20]$a$12360 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [5] 1'1 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] 2'11 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] 1'0 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] 3'010 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] $memory\instruction_memory$rdmux[0][10][20]$a$12360 [5:4] $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] 1'0 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][80]$15611:
      Old ports: A=32871, B=267388819, Y=$memory\instruction_memory$rdmux[0][10][40]$a$12420
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$a$12420 [31:5] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [3] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][40]$a$12420 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [2] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][86]$15629:
      Old ports: A=251365475, B=133793683, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12429
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12429 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$a$12429 [31:6] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][43]$a$12429 [5] 2'11 $memory\instruction_memory$rdmux[0][10][43]$a$12429 [4] 6'111110 $memory\instruction_memory$rdmux[0][10][43]$a$12429 [5] 5'11000 $memory\instruction_memory$rdmux[0][10][43]$a$12429 [5:4] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][89]$15638:
      Old ports: A=16021267, B=4195987, Y=$memory\instruction_memory$rdmux[0][10][44]$b$12433
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][44]$b$12433 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$b$12433 [31:9] $memory\instruction_memory$rdmux[0][10][44]$b$12433 [6:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] 1'1 $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] 3'000 $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][101]$15674:
      Old ports: A=269923, B=8389779, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12451
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12451 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$b$12451 [31:6] $memory\instruction_memory$rdmux[0][10][50]$b$12451 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][50]$b$12451 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][50]$b$12451 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][50]$b$12451 [5] $memory\instruction_memory$rdmux[0][10][50]$b$12451 [5] 1'1 $memory\instruction_memory$rdmux[0][10][50]$b$12451 [5] 1'0 $memory\instruction_memory$rdmux[0][10][50]$b$12451 [4] $memory\instruction_memory$rdmux[0][10][50]$b$12451 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][107]$15692:
      Old ports: A=11609635, B=2126512367, Y=$memory\instruction_memory$rdmux[0][10][53]$b$12460
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$b$12460 [31:10] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [8:3] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] 2'01 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] 3'000 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] 2'00 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] 2'00 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] 2'10 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][48]$15515:
      Old ports: A=3413011, B=67110711, Y=$memory\instruction_memory$rdmux[0][10][24]$a$12372
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$a$12372 [31:13] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [11:3] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] 1'0 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] 7'0000001 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] 2'00 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][96]$15659:
      Old ports: A=267909011, B=32'11110010100111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][48]$a$12444
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$a$12444 [31:5] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [3] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [1:0] } = { $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] 1'1 $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] 1'1 $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] 1'1 $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] 8'11111110 $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][8]$15395:
      Old ports: A=32'11111110000001000010011110000011, B=267388691, Y=$memory\instruction_memory$rdmux[0][10][4]$a$12312
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$a$12312 [31:8] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [6:5] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [3:0] } = { $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] 3'111 $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] 1'0 $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][269]$16178:
      Old ports: A=4462483, B=514659, Y=$memory\instruction_memory$rdmux[0][10][134]$b$12703
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][134]$b$12703 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][134]$b$12703 [31:6] $memory\instruction_memory$rdmux[0][10][134]$b$12703 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][134]$b$12703 [4] 4'0001 $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5] $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5] $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5] $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5] 2'01 $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][134]$b$12703 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12703 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][370]$16481:
      Old ports: A=32871, B=16779191, Y=$memory\instruction_memory$rdmux[0][10][185]$a$12855
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][185]$a$12855 [6] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][185]$a$12855 [31:7] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [5] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] 8'00000000 $memory\instruction_memory$rdmux[0][10][185]$a$12855 [6] 4'0000 $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] 5'10111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][66]$15569:
      Old ports: A=16024755, B=305027, Y=$memory\instruction_memory$rdmux[0][10][33]$a$12399
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][33]$a$12399 [8] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$a$12399 [31:9] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [7:5] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] 6'010010 $memory\instruction_memory$rdmux[0][10][33]$a$12399 [8] 3'001 $memory\instruction_memory$rdmux[0][10][33]$a$12399 [8] 2'10 $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][182]$15917:
      Old ports: A=24500115, B=8390967, Y=$memory\instruction_memory$rdmux[0][10][91]$a$12573
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$a$12573 [31:8] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [6:3] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [2] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] 1'0 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] 1'0 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] 1'0 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [2] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] 2'10 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][293]$16250:
      Old ports: A=67438179, B=328723, Y=$memory\instruction_memory$rdmux[0][10][146]$b$12739
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][146]$b$12739 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$b$12739 [31:6] $memory\instruction_memory$rdmux[0][10][146]$b$12739 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][146]$b$12739 [5] 16'0000000101000001 $memory\instruction_memory$rdmux[0][10][146]$b$12739 [5] 2'00 $memory\instruction_memory$rdmux[0][10][146]$b$12739 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][102]$15677:
      Old ports: A=267389331, B=2100115, Y=$memory\instruction_memory$rdmux[0][10][51]$a$12453
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$a$12453 [31:21] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [19:10] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [8:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] 20'10000000010110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][136]$15779:
      Old ports: A=722323, B=296211, Y=$memory\instruction_memory$rdmux[0][10][68]$a$12504
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$a$12504 [15] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$a$12504 [31:16] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [14:8] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [6:0] } = { 12'000000000000 $memory\instruction_memory$rdmux[0][10][68]$a$12504 [7] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [15] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [7] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [7] 14'00001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][275]$16196:
      Old ports: A=1050259, B=1088849587, Y=$memory\instruction_memory$rdmux[0][10][137]$b$12712
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][137]$b$12712 [20] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$b$12712 [31:21] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [19:6] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] 6'000000 $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] 14'00001101010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][170]$15881:
      Old ports: A=32'11111101000000010000000100010011, B=42017827, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12555
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12555 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$a$12555 [31:6] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [3:0] } = { $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [5:4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][85]$a$12555 [5] 2'00 $memory\instruction_memory$rdmux[0][10][85]$a$12555 [5] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][36]$15479:
      Old ports: A=42017795, B=50397459, Y=$memory\instruction_memory$rdmux[0][10][18]$a$12354
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][18]$a$12354 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12354 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$a$12354 [31:11] $memory\instruction_memory$rdmux[0][10][18]$a$12354 [9:5] $memory\instruction_memory$rdmux[0][10][18]$a$12354 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][18]$a$12354 [4] $memory\instruction_memory$rdmux[0][10][18]$a$12354 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][18]$a$12354 [10] 3'000 $memory\instruction_memory$rdmux[0][10][18]$a$12354 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][62]$15557:
      Old ports: A=491623, B=32'11110000000110011000100110010011, Y=$memory\instruction_memory$rdmux[0][10][31]$a$12393
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$a$12393 [31:5] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [3] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [1:0] } = { $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [2] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [2] 5'11000 $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] 2'00 $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [2] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][318]$16325:
      Old ports: A=5244563, B=15996851, Y=$memory\instruction_memory$rdmux[0][10][159]$a$12777
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][159]$a$12777 [5]
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$a$12777 [31:6] $memory\instruction_memory$rdmux[0][10][159]$a$12777 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] 1'1 $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] 2'10 $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] 3'011 $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][267]$16172:
      Old ports: A=16021395, B=4195987, Y=$memory\instruction_memory$rdmux[0][10][133]$b$12700
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][133]$b$12700 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$b$12700 [31:9] $memory\instruction_memory$rdmux[0][10][133]$b$12700 [7:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] 1'1 $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] 1'0 $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] 3'000 $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][303]$16280:
      Old ports: A=1939, B=1043, Y=$memory\instruction_memory$rdmux[0][10][151]$b$12754
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][151]$b$12754 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$b$12754 [31:8] $memory\instruction_memory$rdmux[0][10][151]$b$12754 [6:0] } = { 22'0000000000000000000001 $memory\instruction_memory$rdmux[0][10][151]$b$12754 [7] $memory\instruction_memory$rdmux[0][10][151]$b$12754 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][150]$15821:
      Old ports: A=14963763, B=10773811, Y=$memory\instruction_memory$rdmux[0][10][75]$a$12525
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][75]$a$12525 [12] $memory\instruction_memory$rdmux[0][10][75]$a$12525 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$a$12525 [31:13] $memory\instruction_memory$rdmux[0][10][75]$a$12525 [11:9] $memory\instruction_memory$rdmux[0][10][75]$a$12525 [7:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][75]$a$12525 [12] 8'10010001 $memory\instruction_memory$rdmux[0][10][75]$a$12525 [8] 11'01000110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][142]$15797:
      Old ports: A=1082459187, B=25683891, Y=$memory\instruction_memory$rdmux[0][10][71]$a$12513
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][71]$a$12513 [30] $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$a$12513 [31] $memory\instruction_memory$rdmux[0][10][71]$a$12513 [29:8] $memory\instruction_memory$rdmux[0][10][71]$a$12513 [6:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] 6'100001 $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] 1'1 $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] 3'001 $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][121]$15734:
      Old ports: A=722323, B=263443, Y=$memory\instruction_memory$rdmux[0][10][60]$b$12481
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][60]$b$12481 [18] $memory\instruction_memory$rdmux[0][10][60]$b$12481 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$b$12481 [31:19] $memory\instruction_memory$rdmux[0][10][60]$b$12481 [17:8] $memory\instruction_memory$rdmux[0][10][60]$b$12481 [6:0] } = { 12'000000000000 $memory\instruction_memory$rdmux[0][10][60]$b$12481 [7] $memory\instruction_memory$rdmux[0][10][60]$b$12481 [7] $memory\instruction_memory$rdmux[0][10][60]$b$12481 [7] 15'000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][177]$15902:
      Old ports: A=32856723, B=302286947, Y=$memory\instruction_memory$rdmux[0][10][88]$b$12565
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][88]$b$12565 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$b$12565 [31:6] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [5] 2'00 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [5:4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] 3'010 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] 2'10 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] 1'0 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][268]$16175:
      Old ports: A=14124131, B=4457491, Y=$memory\instruction_memory$rdmux[0][10][134]$a$12702
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][134]$a$12702 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][134]$a$12702 [31:6] $memory\instruction_memory$rdmux[0][10][134]$a$12702 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5] 2'10 $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5] 2'01 $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5] $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5] $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5] 8'00001000 $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][361]$16454:
      Old ports: A=67511, B=83194979, Y=$memory\instruction_memory$rdmux[0][10][180]$b$12841
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][180]$b$12841 [31:7] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [5:3] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] 2'00 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] 1'0 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] 3'010 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] 2'01 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] 1'1 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][132]$15767:
      Old ports: A=1083507891, B=722323, Y=$memory\instruction_memory$rdmux[0][10][66]$a$12498
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][66]$a$12498 [8] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$a$12498 [31:9] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [7:6] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] 6'000000 $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] 2'00 $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [8] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [8] 15'100000101010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][231]$16064:
      Old ports: A=32'11100111100111111111000001101111, B=263443, Y=$memory\instruction_memory$rdmux[0][10][115]$b$12646
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][115]$b$12646 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$b$12646 [31:5] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [3] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [1:0] } = { $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] 2'00 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] 2'00 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] 1'1 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][320]$16331:
      Old ports: A=15742899, B=16016435, Y=$memory\instruction_memory$rdmux[0][10][160]$a$12780
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][160]$a$12780 [14] $memory\instruction_memory$rdmux[0][10][160]$a$12780 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$a$12780 [31:15] $memory\instruction_memory$rdmux[0][10][160]$a$12780 [13:8] $memory\instruction_memory$rdmux[0][10][160]$a$12780 [6:0] } = { 13'0000000011110 $memory\instruction_memory$rdmux[0][10][160]$a$12780 [14] 4'0001 $memory\instruction_memory$rdmux[0][10][160]$a$12780 [7] 2'01 $memory\instruction_memory$rdmux[0][10][160]$a$12780 [7] $memory\instruction_memory$rdmux[0][10][160]$a$12780 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][4]$15383:
      Old ports: A=134219703, B=32'11111110111101000010000000100011, Y=$memory\instruction_memory$rdmux[0][10][2]$a$12306
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$a$12306 [31:14] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [12:3] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [1:0] } = { $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] 1'1 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] 1'0 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] 1'0 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] 6'000000 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] 2'01 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][59]$15548:
      Old ports: A=6071, B=8882067, Y=$memory\instruction_memory$rdmux[0][10][29]$b$12388
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][29]$b$12388 [15] $memory\instruction_memory$rdmux[0][10][29]$b$12388 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$b$12388 [31:16] $memory\instruction_memory$rdmux[0][10][29]$b$12388 [14:3] $memory\instruction_memory$rdmux[0][10][29]$b$12388 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][29]$b$12388 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][29]$b$12388 [15] $memory\instruction_memory$rdmux[0][10][29]$b$12388 [15] $memory\instruction_memory$rdmux[0][10][29]$b$12388 [15] 2'00 $memory\instruction_memory$rdmux[0][10][29]$b$12388 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][29]$b$12388 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][327]$16352:
      Old ports: A=4621971, B=5674899, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12790
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12790 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$b$12790 [31:9] $memory\instruction_memory$rdmux[0][10][163]$b$12790 [7:0] } = { 11'00000000010 $memory\instruction_memory$rdmux[0][10][163]$b$12790 [8] 7'0110100 $memory\instruction_memory$rdmux[0][10][163]$b$12790 [8] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][20]$15431:
      Old ports: A=32'11111110100001000010010100000011, B=122683631, Y=$memory\instruction_memory$rdmux[0][10][10]$a$12330
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$a$12330 [31:9] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [7:3] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [1:0] } = { $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] 2'11 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] 2'00 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][262]$16157:
      Old ports: A=4462483, B=514659, Y=$memory\instruction_memory$rdmux[0][10][131]$a$12693
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][131]$a$12693 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$a$12693 [31:6] $memory\instruction_memory$rdmux[0][10][131]$a$12693 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][131]$a$12693 [4] 4'0001 $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5] $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5] $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5] $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5] 2'01 $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][131]$a$12693 [4] $memory\instruction_memory$rdmux[0][10][131]$a$12693 [4] $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][316]$16319:
      Old ports: A=32'11110110111001111101100011100011, B=160434067, Y=$memory\instruction_memory$rdmux[0][10][158]$a$12774
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][158]$a$12774 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$a$12774 [31:6] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [3:0] } = { $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5:4] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5:4] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [4] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [4] 1'1 $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][37]$15482:
      Old ports: A=32871, B=32'11111100000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][18]$b$12355
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$b$12355 [31:5] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [3] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [1:0] } = { $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12355 [2] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][340]$16391:
      Old ports: A=329107, B=32'11111111111100000000010100010011, Y=$memory\instruction_memory$rdmux[0][10][170]$a$12810
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$a$12810 [31:21] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [19:8] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [6:0] } = { $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12810 [7] 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12810 [7] 15'000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][23]$15440:
      Old ports: A=329619, B=32'11111100111101000010110000100011, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12334
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12334 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$b$12334 [31:6] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [3:0] } = { $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] 2'00 $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] 3'010 $memory\instruction_memory$rdmux[0][10][11]$b$12334 [4] 2'00 $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12334 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][58]$15545:
      Old ports: A=1811, B=9921715, Y=$memory\instruction_memory$rdmux[0][10][29]$a$12387
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][29]$a$12387 [8] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$a$12387 [31:9] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [7:6] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] 2'00 $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] 1'0 $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] 1'0 $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] 3'001 $memory\instruction_memory$rdmux[0][10][29]$a$12387 [8] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][205]$15986:
      Old ports: A=33630467, B=29436291, Y=$memory\instruction_memory$rdmux[0][10][102]$b$12607
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][102]$b$12607 [25] $memory\instruction_memory$rdmux[0][10][102]$b$12607 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$b$12607 [31:26] $memory\instruction_memory$rdmux[0][10][102]$b$12607 [24:8] $memory\instruction_memory$rdmux[0][10][102]$b$12607 [6:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][102]$b$12607 [7] $memory\instruction_memory$rdmux[0][10][102]$b$12607 [7] $memory\instruction_memory$rdmux[0][10][102]$b$12607 [7] 21'000001001010010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][114]$15713:
      Old ports: A=15276339, B=124225939, Y=$memory\instruction_memory$rdmux[0][10][57]$a$12471
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$a$12471 [31:8] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [6] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [4:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [5] 3'110 $memory\instruction_memory$rdmux[0][10][57]$a$12471 [5] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] 1'1 $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] 2'00 $memory\instruction_memory$rdmux[0][10][57]$a$12471 [5] 10'1001010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][256]$16139:
      Old ports: A=14153523, B=14581299, Y=$memory\instruction_memory$rdmux[0][10][128]$a$12684
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][128]$a$12684 [11] $memory\instruction_memory$rdmux[0][10][128]$a$12684 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$a$12684 [31:12] $memory\instruction_memory$rdmux[0][10][128]$a$12684 [10:9] $memory\instruction_memory$rdmux[0][10][128]$a$12684 [7:0] } = { 12'000000001101 $memory\instruction_memory$rdmux[0][10][128]$a$12684 [11] 2'11 $memory\instruction_memory$rdmux[0][10][128]$a$12684 [8] $memory\instruction_memory$rdmux[0][10][128]$a$12684 [8] 13'1111100110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][79]$15608:
      Old ports: A=25242627, B=67174675, Y=$memory\instruction_memory$rdmux[0][10][39]$b$12418
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] $memory\instruction_memory$rdmux[0][10][39]$b$12418 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$b$12418 [31:11] $memory\instruction_memory$rdmux[0][10][39]$b$12418 [9:5] $memory\instruction_memory$rdmux[0][10][39]$b$12418 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [4] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][38]$15485:
      Old ports: A=42019875, B=24467347, Y=$memory\instruction_memory$rdmux[0][10][19]$a$12357
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][19]$a$12357 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$a$12357 [31:6] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5:4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5:4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [4] 1'0 $memory\instruction_memory$rdmux[0][10][19]$a$12357 [4] 3'010 $memory\instruction_memory$rdmux[0][10][19]$a$12357 [4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5:4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5] 1'1 $memory\instruction_memory$rdmux[0][10][19]$a$12357 [4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][183]$15920:
      Old ports: A=32'11111111111110010000100100010011, B=267909011, Y=$memory\instruction_memory$rdmux[0][10][91]$b$12574
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$b$12574 [31:12] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [10:8] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [6:0] } = { $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] 8'11111111 $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] 1'1 $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][140]$15791:
      Old ports: A=210072163, B=32'11111111111011000000110000010011, Y=$memory\instruction_memory$rdmux[0][10][70]$a$12510
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][70]$a$12510 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$a$12510 [31:6] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [3:0] } = { $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] 2'11 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] 1'1 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] 2'10 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5] 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5:4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5] 2'00 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][245]$16106:
      Old ports: A=492819, B=198035, Y=$memory\instruction_memory$rdmux[0][10][122]$b$12667
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$b$12667 [15] $memory\instruction_memory$rdmux[0][10][122]$b$12667 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$b$12667 [31:16] $memory\instruction_memory$rdmux[0][10][122]$b$12667 [14:8] $memory\instruction_memory$rdmux[0][10][122]$b$12667 [6:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][122]$b$12667 [15] 16'1100001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][3]$15380:
      Old ports: A=42017827, B=50398227, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12304
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12304 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$b$12304 [31:6] $memory\instruction_memory$rdmux[0][10][1]$b$12304 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][1]$b$12304 [4] $memory\instruction_memory$rdmux[0][10][1]$b$12304 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][1]$b$12304 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][212]$16007:
      Old ports: A=32'11111000111110110000011011100011, B=1050515, Y=$memory\instruction_memory$rdmux[0][10][106]$a$12618
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][106]$a$12618 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$a$12618 [31:6] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [3:0] } = { $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] 3'000 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] 7'0000011 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [4] 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][346]$16409:
      Old ports: A=13985075, B=1496723, Y=$memory\instruction_memory$rdmux[0][10][173]$a$12819
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][173]$a$12819 [7] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][173]$a$12819 [31:8] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [6] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] 4'0101 $memory\instruction_memory$rdmux[0][10][173]$a$12819 [7] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [7] 1'1 $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [7] 2'01 $memory\instruction_memory$rdmux[0][10][173]$a$12819 [7] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][224]$16043:
      Old ports: A=267388051, B=2099987, Y=$memory\instruction_memory$rdmux[0][10][112]$a$12636
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][112]$a$12636 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$a$12636 [31:9] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] 1'1 $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] 8'00000000 $memory\instruction_memory$rdmux[0][10][112]$a$12636 [8:7] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][295]$16256:
      Old ports: A=263443, B=549454063, Y=$memory\instruction_memory$rdmux[0][10][147]$b$12742
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][147]$b$12742 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$b$12742 [31:5] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [3] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12742 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][147]$b$12742 [4] 1'0 $memory\instruction_memory$rdmux[0][10][147]$b$12742 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][253]$16130:
      Old ports: A=6752051, B=15173555, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12679
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12679 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$b$12679 [31:8] $memory\instruction_memory$rdmux[0][10][126]$b$12679 [6:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][126]$b$12679 [7] 7'1100111 $memory\instruction_memory$rdmux[0][10][126]$b$12679 [7] 14'00001110110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][55]$15536:
      Old ports: A=48729699, B=67110711, Y=$memory\instruction_memory$rdmux[0][10][27]$b$12382
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$b$12382 [31:7] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [5:3] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [2] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] 1'0 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] 2'00 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] 3'000 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] 2'11 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [2] 2'01 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][39]$15488:
      Old ports: A=8389687, B=54600739, Y=$memory\instruction_memory$rdmux[0][10][19]$b$12358
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$b$12358 [31:14] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [12:3] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [2] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] 5'00000 $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] 10'0000100001 $memory\instruction_memory$rdmux[0][10][19]$b$12358 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][314]$16313:
      Old ports: A=394264815, B=165676947, Y=$memory\instruction_memory$rdmux[0][10][157]$a$12771
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$a$12771 [31:5] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [3] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] 2'11 $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] 10'0000000000 $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] 1'1 $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][12]$15407:
      Old ports: A=32'11111110110001000010011100000011, B=100279, Y=$memory\instruction_memory$rdmux[0][10][6]$a$12318
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$a$12318 [31:14] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [12:3] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [1:0] } = { $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] 3'000 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] 6'000111 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][22]$15437:
      Old ports: A=32'11111101110001000010010100000011, B=125829359, Y=$memory\instruction_memory$rdmux[0][10][11]$a$12333
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$a$12333 [31:9] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [7:3] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [1:0] } = { $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] 1'1 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] 2'11 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] 3'000 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] 2'00 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] 1'0 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] 1'0 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][83]$15620:
      Old ports: A=461715, B=2099091, Y=$memory\instruction_memory$rdmux[0][10][41]$b$12424
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][41]$b$12424 [11:10]
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$b$12424 [31:12] $memory\instruction_memory$rdmux[0][10][41]$b$12424 [9:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][41]$b$12424 [10] 2'00 $memory\instruction_memory$rdmux[0][10][41]$b$12424 [11] $memory\instruction_memory$rdmux[0][10][41]$b$12424 [11] $memory\instruction_memory$rdmux[0][10][41]$b$12424 [11] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][259]$16148:
      Old ports: A=10979251, B=13645491, Y=$memory\instruction_memory$rdmux[0][10][129]$b$12688
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][129]$b$12688 [12] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$b$12688 [31:13] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [11:9] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [7:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][129]$b$12688 [12] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [12] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12688 [12] 11'01110110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][325]$16346:
      Old ports: A=34047075, B=16021395, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12787
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12787 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$b$12787 [31:6] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][162]$b$12787 [5] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] 2'01 $memory\instruction_memory$rdmux[0][10][162]$b$12787 [5] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [5] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [5:4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] 2'01 $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][209]$15998:
      Old ports: A=657171, B=590867, Y=$memory\instruction_memory$rdmux[0][10][104]$b$12613
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][104]$b$12613 [16] $memory\instruction_memory$rdmux[0][10][104]$b$12613 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$b$12613 [31:17] $memory\instruction_memory$rdmux[0][10][104]$b$12613 [15:9] $memory\instruction_memory$rdmux[0][10][104]$b$12613 [7:0] } = { 14'00000000000010 $memory\instruction_memory$rdmux[0][10][104]$b$12613 [8] 6'000001 $memory\instruction_memory$rdmux[0][10][104]$b$12613 [8] 8'00010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][92]$15647:
      Old ports: A=32'11111000000000000000011110110111, B=32'11111111111101111000011110010011, Y=$memory\instruction_memory$rdmux[0][10][46]$a$12438
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$a$12438 [31:16] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [14:3] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [1:0] } = { 5'11111 $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] 9'000011110 $memory\instruction_memory$rdmux[0][10][46]$a$12438 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][172]$15887:
      Old ports: A=24466579, B=22096419, Y=$memory\instruction_memory$rdmux[0][10][86]$a$12558
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][86]$a$12558 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$a$12558 [31:6] $memory\instruction_memory$rdmux[0][10][86]$a$12558 [3:0] } = { 10'0000000101 $memory\instruction_memory$rdmux[0][10][86]$a$12558 [4] 2'10 $memory\instruction_memory$rdmux[0][10][86]$a$12558 [4] 3'010 $memory\instruction_memory$rdmux[0][10][86]$a$12558 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12558 [5:4] $memory\instruction_memory$rdmux[0][10][86]$a$12558 [5:4] $memory\instruction_memory$rdmux[0][10][86]$a$12558 [5] 1'0 $memory\instruction_memory$rdmux[0][10][86]$a$12558 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][110]$15701:
      Old ports: A=1171, B=2963, Y=$memory\instruction_memory$rdmux[0][10][55]$a$12465
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$a$12465 [10] $memory\instruction_memory$rdmux[0][10][55]$a$12465 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$a$12465 [31:11] $memory\instruction_memory$rdmux[0][10][55]$a$12465 [9] $memory\instruction_memory$rdmux[0][10][55]$a$12465 [7:0] } = { 20'00000000000000000000 $memory\instruction_memory$rdmux[0][10][55]$a$12465 [8] $memory\instruction_memory$rdmux[0][10][55]$a$12465 [8] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][139]$15788:
      Old ports: A=32'11111111111111000000011110010011, B=225797219, Y=$memory\instruction_memory$rdmux[0][10][69]$b$12508
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][69]$b$12508 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$b$12508 [31:6] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [3:0] } = { $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] 2'11 $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] 1'1 $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] 3'111 $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] 2'10 $memory\instruction_memory$rdmux[0][10][69]$b$12508 [5] 1'0 $memory\instruction_memory$rdmux[0][10][69]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [5] 3'001 $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][27]$15452:
      Old ports: A=32'11111010111001111101010011100011, B=32'11111110000001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][13]$b$12340
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][13]$b$12340 [8] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$b$12340 [31:9] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [7:6] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [4:0] } = { 5'11111 $memory\instruction_memory$rdmux[0][10][13]$b$12340 [8] 2'10 $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] 3'001 $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [8] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] 2'01 $memory\instruction_memory$rdmux[0][10][13]$b$12340 [8] 1'1 $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][223]$16040:
      Old ports: A=33823331, B=8391059, Y=$memory\instruction_memory$rdmux[0][10][111]$b$12634
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][111]$b$12634 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$b$12634 [31:6] $memory\instruction_memory$rdmux[0][10][111]$b$12634 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][111]$b$12634 [5] 1'0 $memory\instruction_memory$rdmux[0][10][111]$b$12634 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][111]$b$12634 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][111]$b$12634 [5] 2'10 $memory\instruction_memory$rdmux[0][10][111]$b$12634 [5:4] $memory\instruction_memory$rdmux[0][10][111]$b$12634 [4] $memory\instruction_memory$rdmux[0][10][111]$b$12634 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][266]$16169:
      Old ports: A=7632787, B=494179, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12699
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12699 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$a$12699 [31:6] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] 2'01 $memory\instruction_memory$rdmux[0][10][133]$a$12699 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [5:4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][315]$16316:
      Old ports: A=1084720947, B=157288339, Y=$memory\instruction_memory$rdmux[0][10][157]$b$12772
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][157]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$b$12772 [31:8] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [6] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] 2'00 $memory\instruction_memory$rdmux[0][10][157]$b$12772 [7] 2'00 $memory\instruction_memory$rdmux[0][10][157]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [7] 3'100 $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][363]$16460:
      Old ports: A=11005539, B=6071, Y=$memory\instruction_memory$rdmux[0][10][181]$b$12844
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][181]$b$12844 [31:7] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [5:3] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] 1'0 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] 2'00 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] 2'11 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] 1'1 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][158]$15845:
      Old ports: A=787731, B=1518338287, Y=$memory\instruction_memory$rdmux[0][10][79]$a$12537
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$a$12537 [31:5] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [3] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] 3'000 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][163]$15860:
      Old ports: A=461715, B=1043, Y=$memory\instruction_memory$rdmux[0][10][81]$b$12544
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][81]$b$12544 [10] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$b$12544 [31:11] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [9:8] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [6:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][233]$16070:
      Old ports: A=32'11111111101101010000011110010011, B=32'11111000101000000000010010010011, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12649
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12649 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$b$12649 [31:9] $memory\instruction_memory$rdmux[0][10][116]$b$12649 [7:0] } = { 5'11111 $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] 3'101 $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] 6'000001 $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][334]$16373:
      Old ports: A=329235, B=1299, Y=$memory\instruction_memory$rdmux[0][10][167]$a$12801
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][167]$a$12801 [9:8]
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$a$12801 [31:10] $memory\instruction_memory$rdmux[0][10][167]$a$12801 [7:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][167]$a$12801 [9] 1'0 $memory\instruction_memory$rdmux[0][10][167]$a$12801 [9] 14'00000100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][371]$16484:
      Old ports: A=49635939, B=6071, Y=$memory\instruction_memory$rdmux[0][10][185]$b$12856
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][185]$b$12856 [31:7] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [5:3] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] 1'0 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] 1'0 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] 1'0 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] 1'0 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] 1'0 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] 1'1 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] 1'1 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][97]$15662:
      Old ports: A=101260387, B=1050387, Y=$memory\instruction_memory$rdmux[0][10][48]$b$12445
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][48]$b$12445 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$b$12445 [31:6] $memory\instruction_memory$rdmux[0][10][48]$b$12445 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [4] $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] 2'00 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] 3'000 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] 1'1 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [4] $memory\instruction_memory$rdmux[0][10][48]$b$12445 [4] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][126]$15749:
      Old ports: A=722323, B=787731, Y=$memory\instruction_memory$rdmux[0][10][63]$a$12489
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][63]$a$12489 [18] $memory\instruction_memory$rdmux[0][10][63]$a$12489 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$a$12489 [31:19] $memory\instruction_memory$rdmux[0][10][63]$a$12489 [17:8] $memory\instruction_memory$rdmux[0][10][63]$a$12489 [6:0] } = { 13'0000000000001 $memory\instruction_memory$rdmux[0][10][63]$a$12489 [7] $memory\instruction_memory$rdmux[0][10][63]$a$12489 [7] 15'000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][30]$15461:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][15]$a$12345
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$a$12345 [31:14] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [12:5] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [3:0] } = { $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] 2'00 $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] 1'0 $memory\instruction_memory$rdmux[0][10][15]$a$12345 [4] 2'01 $memory\instruction_memory$rdmux[0][10][15]$a$12345 [4] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [4] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][238]$16085:
      Old ports: A=32'11100111110111111111000001101111, B=2099091, Y=$memory\instruction_memory$rdmux[0][10][119]$a$12657
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$a$12657 [31:5] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [3] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [1:0] } = { $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] 2'00 $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] 1'0 $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][25]$15446:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][12]$b$12337
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][12]$b$12337 [8] $memory\instruction_memory$rdmux[0][10][12]$b$12337 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$b$12337 [31:9] $memory\instruction_memory$rdmux[0][10][12]$b$12337 [7:6] $memory\instruction_memory$rdmux[0][10][12]$b$12337 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][12]$b$12337 [5] $memory\instruction_memory$rdmux[0][10][12]$b$12337 [5] $memory\instruction_memory$rdmux[0][10][12]$b$12337 [5] 10'0100001001 $memory\instruction_memory$rdmux[0][10][12]$b$12337 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][284]$16223:
      Old ports: A=5740307, B=34030691, Y=$memory\instruction_memory$rdmux[0][10][142]$a$12726
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][142]$a$12726 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$a$12726 [31:6] $memory\instruction_memory$rdmux[0][10][142]$a$12726 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [5] 2'00 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12726 [5] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] 2'01 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][313]$16310:
      Old ports: A=1084228659, B=263443, Y=$memory\instruction_memory$rdmux[0][10][156]$b$12769
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][156]$b$12769 [8] $memory\instruction_memory$rdmux[0][10][156]$b$12769 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$b$12769 [31:9] $memory\instruction_memory$rdmux[0][10][156]$b$12769 [7:6] $memory\instruction_memory$rdmux[0][10][156]$b$12769 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][156]$b$12769 [5] 6'000000 $memory\instruction_memory$rdmux[0][10][156]$b$12769 [5] 1'0 $memory\instruction_memory$rdmux[0][10][156]$b$12769 [5] 2'00 $memory\instruction_memory$rdmux[0][10][156]$b$12769 [8] 16'0000000100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][377]$16502:
      Old ports: A=16057651, B=345347, Y=$memory\instruction_memory$rdmux[0][10][188]$b$12865
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][188]$b$12865 [14] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][188]$b$12865 [31:15] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [13:5] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] 13'0101000010100 $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][326]$16349:
      Old ports: A=4195731, B=12029539, Y=$memory\instruction_memory$rdmux[0][10][163]$a$12789
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][163]$a$12789 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$a$12789 [31:6] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5:4] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] 3'000 $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5:4] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [4] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][254]$16133:
      Old ports: A=6812771, B=30737715, Y=$memory\instruction_memory$rdmux[0][10][127]$a$12681
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$a$12681 [31:7] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [5] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] 1'1 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] 2'01 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] 1'1 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] 3'010 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][347]$16412:
      Old ports: A=1463827, B=32'11111110000001101001011011100011, Y=$memory\instruction_memory$rdmux[0][10][173]$b$12820
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][173]$b$12820 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][173]$b$12820 [31:6] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [3:0] } = { $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][173]$b$12820 [4] 4'0110 $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5:4] 6'010110 $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][200]$15971:
      Old ports: A=11007923, B=32'10000000100000000000010100110111, Y=$memory\instruction_memory$rdmux[0][10][100]$a$12600
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$a$12600 [31:8] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [6:3] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [1:0] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12600 [2] 9'000000010 $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] 7'1011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][181]$15914:
      Old ports: A=2451, B=2835, Y=$memory\instruction_memory$rdmux[0][10][90]$b$12571
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][90]$b$12571 [9] $memory\instruction_memory$rdmux[0][10][90]$b$12571 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$b$12571 [31:10] $memory\instruction_memory$rdmux[0][10][90]$b$12571 [8] $memory\instruction_memory$rdmux[0][10][90]$b$12571 [6:0] } = 30'000000000000000000001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][276]$16199:
      Old ports: A=461411, B=28313107, Y=$memory\instruction_memory$rdmux[0][10][138]$a$12714
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][138]$a$12714 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$a$12714 [31:6] $memory\instruction_memory$rdmux[0][10][138]$a$12714 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][138]$a$12714 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12714 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12714 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12714 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12714 [5] $memory\instruction_memory$rdmux[0][10][138]$a$12714 [5] $memory\instruction_memory$rdmux[0][10][138]$a$12714 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][138]$a$12714 [5:4] 3'100 $memory\instruction_memory$rdmux[0][10][138]$a$12714 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][35]$15476:
      Old ports: A=492819, B=46211203, Y=$memory\instruction_memory$rdmux[0][10][17]$b$12352
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$b$12352 [31:8] $memory\instruction_memory$rdmux[0][10][17]$b$12352 [6:5] $memory\instruction_memory$rdmux[0][10][17]$b$12352 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] 3'000 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] 1'1 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][336]$16379:
      Old ports: A=12911923, B=1430931, Y=$memory\instruction_memory$rdmux[0][10][168]$a$12804
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] $memory\instruction_memory$rdmux[0][10][168]$a$12804 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$a$12804 [31:8] $memory\instruction_memory$rdmux[0][10][168]$a$12804 [6] $memory\instruction_memory$rdmux[0][10][168]$a$12804 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][168]$a$12804 [5] $memory\instruction_memory$rdmux[0][10][168]$a$12804 [5] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] 4'0101 $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] 10'0101010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][160]$15851:
      Old ports: A=32773139, B=1455423727, Y=$memory\instruction_memory$rdmux[0][10][80]$a$12540
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$a$12540 [31:5] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [3] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] 2'11 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] 2'00 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][173]$15890:
      Old ports: A=32'11111111111101000000010000010011, B=34678307, Y=$memory\instruction_memory$rdmux[0][10][86]$b$12559
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][86]$b$12559 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$b$12559 [31:6] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [3:0] } = { $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] 1'1 $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] 2'10 $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] 1'0 $memory\instruction_memory$rdmux[0][10][86]$b$12559 [5] 2'00 $memory\instruction_memory$rdmux[0][10][86]$b$12559 [5] 3'001 $memory\instruction_memory$rdmux[0][10][86]$b$12559 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][309]$16298:
      Old ports: A=8746291, B=12656771, Y=$memory\instruction_memory$rdmux[0][10][154]$b$12763
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][154]$b$12763 [7] $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$b$12763 [31:8] $memory\instruction_memory$rdmux[0][10][154]$b$12763 [6:5] $memory\instruction_memory$rdmux[0][10][154]$b$12763 [3:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [7] 3'000 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] 3'010 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] 1'1 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] 1'0 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] 1'0 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] 1'0 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][98]$15665:
      Old ports: A=32'11101111000111111111000001101111, B=67375203, Y=$memory\instruction_memory$rdmux[0][10][49]$a$12447
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][49]$a$12447 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$a$12447 [31:3] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [1:0] } = { $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] 1'1 $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] 3'000 $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] 1'1 $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] 9'100000110 $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][344]$16403:
      Old ports: A=32'11111110101101100110101011100011, B=1299, Y=$memory\instruction_memory$rdmux[0][10][172]$a$12816
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][172]$a$12816 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$a$12816 [31:6] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [3:0] } = { $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] 2'00 $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5:4] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5:4] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][26]$15449:
      Old ports: A=100279, B=1777829779, Y=$memory\instruction_memory$rdmux[0][10][13]$a$12339
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$a$12339 [31:18] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [16:3] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] 1'0 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] 2'00 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] 1'0 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] 11'11000011110 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][204]$15983:
      Old ports: A=15198131, B=37823619, Y=$memory\instruction_memory$rdmux[0][10][102]$a$12606
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][102]$a$12606 [25] $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$a$12606 [31:26] $memory\instruction_memory$rdmux[0][10][102]$a$12606 [24:5] $memory\instruction_memory$rdmux[0][10][102]$a$12606 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 1'1 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 2'00 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 1'1 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 4'1001 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 2'10 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][154]$15833:
      Old ports: A=5576595, B=101171299, Y=$memory\instruction_memory$rdmux[0][10][77]$a$12531
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][77]$a$12531 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$a$12531 [31:6] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5] 2'00 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] 2'01 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5] 1'1 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][360]$16451:
      Old ports: A=1085277491, B=163943, Y=$memory\instruction_memory$rdmux[0][10][180]$a$12840
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][180]$a$12840 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][180]$a$12840 [31:5] $memory\instruction_memory$rdmux[0][10][180]$a$12840 [3] $memory\instruction_memory$rdmux[0][10][180]$a$12840 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] 2'00 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [2] 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][161]$15854:
      Old ports: A=328851, B=17060883, Y=$memory\instruction_memory$rdmux[0][10][80]$b$12541
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][80]$b$12541 [12] $memory\instruction_memory$rdmux[0][10][80]$b$12541 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$b$12541 [31:13] $memory\instruction_memory$rdmux[0][10][80]$b$12541 [11:8] $memory\instruction_memory$rdmux[0][10][80]$b$12541 [6:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][80]$b$12541 [12] 7'0000010 $memory\instruction_memory$rdmux[0][10][80]$b$12541 [7] 1'0 $memory\instruction_memory$rdmux[0][10][80]$b$12541 [12] 12'001000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][358]$16445:
      Old ports: A=1085277619, B=32'11111110000001010101100011100011, Y=$memory\instruction_memory$rdmux[0][10][179]$a$12837
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][179]$a$12837 [31:7] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [5] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [3:0] } = { $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] 1'1 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] 1'0 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] 1'0 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] 1'0 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] 1'0 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] 1'0 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] 1'0 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] 1'0 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][104]$15683:
      Old ports: A=32'11101001010111111111000001101111, B=12584083, Y=$memory\instruction_memory$rdmux[0][10][52]$a$12456
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][52]$a$12456 [4] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$a$12456 [31:5] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [3] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [1:0] } = { $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [4] 2'10 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [4] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][349]$16418:
      Old ports: A=32'11111011010111111111000011101111, B=361747, Y=$memory\instruction_memory$rdmux[0][10][174]$b$12823
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][174]$b$12823 [4] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][174]$b$12823 [31:5] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [3] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [1:0] } = { $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] 1'0 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] 1'0 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] 1'0 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] 1'1 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] 2'11 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] 1'0 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [4] 1'0 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [4] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][294]$16253:
      Old ports: A=32855187, B=134564451, Y=$memory\instruction_memory$rdmux[0][10][147]$a$12741
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][147]$a$12741 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$a$12741 [31:6] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][147]$a$12741 [5] 2'00 $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] 7'0101010 $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [5:4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [5] 1'0 $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][6]$15389:
      Old ports: A=32'11111100111101000010111000100011, B=6071, Y=$memory\instruction_memory$rdmux[0][10][3]$a$12309
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$a$12309 [31:12] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [10:3] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [1:0] } = { $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] 2'00 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] 1'0 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] 4'0000 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [2] 2'11 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [2] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [2] 2'01 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][133]$15770:
      Old ports: A=296211, B=1728053487, Y=$memory\instruction_memory$rdmux[0][10][66]$b$12499
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$b$12499 [31:5] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [3] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] 2'00 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] 2'00 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][290]$16241:
      Old ports: A=1939, B=32'11010010010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][145]$a$12735
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$a$12735 [31:5] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [3] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [1:0] } = { $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][109]$15698:
      Old ports: A=32'11111000101000000000011110010011, B=1084721587, Y=$memory\instruction_memory$rdmux[0][10][54]$b$12463
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$b$12463 [31:10] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [8:6] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [4:0] } = { $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] 8'00010100 $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] 3'000 $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][137]$15782:
      Old ports: A=1774190831, B=17110291, Y=$memory\instruction_memory$rdmux[0][10][68]$b$12505
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$b$12505 [31:5] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [3] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] 1'0 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] 3'001 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] 3'000 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] 3'000 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][307]$16292:
      Old ports: A=24614803, B=32'10000000000000000000010000110111, Y=$memory\instruction_memory$rdmux[0][10][153]$b$12760
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$b$12760 [31:8] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [6:3] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [1:0] } = { $memory\instruction_memory$rdmux[0][10][153]$b$12760 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] 2'00 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] 2'01 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][32]$15467:
      Old ports: A=100279, B=1777829779, Y=$memory\instruction_memory$rdmux[0][10][16]$a$12348
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$a$12348 [31:18] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [16:3] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] 1'0 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] 2'00 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] 1'0 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] 11'11000011110 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][141]$15794:
      Old ports: A=24446259, B=17373075, Y=$memory\instruction_memory$rdmux[0][10][70]$b$12511
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][70]$b$12511 [7] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$b$12511 [31:8] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [6] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [4:0] } = { 9'000000010 $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [7] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] 5'01000 $memory\instruction_memory$rdmux[0][10][70]$b$12511 [7] 2'01 $memory\instruction_memory$rdmux[0][10][70]$b$12511 [7] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][357]$16442:
      Old ports: A=361747, B=163943, Y=$memory\instruction_memory$rdmux[0][10][178]$b$12835
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][178]$b$12835 [31:5] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [3] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [2] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] 5'10000 $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] 1'0 $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] 1'0 $memory\instruction_memory$rdmux[0][10][178]$b$12835 [2] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][54]$15533:
      Old ports: A=336039011, B=267388691, Y=$memory\instruction_memory$rdmux[0][10][27]$a$12381
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][27]$a$12381 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$a$12381 [31:6] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] 3'000 $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] 1'1 $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][214]$16013:
      Old ports: A=1811, B=1939, Y=$memory\instruction_memory$rdmux[0][10][107]$a$12621
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][107]$a$12621 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$a$12621 [31:8] $memory\instruction_memory$rdmux[0][10][107]$a$12621 [6:0] } = 31'0000000000000000000001110010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][232]$16067:
      Old ports: A=11609635, B=1077936367, Y=$memory\instruction_memory$rdmux[0][10][116]$a$12648
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$a$12648 [31:10] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [8:3] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] 3'000 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] 2'00 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] 2'00 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] 1'0 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] 2'10 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][117]$15722:
      Old ports: A=1299, B=32'11101000000111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][58]$b$12475
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][58]$b$12475 [4] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$b$12475 [31:5] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [3] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [1:0] } = { $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$b$12475 [4] 1'0 $memory\instruction_memory$rdmux[0][10][58]$b$12475 [4] 1'0 $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][283]$16220:
      Old ports: A=14091363, B=4687763, Y=$memory\instruction_memory$rdmux[0][10][141]$b$12724
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][141]$b$12724 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$b$12724 [31:6] $memory\instruction_memory$rdmux[0][10][141]$b$12724 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][141]$b$12724 [5] 2'10 $memory\instruction_memory$rdmux[0][10][141]$b$12724 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][141]$b$12724 [4] 5'00001 $memory\instruction_memory$rdmux[0][10][141]$b$12724 [4] $memory\instruction_memory$rdmux[0][10][141]$b$12724 [4] $memory\instruction_memory$rdmux[0][10][141]$b$12724 [4] $memory\instruction_memory$rdmux[0][10][141]$b$12724 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][302]$16277:
      Old ports: A=16777327, B=1171, Y=$memory\instruction_memory$rdmux[0][10][151]$a$12753
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][151]$a$12753 [4] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$a$12753 [31:5] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [3] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][151]$a$12753 [2] 13'0000000000000 $memory\instruction_memory$rdmux[0][10][151]$a$12753 [4] 2'00 $memory\instruction_memory$rdmux[0][10][151]$a$12753 [4] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [2] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [2] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][119]$15728:
      Old ports: A=32'11111111111110101000101010010011, B=17554195, Y=$memory\instruction_memory$rdmux[0][10][59]$b$12478
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][59]$b$12478 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$b$12478 [31:9] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [6:0] } = { $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] 1'1 $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] 3'101 $memory\instruction_memory$rdmux[0][10][59]$b$12478 [8] 1'1 $memory\instruction_memory$rdmux[0][10][59]$b$12478 [8] 1'0 $memory\instruction_memory$rdmux[0][10][59]$b$12478 [8] 10'1010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][34]$15473:
      Old ports: A=499747, B=1939, Y=$memory\instruction_memory$rdmux[0][10][17]$a$12351
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][17]$a$12351 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$a$12351 [31:6] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [3:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5] 1'0 $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$a$12351 [4] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [4] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [4] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][156]$15839:
      Old ports: A=1939, B=32'11010100100111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][78]$a$12534
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$a$12534 [31:5] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [3] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [1:0] } = { $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] 1'0 $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] 1'0 $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] 2'00 $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] 2'00 $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] 1'0 $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][123]$15740:
      Old ports: A=330003, B=1765802223, Y=$memory\instruction_memory$rdmux[0][10][61]$b$12484
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][61]$b$12484 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$b$12484 [31:5] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [3] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] 2'00 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] 3'000 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [4] 2'00 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][49]$15518:
      Old ports: A=14967859, B=32'11111000000101111000100110010011, Y=$memory\instruction_memory$rdmux[0][10][24]$b$12373
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$b$12373 [31:8] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [6] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [4:0] } = { $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] 3'000 $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] 2'01 $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] 1'0 $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] 1'0 $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][125]$15746:
      Old ports: A=32'11111111111110011000100110010011, B=1043, Y=$memory\instruction_memory$rdmux[0][10][62]$b$12487
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][62]$b$12487 [10] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$b$12487 [31:11] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [9:8] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [6:0] } = { $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] 2'00 $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] 3'000 $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] 1'0 $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][166]$15869:
      Old ports: A=32'11101111000111111111000001101111, B=1050515, Y=$memory\instruction_memory$rdmux[0][10][83]$a$12549
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][83]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$a$12549 [31:5] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [3] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [1:0] } = { $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] 4'0001 $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][167]$15872:
      Old ports: A=1299, B=32'11001111000111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][83]$b$12550
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][83]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$b$12550 [31:5] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [3] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [1:0] } = { $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] 2'00 $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] 3'000 $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12550 [4] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12550 [4] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][118]$15725:
      Old ports: A=68279, B=5839763, Y=$memory\instruction_memory$rdmux[0][10][59]$a$12477
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] $memory\instruction_memory$rdmux[0][10][59]$a$12477 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$a$12477 [31:9] $memory\instruction_memory$rdmux[0][10][59]$a$12477 [7:3] $memory\instruction_memory$rdmux[0][10][59]$a$12477 [1:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] 6'001000 $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] 5'10110 $memory\instruction_memory$rdmux[0][10][59]$a$12477 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][135]$15776:
      Old ports: A=1669333231, B=328723, Y=$memory\instruction_memory$rdmux[0][10][67]$b$12502
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][67]$b$12502 [4] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$b$12502 [31:5] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [3] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] 3'000 $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][67]$b$12502 [4] 1'0 $memory\instruction_memory$rdmux[0][10][67]$b$12502 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][67]$b$12502 [4] 2'00 $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][65]$15566:
      Old ports: A=75990931, B=2397331, Y=$memory\instruction_memory$rdmux[0][10][32]$b$12397
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][32]$b$12397 [12] $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$b$12397 [31:13] $memory\instruction_memory$rdmux[0][10][32]$b$12397 [11:9] $memory\instruction_memory$rdmux[0][10][32]$b$12397 [7:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] 2'00 $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] 1'0 $memory\instruction_memory$rdmux[0][10][32]$b$12397 [12] 3'001 $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] 5'10001 $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][130]$15761:
      Old ports: A=292908643, B=278232163, Y=$memory\instruction_memory$rdmux[0][10][65]$a$12495
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][65]$a$12495 [12] $memory\instruction_memory$rdmux[0][10][65]$a$12495 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$a$12495 [31:13] $memory\instruction_memory$rdmux[0][10][65]$a$12495 [11:10] $memory\instruction_memory$rdmux[0][10][65]$a$12495 [8:0] } = { 7'0001000 $memory\instruction_memory$rdmux[0][10][65]$a$12495 [9] $memory\instruction_memory$rdmux[0][10][65]$a$12495 [12] $memory\instruction_memory$rdmux[0][10][65]$a$12495 [9] $memory\instruction_memory$rdmux[0][10][65]$a$12495 [9] 19'1010101111001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][72]$15587:
      Old ports: A=8746291, B=62988419, Y=$memory\instruction_memory$rdmux[0][10][36]$a$12408
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][36]$a$12408 [7] $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$a$12408 [31:8] $memory\instruction_memory$rdmux[0][10][36]$a$12408 [6:5] $memory\instruction_memory$rdmux[0][10][36]$a$12408 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [7] $memory\instruction_memory$rdmux[0][10][36]$a$12408 [7] 1'1 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [7] 3'000 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] 3'010 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] 1'1 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] 1'0 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] 1'0 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] 1'0 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][74]$15593:
      Old ports: A=33167891, B=16082227, Y=$memory\instruction_memory$rdmux[0][10][37]$a$12411
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$a$12411 [31:10] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [8:6] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] 4'1111 $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][78]$15605:
      Old ports: A=33630979, B=29436803, Y=$memory\instruction_memory$rdmux[0][10][39]$a$12417
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$a$12417 [25] $memory\instruction_memory$rdmux[0][10][39]$a$12417 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$a$12417 [31:26] $memory\instruction_memory$rdmux[0][10][39]$a$12417 [24:8] $memory\instruction_memory$rdmux[0][10][39]$a$12417 [6:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][39]$a$12417 [7] $memory\instruction_memory$rdmux[0][10][39]$a$12417 [7] $memory\instruction_memory$rdmux[0][10][39]$a$12417 [7] 21'000001001010110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][82]$15617:
      Old ports: A=590867, B=690963, Y=$memory\instruction_memory$rdmux[0][10][41]$a$12423
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][41]$a$12423 [10] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$a$12423 [31:11] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [9] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [7:0] } = { 14'00000000000010 $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [10] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] 3'000 $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] 8'00010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][84]$15623:
      Old ports: A=721125475, B=3147667, Y=$memory\instruction_memory$rdmux[0][10][42]$a$12426
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][42]$a$12426 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$a$12426 [31:6] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [3:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 2'11 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][185]$15926:
      Old ports: A=302481507, B=267388691, Y=$memory\instruction_memory$rdmux[0][10][92]$b$12577
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][92]$b$12577 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$b$12577 [31:6] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5:4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] 1'1 $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] 1'0 $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] 1'0 $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][103]$15680:
      Old ports: A=32'11100110000111111111000001101111, B=3147539, Y=$memory\instruction_memory$rdmux[0][10][51]$b$12454
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$b$12454 [31:5] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [3] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [1:0] } = { $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] 2'00 $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] 3'000 $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] 1'1 $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][164]$15863:
      Old ports: A=32'11010111110111111111000001101111, B=494611, Y=$memory\instruction_memory$rdmux[0][10][82]$a$12546
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][82]$a$12546 [4] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$a$12546 [31:5] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [3] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [1:0] } = { $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] 1'0 $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] 1'0 $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] 1'0 $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [4] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [4] 3'000 $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][18]$15425:
      Old ports: A=32'11111101110001000010010100000011, B=1270874351, Y=$memory\instruction_memory$rdmux[0][10][9]$a$12327
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$a$12327 [31:9] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [7:3] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [1:0] } = { $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] 1'1 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] 1'1 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] 6'111000 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] 2'00 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] 1'0 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] 1'0 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][348]$16415:
      Old ports: A=32871, B=33427, Y=$memory\instruction_memory$rdmux[0][10][174]$a$12822
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][174]$a$12822 [4] $memory\instruction_memory$rdmux[0][10][174]$a$12822 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][174]$a$12822 [31:5] $memory\instruction_memory$rdmux[0][10][174]$a$12822 [3] $memory\instruction_memory$rdmux[0][10][174]$a$12822 [1:0] } = { 22'0000000000000000100000 $memory\instruction_memory$rdmux[0][10][174]$a$12822 [4] 1'0 $memory\instruction_memory$rdmux[0][10][174]$a$12822 [4] $memory\instruction_memory$rdmux[0][10][174]$a$12822 [2] $memory\instruction_memory$rdmux[0][10][174]$a$12822 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][134]$15773:
      Old ports: A=689555, B=330771, Y=$memory\instruction_memory$rdmux[0][10][67]$a$12501
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][67]$a$12501 [11] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$a$12501 [31:12] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [10:8] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [6:0] } = { 12'000000000000 $memory\instruction_memory$rdmux[0][10][67]$a$12501 [7] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [11] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [7] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [11] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [7] 5'00010 $memory\instruction_memory$rdmux[0][10][67]$a$12501 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][1]$15374:
      Old ports: A=1073807635, B=4194415, Y=$memory\instruction_memory$rdmux[0][10][0]$b$12301
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [31:5] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [3] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][146]$15809:
      Old ports: A=494179, B=28313235, Y=$memory\instruction_memory$rdmux[0][10][73]$a$12519
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][73]$a$12519 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$a$12519 [31:6] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][73]$a$12519 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [4] 1'0 $memory\instruction_memory$rdmux[0][10][73]$a$12519 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [4] 1'0 $memory\instruction_memory$rdmux[0][10][73]$a$12519 [5] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [5] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [5] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [5] 3'000 $memory\instruction_memory$rdmux[0][10][73]$a$12519 [5:4] 2'10 $memory\instruction_memory$rdmux[0][10][73]$a$12519 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][211]$16004:
      Old ports: A=251331683, B=3147667, Y=$memory\instruction_memory$rdmux[0][10][105]$b$12616
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][105]$b$12616 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$b$12616 [31:6] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] 2'11 $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] 6'000001 $memory\instruction_memory$rdmux[0][10][105]$b$12616 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][148]$15815:
      Old ports: A=32'11011000111001101100011011100011, B=166298899, Y=$memory\instruction_memory$rdmux[0][10][74]$a$12522
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][74]$a$12522 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$a$12522 [31:6] $memory\instruction_memory$rdmux[0][10][74]$a$12522 [3:0] } = { $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] 1'0 $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] 3'100 $memory\instruction_memory$rdmux[0][10][74]$a$12522 [4] 4'1110 $memory\instruction_memory$rdmux[0][10][74]$a$12522 [4] $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] 4'0001 $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5:4] $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][239]$16088:
      Old ports: A=689939, B=32'11110010111110110001000011100011, Y=$memory\instruction_memory$rdmux[0][10][119]$b$12658
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][119]$b$12658 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$b$12658 [31:6] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [3:0] } = { $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] 2'00 $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] 3'101 $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5:4] 2'00 $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12658 [4] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [4] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [4] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][246]$16109:
      Old ports: A=738197743, B=331283, Y=$memory\instruction_memory$rdmux[0][10][123]$a$12669
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$a$12669 [31:5] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [3] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] 1'0 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] 7'0000000 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] 1'0 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] 1'0 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][260]$16151:
      Old ports: A=27744019, B=6788115, Y=$memory\instruction_memory$rdmux[0][10][130]$a$12690
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][130]$a$12690 [15] $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$a$12690 [31:16] $memory\instruction_memory$rdmux[0][10][130]$a$12690 [14:9] $memory\instruction_memory$rdmux[0][10][130]$a$12690 [7:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] $memory\instruction_memory$rdmux[0][10][130]$a$12690 [15] 6'100111 $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] 4'0101 $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] 8'00010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][272]$16187:
      Old ports: A=266340243, B=115853923, Y=$memory\instruction_memory$rdmux[0][10][136]$a$12708
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][136]$a$12708 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$a$12708 [31:6] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [4] 2'11 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [4] 5'11100 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] 2'00 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [4] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [4] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][289]$16238:
      Old ports: A=32'11110100000111111111000001101111, B=1050387, Y=$memory\instruction_memory$rdmux[0][10][144]$b$12733
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][144]$b$12733 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$b$12733 [31:5] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [3] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [1:0] } = { $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] 1'0 $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] 6'000001 $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] 1'0 $memory\instruction_memory$rdmux[0][10][144]$b$12733 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][29]$15458:
      Old ports: A=32'11111110000001000010001000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][14]$b$12343
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$b$12343 [31:10] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [8:3] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [1:0] } = { $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][14]$b$12343 [2] 2'10 $memory\instruction_memory$rdmux[0][10][14]$b$12343 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][153]$15830:
      Old ports: A=15172707, B=4523283, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12529
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12529 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$b$12529 [31:6] $memory\instruction_memory$rdmux[0][10][76]$b$12529 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][76]$b$12529 [5] 1'1 $memory\instruction_memory$rdmux[0][10][76]$b$12529 [5] 3'001 $memory\instruction_memory$rdmux[0][10][76]$b$12529 [5] 1'1 $memory\instruction_memory$rdmux[0][10][76]$b$12529 [5] 6'000010 $memory\instruction_memory$rdmux[0][10][76]$b$12529 [4] 1'0 $memory\instruction_memory$rdmux[0][10][76]$b$12529 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][328]$16355:
      Old ports: A=514147, B=166725523, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12792
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12792 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$a$12792 [31:6] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] 2'00 $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5:4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][342]$16397:
      Old ports: A=11958883, B=12605539, Y=$memory\instruction_memory$rdmux[0][10][171]$a$12813
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][171]$a$12813 [22] $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$a$12813 [31:23] $memory\instruction_memory$rdmux[0][10][171]$a$12813 [21:10] $memory\instruction_memory$rdmux[0][10][171]$a$12813 [8:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] 1'0 $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] 3'001 $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] 12'110001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][353]$16430:
      Old ports: A=33427, B=32'11111001000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][176]$b$12829
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][176]$b$12829 [4] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][176]$b$12829 [31:5] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [3] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [1:0] } = { $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] 2'00 $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] 3'000 $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] 1'1 $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] 2'00 $memory\instruction_memory$rdmux[0][10][176]$b$12829 [4] 2'01 $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][369]$16478:
      Old ports: A=25167635, B=1084687667, Y=$memory\instruction_memory$rdmux[0][10][184]$b$12853
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][184]$b$12853 [9] $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][184]$b$12853 [31:10] $memory\instruction_memory$rdmux[0][10][184]$b$12853 [8:6] $memory\instruction_memory$rdmux[0][10][184]$b$12853 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][184]$b$12853 [9] 2'10 $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] 2'00 $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] 14'00000110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][378]$16505:
      Old ports: A=16779027, B=1084687667, Y=$memory\instruction_memory$rdmux[0][10][189]$a$12867
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][189]$a$12867 [9] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][189]$a$12867 [31:10] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [8:6] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][189]$a$12867 [9] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] 1'0 $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] 2'00 $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] 14'00000110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][42]$15497:
      Old ports: A=43067939, B=52504611, Y=$memory\instruction_memory$rdmux[0][10][21]$a$12363
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][21]$a$12363 [21] $memory\instruction_memory$rdmux[0][10][21]$a$12363 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$a$12363 [31:22] $memory\instruction_memory$rdmux[0][10][21]$a$12363 [20:10] $memory\instruction_memory$rdmux[0][10][21]$a$12363 [8:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][21]$a$12363 [21] $memory\instruction_memory$rdmux[0][10][21]$a$12363 [9] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12363 [9] 19'0001001010000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][64]$15563:
      Old ports: A=9921715, B=6071, Y=$memory\instruction_memory$rdmux[0][10][32]$a$12396
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$a$12396 [31:14] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [12:3] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] 2'00 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [2] 2'01 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [2] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [2] 7'1011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][51]$15524:
      Old ports: A=24500115, B=8390967, Y=$memory\instruction_memory$rdmux[0][10][25]$b$12376
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$b$12376 [31:8] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [6:3] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [2] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [2] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] 2'10 $memory\instruction_memory$rdmux[0][10][25]$b$12376 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][244]$16103:
      Old ports: A=17060883, B=17389843, Y=$memory\instruction_memory$rdmux[0][10][122]$a$12666
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$a$12666 [10] $memory\instruction_memory$rdmux[0][10][122]$a$12666 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$a$12666 [31:11] $memory\instruction_memory$rdmux[0][10][122]$a$12666 [9] $memory\instruction_memory$rdmux[0][10][122]$a$12666 [7:0] } = { 12'000000010000 $memory\instruction_memory$rdmux[0][10][122]$a$12666 [8] $memory\instruction_memory$rdmux[0][10][122]$a$12666 [10] 1'0 $memory\instruction_memory$rdmux[0][10][122]$a$12666 [8] 4'0101 $memory\instruction_memory$rdmux[0][10][122]$a$12666 [8] 9'000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][16]$15419:
      Old ports: A=32'11111110100001000010010100000011, B=156238063, Y=$memory\instruction_memory$rdmux[0][10][8]$a$12324
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$a$12324 [31:9] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [7:3] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [1:0] } = { $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] 1'1 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] 2'00 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][222]$16037:
      Old ports: A=1050259, B=32'11101111100111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][111]$a$12633
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][111]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$a$12633 [31:5] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [3] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [1:0] } = { $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] 1'0 $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] 3'001 $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] 1'0 $memory\instruction_memory$rdmux[0][10][111]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [4] 1'0 $memory\instruction_memory$rdmux[0][10][111]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][124]$15743:
      Old ports: A=265235, B=328851, Y=$memory\instruction_memory$rdmux[0][10][62]$a$12486
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][62]$a$12486 [11] $memory\instruction_memory$rdmux[0][10][62]$a$12486 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$a$12486 [31:12] $memory\instruction_memory$rdmux[0][10][62]$a$12486 [10:8] $memory\instruction_memory$rdmux[0][10][62]$a$12486 [6:0] } = { 15'000000000000010 $memory\instruction_memory$rdmux[0][10][62]$a$12486 [7] 14'00001000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][171]$15884:
      Old ports: A=43065891, B=8389687, Y=$memory\instruction_memory$rdmux[0][10][85]$b$12556
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] $memory\instruction_memory$rdmux[0][10][85]$b$12556 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$b$12556 [31:10] $memory\instruction_memory$rdmux[0][10][85]$b$12556 [8:3] $memory\instruction_memory$rdmux[0][10][85]$b$12556 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] 4'0100 $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] 3'000 $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] 2'00 $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] 2'00 $memory\instruction_memory$rdmux[0][10][85]$b$12556 [2] 4'0001 $memory\instruction_memory$rdmux[0][10][85]$b$12556 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][14]$15413:
      Old ports: A=32'11111110000001000010011110000011, B=499747, Y=$memory\instruction_memory$rdmux[0][10][7]$a$12321
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$a$12321 [31:8] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [6] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [4:0] } = { $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] 7'0000001 $memory\instruction_memory$rdmux[0][10][7]$a$12321 [5] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [5] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][376]$16499:
      Old ports: A=210208659, B=17126675, Y=$memory\instruction_memory$rdmux[0][10][188]$a$12864
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][188]$a$12864 [12] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][188]$a$12864 [31:13] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [11:8] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] 1'0 $memory\instruction_memory$rdmux[0][10][188]$a$12864 [12] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] 1'1 $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [12] 3'001 $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][287]$16232:
      Old ports: A=267388691, B=1939, Y=$memory\instruction_memory$rdmux[0][10][143]$b$12730
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$b$12730 [31:21] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [19:8] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] 19'0000000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][175]$15896:
      Old ports: A=21048355, B=23144483, Y=$memory\instruction_memory$rdmux[0][10][87]$b$12562
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][87]$b$12562 [21] $memory\instruction_memory$rdmux[0][10][87]$b$12562 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$b$12562 [31:22] $memory\instruction_memory$rdmux[0][10][87]$b$12562 [20:11] $memory\instruction_memory$rdmux[0][10][87]$b$12562 [9:0] } = 30'000000010100001001010000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][273]$16190:
      Old ports: A=6559635, B=9951123, Y=$memory\instruction_memory$rdmux[0][10][136]$b$12709
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][136]$b$12709 [21] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] }
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$b$12709 [31:22] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [20:15] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [13:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [21] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] 2'01 $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] 14'01011110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][230]$16061:
      Old ports: A=267388051, B=3148563, Y=$memory\instruction_memory$rdmux[0][10][115]$a$12645
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][115]$a$12645 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$a$12645 [31:9] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] 10'1100000000 $memory\instruction_memory$rdmux[0][10][115]$a$12645 [8:7] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][288]$16235:
      Old ports: A=32'11010011100111111111000001101111, B=558227, Y=$memory\instruction_memory$rdmux[0][10][144]$a$12732
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][144]$a$12732 [4] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$a$12732 [31:5] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [3] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [1:0] } = { $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 2'00 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 2'00 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 1'1 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 1'1 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [4] 2'00 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [4] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][312]$16307:
      Old ports: A=16843027, B=32871, Y=$memory\instruction_memory$rdmux[0][10][156]$a$12768
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][156]$a$12768 [4] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$a$12768 [31:5] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [3] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][156]$a$12768 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][156]$a$12768 [4] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][156]$a$12768 [4] 1'0 $memory\instruction_memory$rdmux[0][10][156]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][81]$15614:
      Old ports: A=1299, B=32'11111010000111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][40]$b$12421
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][40]$b$12421 [4] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$b$12421 [31:5] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [3] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [1:0] } = { $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12421 [4] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12421 [4] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][240]$16091:
      Old ports: A=460819, B=1939, Y=$memory\instruction_memory$rdmux[0][10][120]$a$12660
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][120]$a$12660 [11] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$a$12660 [31:12] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [10:8] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [6:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][120]$a$12660 [11] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [11] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [11] 4'0000 $memory\instruction_memory$rdmux[0][10][120]$a$12660 [7] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [7] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][85]$15626:
      Old ports: A=32'11110110111110111000110011100011, B=1050515, Y=$memory\instruction_memory$rdmux[0][10][42]$b$12427
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][42]$b$12427 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$b$12427 [31:6] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [3:0] } = { $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'0 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'0 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'1 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'0 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 3'000 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'1 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [4] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [4] 1'1 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][151]$15824:
      Old ports: A=7698323, B=494179, Y=$memory\instruction_memory$rdmux[0][10][75]$b$12526
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][75]$b$12526 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$b$12526 [31:6] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] 2'01 $memory\instruction_memory$rdmux[0][10][75]$b$12526 [5] 1'1 $memory\instruction_memory$rdmux[0][10][75]$b$12526 [5:4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][152]$15827:
      Old ports: A=16086931, B=4196115, Y=$memory\instruction_memory$rdmux[0][10][76]$a$12528
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][76]$a$12528 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$a$12528 [31:8] $memory\instruction_memory$rdmux[0][10][76]$a$12528 [6:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] 1'1 $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][90]$15641:
      Old ports: A=14091363, B=4457491, Y=$memory\instruction_memory$rdmux[0][10][45]$a$12435
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][45]$a$12435 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$a$12435 [31:6] $memory\instruction_memory$rdmux[0][10][45]$a$12435 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][45]$a$12435 [5] 2'10 $memory\instruction_memory$rdmux[0][10][45]$a$12435 [5] 2'01 $memory\instruction_memory$rdmux[0][10][45]$a$12435 [5] $memory\instruction_memory$rdmux[0][10][45]$a$12435 [5] 9'000001000 $memory\instruction_memory$rdmux[0][10][45]$a$12435 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][106]$15689:
      Old ports: A=32'11100100100111111111000001101111, B=263443, Y=$memory\instruction_memory$rdmux[0][10][53]$a$12459
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][53]$a$12459 [4] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$a$12459 [31:5] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [3] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [1:0] } = { $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] 2'00 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] 2'00 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] 2'00 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] 1'1 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [4] 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [4] 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][297]$16262:
      Old ports: A=157288339, B=149408867, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12745
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12745 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$b$12745 [31:6] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [3:0] } = { 7'0000100 $memory\instruction_memory$rdmux[0][10][148]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] 4'1100 $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] 2'00 $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] 1'1 $memory\instruction_memory$rdmux[0][10][148]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][189]$15938:
      Old ports: A=1683, B=21678131, Y=$memory\instruction_memory$rdmux[0][10][94]$b$12583
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][94]$b$12583 [7] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$b$12583 [31:8] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [6] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] 1'0 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] 2'00 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] 1'0 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] 1'0 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] 2'00 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [7] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][115]$15716:
      Old ports: A=1811, B=32'11100011100111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][57]$b$12472
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][57]$b$12472 [4] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$b$12472 [31:5] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [3] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [1:0] } = { $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] 3'000 $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] 2'00 $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] 1'0 $memory\instruction_memory$rdmux[0][10][57]$b$12472 [4] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [4] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][258]$16145:
      Old ports: A=6755987, B=17291155, Y=$memory\instruction_memory$rdmux[0][10][129]$a$12687
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][129]$a$12687 [21] $memory\instruction_memory$rdmux[0][10][129]$a$12687 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$a$12687 [31:22] $memory\instruction_memory$rdmux[0][10][129]$a$12687 [20:9] $memory\instruction_memory$rdmux[0][10][129]$a$12687 [7:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][129]$a$12687 [8] 1'0 $memory\instruction_memory$rdmux[0][10][129]$a$12687 [21] 5'00111 $memory\instruction_memory$rdmux[0][10][129]$a$12687 [8] $memory\instruction_memory$rdmux[0][10][129]$a$12687 [8] 13'0101110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][192]$15947:
      Old ports: A=6071, B=143099795, Y=$memory\instruction_memory$rdmux[0][10][96]$a$12588
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$a$12588 [31:16] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [14:3] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] 3'000 $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] 2'00 $memory\instruction_memory$rdmux[0][10][96]$a$12588 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][96]$a$12588 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][322]$16337:
      Old ports: A=32'11111111101101010000011110010011, B=15995955, Y=$memory\instruction_memory$rdmux[0][10][161]$a$12783
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$a$12783 [31:8] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [6] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [4:0] } = { $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12783 [5] 5'11010 $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] 3'000 $memory\instruction_memory$rdmux[0][10][161]$a$12783 [5] 2'01 $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][310]$16301:
      Old ports: A=8463363, B=32806035, Y=$memory\instruction_memory$rdmux[0][10][155]$a$12765
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][155]$a$12765 [13] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$a$12765 [31:14] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [12:5] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [13] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] 4'0100 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][194]$15953:
      Old ports: A=632707, B=491623, Y=$memory\instruction_memory$rdmux[0][10][97]$a$12591
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$a$12591 [31:8] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [6:3] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [1:0] } = { 12'000000000000 $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] 3'110 $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] 2'00 $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][122]$15737:
      Old ports: A=1824522479, B=689555, Y=$memory\instruction_memory$rdmux[0][10][61]$a$12483
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$a$12483 [31:5] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [3] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] 2'00 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] 2'00 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] 1'1 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][202]$15977:
      Old ports: A=42017795, B=11007923, Y=$memory\instruction_memory$rdmux[0][10][101]$a$12603
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][101]$a$12603 [25] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$a$12603 [31:26] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [24:5] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [3:0] } = { 9'000000010 $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] 2'00 $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] 2'01 $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] 1'0 $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][195]$15956:
      Old ports: A=267682963, B=336139875, Y=$memory\instruction_memory$rdmux[0][10][97]$b$12592
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][97]$b$12592 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$b$12592 [31:6] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5:4] 2'00 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5] 2'01 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][179]$15908:
      Old ports: A=3413011, B=67110839, Y=$memory\instruction_memory$rdmux[0][10][89]$b$12568
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][89]$b$12568 [12] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$b$12568 [31:13] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [11:3] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [12] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [12] 1'0 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [12] 7'0000001 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] 1'0 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][19]$15428:
      Old ports: A=329619, B=32'11111100111101000010110000100011, Y=$memory\instruction_memory$rdmux[0][10][9]$b$12328
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][9]$b$12328 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$b$12328 [31:6] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [3:0] } = { $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] 2'00 $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] 3'010 $memory\instruction_memory$rdmux[0][10][9]$b$12328 [4] 2'00 $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12328 [4] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [4] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][375]$16496:
      Old ports: A=32871, B=6071, Y=$memory\instruction_memory$rdmux[0][10][187]$b$12862
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][187]$b$12862 [6] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][187]$b$12862 [31:7] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [5] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [3:0] } = { 16'0000000000000000 $memory\instruction_memory$rdmux[0][10][187]$b$12862 [6] 2'00 $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] 1'0 $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] 5'10111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][201]$15974:
      Old ports: A=32'11111111111101010000010100010011, B=46211203, Y=$memory\instruction_memory$rdmux[0][10][100]$b$12601
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [7] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31:8] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [6:5] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [3:0] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 2'11 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 4'0100 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [7] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][333]$16370:
      Old ports: A=10777651, B=32'11110001010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][166]$b$12799
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][166]$b$12799 [4] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$b$12799 [31:5] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [3] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [1:0] } = { $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] 3'000 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [4] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [4] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] 4'1110 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [4] 3'000 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][226]$16049:
      Old ports: A=1132462319, B=32'11111111101101010000011110010011, Y=$memory\instruction_memory$rdmux[0][10][113]$a$12639
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$a$12639 [31:5] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [3] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [1:0] } = { $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] 4'1110 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][197]$15962:
      Old ports: A=32'11111100010111111111000001101111, B=2067, Y=$memory\instruction_memory$rdmux[0][10][98]$b$12595
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][98]$b$12595 [4] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$b$12595 [31:5] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [3] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [1:0] } = { $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] 3'000 $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] 1'0 $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][206]$15989:
      Old ports: A=25242115, B=21047939, Y=$memory\instruction_memory$rdmux[0][10][103]$a$12609
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][103]$a$12609 [23] $memory\instruction_memory$rdmux[0][10][103]$a$12609 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$a$12609 [31:24] $memory\instruction_memory$rdmux[0][10][103]$a$12609 [22:8] $memory\instruction_memory$rdmux[0][10][103]$a$12609 [6:0] } = { 8'00000001 $memory\instruction_memory$rdmux[0][10][103]$a$12609 [7] 21'000001001010100000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][213]$16010:
      Old ports: A=460819, B=620436579, Y=$memory\instruction_memory$rdmux[0][10][106]$b$12619
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][106]$b$12619 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$b$12619 [31:6] $memory\instruction_memory$rdmux[0][10][106]$b$12619 [3:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5:4] 5'11000 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] 1'1 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] 3'000 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][21]$15434:
      Old ports: A=329619, B=492947, Y=$memory\instruction_memory$rdmux[0][10][10]$b$12331
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][10]$b$12331 [15] $memory\instruction_memory$rdmux[0][10][10]$b$12331 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$b$12331 [31:16] $memory\instruction_memory$rdmux[0][10][10]$b$12331 [14:10] $memory\instruction_memory$rdmux[0][10][10]$b$12331 [8:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][10]$b$12331 [15] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][228]$16055:
      Old ports: A=32'11111000101001001000010010010011, B=1683, Y=$memory\instruction_memory$rdmux[0][10][114]$a$12642
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$a$12642 [31:16] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [14:10] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [8:0] } = { $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] 3'000 $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] 2'00 $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] 16'0000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][234]$16073:
      Old ports: A=15995955, B=1084523699, Y=$memory\instruction_memory$rdmux[0][10][117]$a$12651
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][117]$a$12651 [12] $memory\instruction_memory$rdmux[0][10][117]$a$12651 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$a$12651 [31:13] $memory\instruction_memory$rdmux[0][10][117]$a$12651 [11:8] $memory\instruction_memory$rdmux[0][10][117]$a$12651 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][117]$a$12651 [7] 7'0000001 $memory\instruction_memory$rdmux[0][10][117]$a$12651 [12] 1'1 $memory\instruction_memory$rdmux[0][10][117]$a$12651 [12] 4'0100 $memory\instruction_memory$rdmux[0][10][117]$a$12651 [7] 13'0001000110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][241]$16094:
      Old ports: A=267388691, B=32'11101010110111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][120]$b$12661
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$b$12661 [31:5] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [3] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [1:0] } = { $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] 2'01 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] 1'1 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] 2'11 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] 1'1 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] 1'0 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] 1'0 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][248]$16115:
      Old ports: A=721420527, B=329491, Y=$memory\instruction_memory$rdmux[0][10][124]$a$12672
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$a$12672 [31:5] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [3] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] 1'0 $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] 1'0 $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] 1'0 $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][257]$16142:
      Old ports: A=17241875, B=29820723, Y=$memory\instruction_memory$rdmux[0][10][128]$b$12685
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][128]$b$12685 [12] $memory\instruction_memory$rdmux[0][10][128]$b$12685 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$b$12685 [31:13] $memory\instruction_memory$rdmux[0][10][128]$b$12685 [11:6] $memory\instruction_memory$rdmux[0][10][128]$b$12685 [4:0] } = { 8'00000001 $memory\instruction_memory$rdmux[0][10][128]$b$12685 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12685 [5] 20'00011100001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][263]$16160:
      Old ports: A=1333139, B=1340435, Y=$memory\instruction_memory$rdmux[0][10][131]$b$12694
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][131]$b$12694 [13] $memory\instruction_memory$rdmux[0][10][131]$b$12694 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$b$12694 [31:14] $memory\instruction_memory$rdmux[0][10][131]$b$12694 [12:8] $memory\instruction_memory$rdmux[0][10][131]$b$12694 [6:0] } = { 21'000000000001010001101 $memory\instruction_memory$rdmux[0][10][131]$b$12694 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12694 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][270]$16181:
      Old ports: A=32'11111000000000000000011110110111, B=32'11111111111101111000011110010011, Y=$memory\instruction_memory$rdmux[0][10][135]$a$12705
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$a$12705 [31:16] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [14:3] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [1:0] } = { 5'11111 $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] 9'000011110 $memory\instruction_memory$rdmux[0][10][135]$a$12705 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][277]$16202:
      Old ports: A=1811, B=1939, Y=$memory\instruction_memory$rdmux[0][10][138]$b$12715
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][138]$b$12715 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$b$12715 [31:8] $memory\instruction_memory$rdmux[0][10][138]$b$12715 [6:0] } = 31'0000000000000000000001110010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][285]$16226:
      Old ports: A=6789011, B=9951123, Y=$memory\instruction_memory$rdmux[0][10][142]$b$12727
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][142]$b$12727 [21] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [14] }
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$b$12727 [31:22] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [20:15] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [13:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][142]$b$12727 [14] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [21] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [14] 19'0111101011110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][291]$16244:
      Old ports: A=32'11111111000000010000000100010011, B=1123875, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12736
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12736 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$b$12736 [31:6] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [3:0] } = { $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] 3'000 $memory\instruction_memory$rdmux[0][10][145]$b$12736 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][145]$b$12736 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$b$12736 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][299]$16268:
      Old ports: A=279368803, B=32'11111111100001010000010100010011, Y=$memory\instruction_memory$rdmux[0][10][149]$b$12748
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][149]$b$12748 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$b$12748 [31:6] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [3:0] } = { $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] 1'1 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] 2'10 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5] 3'001 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5:4] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5] $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5] 1'0 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5] 3'010 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] 1'0 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][304]$16283:
      Old ports: A=8389943, B=32'11111111111101010000010100010011, Y=$memory\instruction_memory$rdmux[0][10][152]$a$12756
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$a$12756 [31:17] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [15:3] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [1:0] } = { $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] 1'0 $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] 11'00000010100 $memory\instruction_memory$rdmux[0][10][152]$a$12756 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][317]$16322:
      Old ports: A=48746595, B=28641171, Y=$memory\instruction_memory$rdmux[0][10][158]$b$12775
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][158]$b$12775 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$b$12775 [31:6] $memory\instruction_memory$rdmux[0][10][158]$b$12775 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [4] 2'01 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5] $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5] 1'0 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5] 1'0 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [4] $memory\instruction_memory$rdmux[0][10][158]$b$12775 [4] $memory\instruction_memory$rdmux[0][10][158]$b$12775 [4] $memory\instruction_memory$rdmux[0][10][158]$b$12775 [4] $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][323]$16340:
      Old ports: A=32'11111100000000000000011000110111, B=32'11111111111101100000011000010011, Y=$memory\instruction_memory$rdmux[0][10][161]$b$12784
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$b$12784 [31:18] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [16:3] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [1:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] 1'0 $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] 11'00000011000 $memory\instruction_memory$rdmux[0][10][161]$b$12784 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][330]$16361:
      Old ports: A=6722579, B=9720851, Y=$memory\instruction_memory$rdmux[0][10][165]$a$12795
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][165]$a$12795 [15:14]
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$a$12795 [31:16] $memory\instruction_memory$rdmux[0][10][165]$a$12795 [13:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][165]$a$12795 [14] $memory\instruction_memory$rdmux[0][10][165]$a$12795 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12795 [15:14] 2'01 $memory\instruction_memory$rdmux[0][10][165]$a$12795 [15] 15'001010000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][337]$16382:
      Old ports: A=1447443, B=32'11111110000001011001011011100011, Y=$memory\instruction_memory$rdmux[0][10][168]$b$12805
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][168]$b$12805 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$b$12805 [31:6] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [3:0] } = { $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][168]$b$12805 [4] 2'01 $memory\instruction_memory$rdmux[0][10][168]$b$12805 [4] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] 7'0010110 $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][345]$16406:
      Old ports: A=12969571, B=1086686643, Y=$memory\instruction_memory$rdmux[0][10][172]$b$12817
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][172]$b$12817 [6] $memory\instruction_memory$rdmux[0][10][172]$b$12817 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$b$12817 [31:7] $memory\instruction_memory$rdmux[0][10][172]$b$12817 [5] $memory\instruction_memory$rdmux[0][10][172]$b$12817 [3:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12817 [4] 15'000000110001011 $memory\instruction_memory$rdmux[0][10][172]$b$12817 [6] $memory\instruction_memory$rdmux[0][10][172]$b$12817 [6] 3'001 $memory\instruction_memory$rdmux[0][10][172]$b$12817 [6] $memory\instruction_memory$rdmux[0][10][172]$b$12817 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12817 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][351]$16424:
      Old ports: A=383075, B=1085277619, Y=$memory\instruction_memory$rdmux[0][10][175]$b$12826
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][175]$b$12826 [31:7] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [5] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [3:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] 1'0 $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] 1'0 $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] 1'0 $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] 1'0 $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] 1'0 $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][359]$16448:
      Old ports: A=1084228915, B=32'11110110000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][179]$b$12838
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][179]$b$12838 [4] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][179]$b$12838 [31:5] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [3] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [1:0] } = { $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] 1'1 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] 1'0 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] 1'0 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [4] 1'0 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [4] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] 1'0 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [4] 1'0 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [4] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] 1'1 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][365]$16466:
      Old ports: A=345347, B=1084687667, Y=$memory\instruction_memory$rdmux[0][10][182]$b$12847
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][182]$b$12847 [14] $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][182]$b$12847 [31:15] $memory\instruction_memory$rdmux[0][10][182]$b$12847 [13:5] $memory\instruction_memory$rdmux[0][10][182]$b$12847 [3:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] 1'0 $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] 3'001 $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] 10'1000010100 $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][374]$16493:
      Old ports: A=8390419, B=1084687667, Y=$memory\instruction_memory$rdmux[0][10][187]$a$12861
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][187]$a$12861 [9] $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][187]$a$12861 [31:10] $memory\instruction_memory$rdmux[0][10][187]$a$12861 [8:6] $memory\instruction_memory$rdmux[0][10][187]$a$12861 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] 8'00000010 $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] 2'00 $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] 14'00000110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][76]$15599:
      Old ports: A=50407683, B=46213507, Y=$memory\instruction_memory$rdmux[0][10][38]$a$12414
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][38]$a$12414 [24] $memory\instruction_memory$rdmux[0][10][38]$a$12414 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$a$12414 [31:25] $memory\instruction_memory$rdmux[0][10][38]$a$12414 [23:8] $memory\instruction_memory$rdmux[0][10][38]$a$12414 [6:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][38]$a$12414 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12414 [7] 21'000001001010010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][45]$15506:
      Old ports: A=267909011, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][22]$b$12367
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$b$12367 [31:8] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [6] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] 1'1 $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] 1'1 $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] 2'01 $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] 5'11101 $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][280]$16211:
      Old ports: A=13915187, B=16017331, Y=$memory\instruction_memory$rdmux[0][10][140]$a$12720
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][140]$a$12720 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$a$12720 [31:13] $memory\instruction_memory$rdmux[0][10][140]$a$12720 [11:8] $memory\instruction_memory$rdmux[0][10][140]$a$12720 [6:0] } = { 10'0000000011 $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] 7'1010001 $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] 2'01 $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][47]$15512:
      Old ports: A=267388691, B=451380835, Y=$memory\instruction_memory$rdmux[0][10][23]$b$12370
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][23]$b$12370 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$b$12370 [31:6] $memory\instruction_memory$rdmux[0][10][23]$b$12370 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [4] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [4] 3'111 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [4] 1'0 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5] 6'000011 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [4] 1'0 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][46]$15509:
      Old ports: A=658195, B=436699235, Y=$memory\instruction_memory$rdmux[0][10][23]$a$12369
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][23]$a$12369 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$a$12369 [31:6] $memory\instruction_memory$rdmux[0][10][23]$a$12369 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] 1'0 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [4] $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] 3'000 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [4] 1'0 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [4] $memory\instruction_memory$rdmux[0][10][23]$a$12369 [4] 1'0 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][187]$15932:
      Old ports: A=32'11111000000101111000011110010011, B=67110711, Y=$memory\instruction_memory$rdmux[0][10][93]$b$12580
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$b$12580 [31:8] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [6:3] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [1:0] } = { $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] 1'0 $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] 8'00001110 $memory\instruction_memory$rdmux[0][10][93]$b$12580 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][52]$15527:
      Old ports: A=32'11111111111110010000100100010011, B=267909011, Y=$memory\instruction_memory$rdmux[0][10][26]$a$12378
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$a$12378 [31:12] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [10:8] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [6:0] } = { $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] 8'11111111 $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] 1'1 $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][203]$15980:
      Old ports: A=24581907, B=33035539, Y=$memory\instruction_memory$rdmux[0][10][101]$b$12604
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][101]$b$12604 [19] $memory\instruction_memory$rdmux[0][10][101]$b$12604 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$b$12604 [31:20] $memory\instruction_memory$rdmux[0][10][101]$b$12604 [18:10] $memory\instruction_memory$rdmux[0][10][101]$b$12604 [8:0] } = { 8'00000001 $memory\instruction_memory$rdmux[0][10][101]$b$12604 [19] 3'111 $memory\instruction_memory$rdmux[0][10][101]$b$12604 [9] $memory\instruction_memory$rdmux[0][10][101]$b$12604 [9] $memory\instruction_memory$rdmux[0][10][101]$b$12604 [9] 15'000101100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][350]$16421:
      Old ports: A=163943, B=1084228915, Y=$memory\instruction_memory$rdmux[0][10][175]$a$12825
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][175]$a$12825 [4] $memory\instruction_memory$rdmux[0][10][175]$a$12825 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][175]$a$12825 [31:5] $memory\instruction_memory$rdmux[0][10][175]$a$12825 [3] $memory\instruction_memory$rdmux[0][10][175]$a$12825 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [4] 1'0 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [4] 3'000 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [2] 1'0 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [4] 1'0 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [4] 1'0 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][105]$15686:
      Old ports: A=267389331, B=3148691, Y=$memory\instruction_memory$rdmux[0][10][52]$b$12457
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$b$12457 [31:23] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [21:10] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [8:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] 21'110000000010110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][67]$15572:
      Old ports: A=22694451, B=491623, Y=$memory\instruction_memory$rdmux[0][10][33]$b$12400
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$b$12400 [31:5] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [3] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [2] 1'1 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [2] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [2] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] 2'00 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] 2'00 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][208]$15995:
      Old ports: A=50397459, B=32871, Y=$memory\instruction_memory$rdmux[0][10][104]$a$12612
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$a$12612 [31:5] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [3] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] 1'0 $memory\instruction_memory$rdmux[0][10][104]$a$12612 [2] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][321]$16334:
      Old ports: A=5244819, B=10999395, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12781
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12781 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$b$12781 [31:6] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5:4] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] 3'011 $memory\instruction_memory$rdmux[0][10][160]$b$12781 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][60]$15551:
      Old ports: A=2397331, B=16024755, Y=$memory\instruction_memory$rdmux[0][10][30]$a$12390
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][30]$a$12390 [12] $memory\instruction_memory$rdmux[0][10][30]$a$12390 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$a$12390 [31:13] $memory\instruction_memory$rdmux[0][10][30]$a$12390 [11:6] $memory\instruction_memory$rdmux[0][10][30]$a$12390 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][30]$a$12390 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12390 [5] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12390 [5] 18'010010001001010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][157]$15842:
      Old ports: A=1334291, B=722323, Y=$memory\instruction_memory$rdmux[0][10][78]$b$12535
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][78]$b$12535 [11] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$b$12535 [31:12] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [10:8] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [6:0] } = { 11'00000000000 $memory\instruction_memory$rdmux[0][10][78]$b$12535 [11] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [7] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [11] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [7] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [7] 1'0 $memory\instruction_memory$rdmux[0][10][78]$b$12535 [11] 1'0 $memory\instruction_memory$rdmux[0][10][78]$b$12535 [11] 2'10 $memory\instruction_memory$rdmux[0][10][78]$b$12535 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][186]$15929:
      Old ports: A=82281571, B=3741971, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12579
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12579 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$a$12579 [31:6] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] 2'00 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] 2'00 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] 1'0 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [4] 1'0 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][28]$15455:
      Old ports: A=267388691, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][14]$a$12342
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][14]$a$12342 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$a$12342 [31:6] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] 3'111 $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] 1'0 $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5] 1'0 $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5] 2'00 $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][242]$16097:
      Old ports: A=69303, B=32'11111111111111101000001100010011, Y=$memory\instruction_memory$rdmux[0][10][121]$a$12663
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$a$12663 [31:9] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [7:3] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [1:0] } = { $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] 3'000 $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][271]$16184:
      Old ports: A=16020531, B=134514451, Y=$memory\instruction_memory$rdmux[0][10][135]$b$12706
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$b$12706 [8] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$b$12706 [31:9] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [7:6] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][135]$b$12706 [8] 3'000 $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][135]$b$12706 [8] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] 2'01 $memory\instruction_memory$rdmux[0][10][135]$b$12706 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][155]$15836:
      Old ports: A=6624531, B=9786643, Y=$memory\instruction_memory$rdmux[0][10][77]$b$12532
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][77]$b$12532 [21] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [14] }
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$b$12532 [31:22] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [20:15] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [13:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][77]$b$12532 [14] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [21] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [14] 19'0101001010100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][15]$15416:
      Old ports: A=32'11111110000001000010010000100011, B=83886191, Y=$memory\instruction_memory$rdmux[0][10][7]$b$12322
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$b$12322 [31:11] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [9:3] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [1:0] } = { $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] 1'1 $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] 4'0000 $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] 5'00000 $memory\instruction_memory$rdmux[0][10][7]$b$12322 [2] 2'10 $memory\instruction_memory$rdmux[0][10][7]$b$12322 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][68]$15575:
      Old ports: A=2579, B=267388819, Y=$memory\instruction_memory$rdmux[0][10][34]$a$12402
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][34]$a$12402 [11] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$a$12402 [31:12] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [10:8] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] 8'00000000 $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] 1'1 $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][169]$15878:
      Old ports: A=1299, B=32'11001110000111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][84]$b$12553
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][84]$b$12553 [4] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$b$12553 [31:5] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [3] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [1:0] } = { $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] 2'00 $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] 1'0 $memory\instruction_memory$rdmux[0][10][84]$b$12553 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$b$12553 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][306]$16289:
      Old ports: A=32'11111111111101010000010100010011, B=10777907, Y=$memory\instruction_memory$rdmux[0][10][153]$a$12759
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$a$12759 [31:17] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [15:6] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [4:0] } = { $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] 1'1 $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] 1'1 $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] 4'0100 $memory\instruction_memory$rdmux[0][10][153]$a$12759 [5] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [5] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [5] 11'01010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][227]$16052:
      Old ports: A=1084523699, B=16324915, Y=$memory\instruction_memory$rdmux[0][10][113]$b$12640
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][113]$b$12640 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$b$12640 [31:9] $memory\instruction_memory$rdmux[0][10][113]$b$12640 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][113]$b$12640 [7] 7'0000001 $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8] 1'1 $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8] $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8:7] 1'0 $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8:7] 2'00 $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8] $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8:7] 8'00110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][281]$16214:
      Old ports: A=7862035, B=461411, Y=$memory\instruction_memory$rdmux[0][10][140]$b$12721
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][140]$b$12721 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$b$12721 [31:6] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12721 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][218]$16025:
      Old ports: A=4196755, B=1171, Y=$memory\instruction_memory$rdmux[0][10][109]$a$12627
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][109]$a$12627 [10] $memory\instruction_memory$rdmux[0][10][109]$a$12627 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$a$12627 [31:11] $memory\instruction_memory$rdmux[0][10][109]$a$12627 [9] $memory\instruction_memory$rdmux[0][10][109]$a$12627 [7:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][109]$a$12627 [8] 10'0000000000 $memory\instruction_memory$rdmux[0][10][109]$a$12627 [8] 9'010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][335]$16376:
      Old ports: A=1439379, B=427107, Y=$memory\instruction_memory$rdmux[0][10][167]$b$12802
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][167]$b$12802 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$b$12802 [31:6] $memory\instruction_memory$rdmux[0][10][167]$b$12802 [3:0] } = { 11'00000000000 $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] 2'01 $memory\instruction_memory$rdmux[0][10][167]$b$12802 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] 2'01 $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] $memory\instruction_memory$rdmux[0][10][167]$b$12802 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][216]$16019:
      Old ports: A=24500115, B=8390967, Y=$memory\instruction_memory$rdmux[0][10][108]$a$12624
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$a$12624 [31:8] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [6:3] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [2] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] 1'0 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] 1'0 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] 1'0 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [2] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] 2'10 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][75]$15596:
      Old ports: A=21325107, B=54600835, Y=$memory\instruction_memory$rdmux[0][10][37]$b$12412
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][37]$b$12412 [7] $memory\instruction_memory$rdmux[0][10][37]$b$12412 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$b$12412 [31:8] $memory\instruction_memory$rdmux[0][10][37]$b$12412 [6:5] $memory\instruction_memory$rdmux[0][10][37]$b$12412 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][37]$b$12412 [7] 6'101000 $memory\instruction_memory$rdmux[0][10][37]$b$12412 [4] 3'010 $memory\instruction_memory$rdmux[0][10][37]$b$12412 [4] 5'10010 $memory\instruction_memory$rdmux[0][10][37]$b$12412 [4] 1'0 $memory\instruction_memory$rdmux[0][10][37]$b$12412 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][298]$16265:
      Old ports: A=8390291, B=267876243, Y=$memory\instruction_memory$rdmux[0][10][149]$a$12747
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][149]$a$12747 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$a$12747 [31:9] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [7:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] 1'0 $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] 1'0 $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][128]$15755:
      Old ports: A=8742195, B=9797219, Y=$memory\instruction_memory$rdmux[0][10][64]$a$12492
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] $memory\instruction_memory$rdmux[0][10][64]$a$12492 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$a$12492 [31:7] $memory\instruction_memory$rdmux[0][10][64]$a$12492 [5] $memory\instruction_memory$rdmux[0][10][64]$a$12492 [3:0] } = { 11'00000000100 $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] 7'0101011 $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] 1'1 $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] $memory\instruction_memory$rdmux[0][10][64]$a$12492 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][341]$16394:
      Old ports: A=33950819, B=1050259, Y=$memory\instruction_memory$rdmux[0][10][170]$b$12811
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][170]$b$12811 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$b$12811 [31:6] $memory\instruction_memory$rdmux[0][10][170]$b$12811 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5] $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5] 1'1 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][5]$15386:
      Old ports: A=6071, B=501635, Y=$memory\instruction_memory$rdmux[0][10][2]$b$12307
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][2]$b$12307 [13] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$b$12307 [31:14] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [12:3] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][2]$b$12307 [13] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [13] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [13] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [13] 1'0 $memory\instruction_memory$rdmux[0][10][2]$b$12307 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][2]$b$12307 [2] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][95]$15656:
      Old ports: A=6558995, B=9786643, Y=$memory\instruction_memory$rdmux[0][10][47]$b$12442
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][47]$b$12442 [21] $memory\instruction_memory$rdmux[0][10][47]$b$12442 [14] }
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$b$12442 [31:22] $memory\instruction_memory$rdmux[0][10][47]$b$12442 [20:15] $memory\instruction_memory$rdmux[0][10][47]$b$12442 [13:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][47]$b$12442 [14] $memory\instruction_memory$rdmux[0][10][47]$b$12442 [21] $memory\instruction_memory$rdmux[0][10][47]$b$12442 [14] 3'010 $memory\instruction_memory$rdmux[0][10][47]$b$12442 [14] 15'001010100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][88]$15635:
      Old ports: A=7632659, B=461411, Y=$memory\instruction_memory$rdmux[0][10][44]$a$12432
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][44]$a$12432 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$a$12432 [31:6] $memory\instruction_memory$rdmux[0][10][44]$a$12432 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] 2'01 $memory\instruction_memory$rdmux[0][10][44]$a$12432 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12432 [5] 1'0 $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] $memory\instruction_memory$rdmux[0][10][44]$a$12432 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] 1'0 $memory\instruction_memory$rdmux[0][10][44]$a$12432 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][279]$16208:
      Old ports: A=15996851, B=15742899, Y=$memory\instruction_memory$rdmux[0][10][139]$b$12718
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][139]$b$12718 [18] $memory\instruction_memory$rdmux[0][10][139]$b$12718 [13] }
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$b$12718 [31:19] $memory\instruction_memory$rdmux[0][10][139]$b$12718 [17:14] $memory\instruction_memory$rdmux[0][10][139]$b$12718 [12:0] } = 30'000000001111000001011110110011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][61]$15554:
      Old ports: A=305027, B=22694451, Y=$memory\instruction_memory$rdmux[0][10][30]$b$12391
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$b$12391 [31:8] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [6:5] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] 1'1 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][108]$15695:
      Old ports: A=32'11111111101101010000011110010011, B=15995955, Y=$memory\instruction_memory$rdmux[0][10][54]$a$12462
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$a$12462 [31:8] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [6] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [4:0] } = { $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] 1'1 $memory\instruction_memory$rdmux[0][10][54]$a$12462 [5] 5'11010 $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] 3'000 $memory\instruction_memory$rdmux[0][10][54]$a$12462 [5] 2'01 $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][127]$15752:
      Old ports: A=1858076911, B=17110291, Y=$memory\instruction_memory$rdmux[0][10][63]$b$12490
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$b$12490 [31:5] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [3] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] 3'000 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] 3'000 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][250]$16121:
      Old ports: A=704643311, B=328467, Y=$memory\instruction_memory$rdmux[0][10][125]$a$12675
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$a$12675 [31:5] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [3] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][339]$16388:
      Old ports: A=101041763, B=362003, Y=$memory\instruction_memory$rdmux[0][10][169]$b$12808
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][169]$b$12808 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$b$12808 [31:6] $memory\instruction_memory$rdmux[0][10][169]$b$12808 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][169]$b$12808 [5] $memory\instruction_memory$rdmux[0][10][169]$b$12808 [5] 10'0000001011 $memory\instruction_memory$rdmux[0][10][169]$b$12808 [5] 7'0001100 $memory\instruction_memory$rdmux[0][10][169]$b$12808 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][319]$16328:
      Old ports: A=1084655283, B=13915187, Y=$memory\instruction_memory$rdmux[0][10][159]$b$12778
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][159]$b$12778 [12] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$b$12778 [31:13] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [11:8] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] 7'0000001 $memory\instruction_memory$rdmux[0][10][159]$b$12778 [12] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [12] 2'01 $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] 1'0 $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [12] 3'001 $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] 8'00110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][91]$15644:
      Old ports: A=4462355, B=481891, Y=$memory\instruction_memory$rdmux[0][10][45]$b$12436
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][45]$b$12436 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$b$12436 [31:6] $memory\instruction_memory$rdmux[0][10][45]$b$12436 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [4] 4'0001 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [5] $memory\instruction_memory$rdmux[0][10][45]$b$12436 [5] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [5] 2'01 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][247]$16112:
      Old ports: A=591251, B=492819, Y=$memory\instruction_memory$rdmux[0][10][123]$b$12670
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$b$12670 [15] $memory\instruction_memory$rdmux[0][10][123]$b$12670 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$b$12670 [31:16] $memory\instruction_memory$rdmux[0][10][123]$b$12670 [14:8] $memory\instruction_memory$rdmux[0][10][123]$b$12670 [6:0] } = { 12'000000000000 $memory\instruction_memory$rdmux[0][10][123]$b$12670 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12670 [15] $memory\instruction_memory$rdmux[0][10][123]$b$12670 [15] 15'100001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][93]$15650:
      Old ports: A=16020531, B=134842259, Y=$memory\instruction_memory$rdmux[0][10][46]$b$12439
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$b$12439 [31:8] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [6] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] 3'000 $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] 1'0 $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] 2'01 $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][356]$16439:
      Old ports: A=347235, B=32'11110111100111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][178]$a$12834
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][178]$a$12834 [10] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][178]$a$12834 [31:11] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [9:3] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [1:0] } = { $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 1'0 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 2'00 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 1'1 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 1'1 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 1'1 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [10] 2'00 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 3'110 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][111]$15704:
      Old ports: A=12658051, B=32'11100001110111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][55]$b$12466
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$b$12466 [7] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$b$12466 [31:8] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [6:3] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [1:0] } = { $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] 3'110 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] 1'1 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] 1'1 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [7] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [7] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][9]$15398:
      Old ports: A=15179811, B=32'11111110000001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][4]$b$12313
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$b$12313 [31:16] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [14:10] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [8:0] } = { $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] 1'0 $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] 3'001 $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] 4'0100 $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][144]$15803:
      Old ports: A=658195, B=32'11100011000111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][72]$a$12516
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][72]$a$12516 [4] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$a$12516 [31:5] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [3] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [1:0] } = { $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] 3'000 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] 3'000 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] 1'1 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] 1'1 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [4] 1'0 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [4] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [4] 1'0 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][159]$15848:
      Old ports: A=689555, B=330003, Y=$memory\instruction_memory$rdmux[0][10][79]$b$12538
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][79]$b$12538 [11] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$b$12538 [31:12] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [10:8] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [6:0] } = { 12'000000000000 $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [11] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [11] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] 3'000 $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] 9'010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][229]$16058:
      Old ports: A=32'11101100010111111111000001101111, B=12585363, Y=$memory\instruction_memory$rdmux[0][10][114]$b$12643
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$b$12643 [31:5] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [3] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [1:0] } = { $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] 1'0 $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] 2'00 $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] 2'10 $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] 2'00 $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][265]$16166:
      Old ports: A=133465875, B=81811043, Y=$memory\instruction_memory$rdmux[0][10][132]$b$12697
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][132]$b$12697 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$b$12697 [31:6] $memory\instruction_memory$rdmux[0][10][132]$b$12697 [3:0] } = { 6'000001 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] 3'111 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] 1'0 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] 2'00 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] $memory\instruction_memory$rdmux[0][10][132]$b$12697 [5] 1'0 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [5] 3'011 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] 1'0 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][343]$16400:
      Old ports: A=1447443, B=1480339, Y=$memory\instruction_memory$rdmux[0][10][171]$b$12814
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][171]$b$12814 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$b$12814 [31:8] $memory\instruction_memory$rdmux[0][10][171]$b$12814 [6:0] } = { 16'0000000000010110 $memory\instruction_memory$rdmux[0][10][171]$b$12814 [7] 14'00101100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][308]$16295:
      Old ports: A=32'11111111111101000100010000010011, B=16082227, Y=$memory\instruction_memory$rdmux[0][10][154]$a$12762
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$a$12762 [31:25] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [23:6] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [4:0] } = { $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] 7'1111010 $memory\instruction_memory$rdmux[0][10][154]$a$12762 [5] 2'01 $memory\instruction_memory$rdmux[0][10][154]$a$12762 [5] 4'0010 $memory\instruction_memory$rdmux[0][10][154]$a$12762 [5] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][261]$16154:
      Old ports: A=15132467, B=14967859, Y=$memory\instruction_memory$rdmux[0][10][130]$b$12691
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][130]$b$12691 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$b$12691 [31:9] $memory\instruction_memory$rdmux[0][10][130]$b$12691 [7:0] } = { 14'00000000111001 $memory\instruction_memory$rdmux[0][10][130]$b$12691 [8] 1'0 $memory\instruction_memory$rdmux[0][10][130]$b$12691 [8] 5'11001 $memory\instruction_memory$rdmux[0][10][130]$b$12691 [8] 8'00110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][31]$15464:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][15]$b$12346
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][15]$b$12346 [8] $memory\instruction_memory$rdmux[0][10][15]$b$12346 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$b$12346 [31:9] $memory\instruction_memory$rdmux[0][10][15]$b$12346 [7:6] $memory\instruction_memory$rdmux[0][10][15]$b$12346 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][15]$b$12346 [5] 1'1 $memory\instruction_memory$rdmux[0][10][15]$b$12346 [5] $memory\instruction_memory$rdmux[0][10][15]$b$12346 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][15]$b$12346 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][149]$15818:
      Old ports: A=10753331, B=10499379, Y=$memory\instruction_memory$rdmux[0][10][74]$b$12523
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][74]$b$12523 [18] $memory\instruction_memory$rdmux[0][10][74]$b$12523 [13] }
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$b$12523 [31:19] $memory\instruction_memory$rdmux[0][10][74]$b$12523 [17:14] $memory\instruction_memory$rdmux[0][10][74]$b$12523 [12:0] } = 30'000000001010000001010100110011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][87]$15632:
      Old ports: A=1800723, B=485512803, Y=$memory\instruction_memory$rdmux[0][10][43]$b$12430
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][43]$b$12430 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$b$12430 [31:6] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] 2'00 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [4] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [4] 2'01 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [4] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] 3'100 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][99]$15668:
      Old ports: A=4195475, B=2451, Y=$memory\instruction_memory$rdmux[0][10][49]$b$12448
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][49]$b$12448 [10] $memory\instruction_memory$rdmux[0][10][49]$b$12448 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$b$12448 [31:11] $memory\instruction_memory$rdmux[0][10][49]$b$12448 [9] $memory\instruction_memory$rdmux[0][10][49]$b$12448 [7:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][49]$b$12448 [10] 10'0000000000 $memory\instruction_memory$rdmux[0][10][49]$b$12448 [8] 9'010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][53]$15530:
      Old ports: A=12155187, B=32889491, Y=$memory\instruction_memory$rdmux[0][10][26]$b$12379
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$b$12379 [31:8] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [6] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] 1'1 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] 2'11 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] 2'01 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] 1'1 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] 3'110 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][69]$15578:
      Old ports: A=4195639, B=8389687, Y=$memory\instruction_memory$rdmux[0][10][34]$b$12403
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][34]$b$12403 [23] $memory\instruction_memory$rdmux[0][10][34]$b$12403 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$b$12403 [31:24] $memory\instruction_memory$rdmux[0][10][34]$b$12403 [22:9] $memory\instruction_memory$rdmux[0][10][34]$b$12403 [7:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][34]$b$12403 [8] 21'000000000001000110111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][210]$16001:
      Old ports: A=428819, B=2099091, Y=$memory\instruction_memory$rdmux[0][10][105]$a$12615
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][105]$a$12615 [11] $memory\instruction_memory$rdmux[0][10][105]$a$12615 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$a$12615 [31:12] $memory\instruction_memory$rdmux[0][10][105]$a$12615 [10:8] $memory\instruction_memory$rdmux[0][10][105]$a$12615 [6:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][105]$a$12615 [7] 2'00 $memory\instruction_memory$rdmux[0][10][105]$a$12615 [11] $memory\instruction_memory$rdmux[0][10][105]$a$12615 [11] 1'0 $memory\instruction_memory$rdmux[0][10][105]$a$12615 [11] 3'000 $memory\instruction_memory$rdmux[0][10][105]$a$12615 [7] 9'110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][332]$16367:
      Old ports: A=8389943, B=32'11111111111101010000010100010011, Y=$memory\instruction_memory$rdmux[0][10][166]$a$12798
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$a$12798 [31:17] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [15:3] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [1:0] } = { $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] 1'1 $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] 11'00000010100 $memory\instruction_memory$rdmux[0][10][166]$a$12798 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][77]$15602:
      Old ports: A=42019331, B=37825155, Y=$memory\instruction_memory$rdmux[0][10][38]$b$12415
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][38]$b$12415 [23] $memory\instruction_memory$rdmux[0][10][38]$b$12415 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$b$12415 [31:24] $memory\instruction_memory$rdmux[0][10][38]$b$12415 [22:8] $memory\instruction_memory$rdmux[0][10][38]$b$12415 [6:0] } = { 8'00000010 $memory\instruction_memory$rdmux[0][10][38]$b$12415 [7] 21'000001001010100000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][217]$16022:
      Old ports: A=32'11111111111110010000100100010011, B=267909011, Y=$memory\instruction_memory$rdmux[0][10][108]$b$12625
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$b$12625 [31:12] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [10:8] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [6:0] } = { $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] 8'11111111 $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][367]$16472:
      Old ports: A=210208659, B=8738067, Y=$memory\instruction_memory$rdmux[0][10][183]$b$12850
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][183]$b$12850 [12] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][183]$b$12850 [31:13] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [11:8] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] 8'00100001 $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] 1'1 $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [12] 3'001 $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][193]$15950:
      Old ports: A=2726291, B=16353715, Y=$memory\instruction_memory$rdmux[0][10][96]$b$12589
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][96]$b$12589 [12] $memory\instruction_memory$rdmux[0][10][96]$b$12589 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$b$12589 [31:13] $memory\instruction_memory$rdmux[0][10][96]$b$12589 [11:6] $memory\instruction_memory$rdmux[0][10][96]$b$12589 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][96]$b$12589 [5] $memory\instruction_memory$rdmux[0][10][96]$b$12589 [5] 1'1 $memory\instruction_memory$rdmux[0][10][96]$b$12589 [5] 18'100110010011010011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][151]$12752:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][151]$a$12753, B=$memory\instruction_memory$rdmux[0][10][151]$b$12754, Y=$memory\instruction_memory$rdmux[0][9][75]$b$10990
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][151]$a$12753 [4] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [4] $memory\instruction_memory$rdmux[0][10][151]$a$12753 [2] }, B={ $memory\instruction_memory$rdmux[0][10][151]$b$12754 [7] $memory\instruction_memory$rdmux[0][10][151]$b$12754 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][75]$b$10990 [8:7] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [4] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$b$10990 [31:9] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [6:5] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [3] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] 13'0000000000000 $memory\instruction_memory$rdmux[0][9][75]$b$10990 [4] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [8] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][99]$12596:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][99]$a$12597, B=$memory\instruction_memory$rdmux[0][10][99]$b$12598, Y=$memory\instruction_memory$rdmux[0][9][49]$b$10912
      New ports: A={ $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12597 [20] 2'01 $memory\instruction_memory$rdmux[0][10][99]$a$12597 [2] $memory\instruction_memory$rdmux[0][10][99]$a$12597 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] $memory\instruction_memory$rdmux[0][10][99]$b$12598 [16] 2'00 $memory\instruction_memory$rdmux[0][10][99]$b$12598 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$b$10912 [23:22] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [9] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [7] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$b$10912 [31:24] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [21] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [19:17] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [15:10] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [6:3] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] 1'0 $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] 9'000000110 $memory\instruction_memory$rdmux[0][9][49]$b$10912 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][177]$12830:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][177]$a$12831, B=$memory\instruction_memory$rdmux[0][10][177]$b$12832, Y=$memory\instruction_memory$rdmux[0][9][88]$b$11029
      New ports: A={ $memory\instruction_memory$rdmux[0][10][177]$a$12831 [2] 2'00 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] 1'0 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [2] 1'1 $memory\instruction_memory$rdmux[0][10][177]$a$12831 [4] $memory\instruction_memory$rdmux[0][10][177]$a$12831 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5] 2'10 $memory\instruction_memory$rdmux[0][10][177]$b$12832 [4] $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5] $memory\instruction_memory$rdmux[0][10][177]$b$12832 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][88]$b$11029 [15] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [11] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [9:4] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][88]$b$11029 [31:16] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [14:12] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [10] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [3] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][88]$b$11029 [8] 6'000000 $memory\instruction_memory$rdmux[0][9][88]$b$11029 [8] 1'0 $memory\instruction_memory$rdmux[0][9][88]$b$11029 [8] 2'00 $memory\instruction_memory$rdmux[0][9][88]$b$11029 [11] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [2] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [11] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [11] 2'00 $memory\instruction_memory$rdmux[0][9][88]$b$11029 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][51]$12452:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][51]$a$12453, B=$memory\instruction_memory$rdmux[0][10][51]$b$12454, Y=$memory\instruction_memory$rdmux[0][9][25]$b$10840
      New ports: A={ $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] $memory\instruction_memory$rdmux[0][10][51]$a$12453 [20] 1'0 $memory\instruction_memory$rdmux[0][10][51]$a$12453 [9] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] 2'01 $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12454 [4] $memory\instruction_memory$rdmux[0][10][51]$b$12454 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][25]$b$10840 [25] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [22] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [20] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [10:9] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [7] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [4] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$b$10840 [31:26] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [24:23] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [21] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [19:11] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [6:5] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [3] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [1:0] } = { $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] 1'0 $memory\instruction_memory$rdmux[0][9][25]$b$10840 [22] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [25] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [22] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [22] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [4] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [7] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [4] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][105]$12614:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][105]$a$12615, B=$memory\instruction_memory$rdmux[0][10][105]$b$12616, Y=$memory\instruction_memory$rdmux[0][9][52]$b$10921
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][105]$a$12615 [11] $memory\instruction_memory$rdmux[0][10][105]$a$12615 [11] $memory\instruction_memory$rdmux[0][10][105]$a$12615 [7] $memory\instruction_memory$rdmux[0][10][105]$a$12615 [7] 2'01 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5] 2'01 $memory\instruction_memory$rdmux[0][10][105]$b$12616 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12616 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$b$10921 [20] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [17] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [11:10] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [7] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$b$10921 [31:21] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [19:18] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [16:12] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [9:8] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [6] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [10] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [11] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [11] 3'000 $memory\instruction_memory$rdmux[0][9][52]$b$10921 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][91]$12572:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][91]$a$12573, B=$memory\instruction_memory$rdmux[0][10][91]$b$12574, Y=$memory\instruction_memory$rdmux[0][9][45]$b$10900
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [2] 1'0 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] 1'0 $memory\instruction_memory$rdmux[0][10][91]$a$12573 [2] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [7] $memory\instruction_memory$rdmux[0][10][91]$a$12573 [2] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] 1'1 $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [11] $memory\instruction_memory$rdmux[0][10][91]$b$12574 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$10900 [25] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [23] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [19] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [13] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [11] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$b$10900 [31:26] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [24] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [22:20] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [18:17] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [15:14] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [12] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [10:8] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [6:3] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [1:0] } = { $memory\instruction_memory$rdmux[0][9][45]$b$10900 [19] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [19] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [19] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [19] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [25] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [25] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [13] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] 2'10 $memory\instruction_memory$rdmux[0][9][45]$b$10900 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][52]$12455:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][52]$a$12456, B=$memory\instruction_memory$rdmux[0][10][52]$b$12457, Y=$memory\instruction_memory$rdmux[0][9][26]$a$10842
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [4] 1'1 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12456 [4] $memory\instruction_memory$rdmux[0][10][52]$a$12456 [2] }, B={ $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] $memory\instruction_memory$rdmux[0][10][52]$b$12457 [22] 2'10 $memory\instruction_memory$rdmux[0][10][52]$b$12457 [9] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10842 [25:22] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [10:8] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$a$10842 [31:26] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [21] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [19:11] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [7:5] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [3] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [1:0] } = { $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10842 [24] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [25] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [8] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [8] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][120]$12659:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][120]$a$12660, B=$memory\instruction_memory$rdmux[0][10][120]$b$12661, Y=$memory\instruction_memory$rdmux[0][9][60]$a$10944
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][120]$a$12660 [11] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [11] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [7] $memory\instruction_memory$rdmux[0][10][120]$a$12660 [7] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] 1'1 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] 1'0 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] 1'0 $memory\instruction_memory$rdmux[0][10][120]$b$12661 [4] $memory\instruction_memory$rdmux[0][10][120]$b$12661 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][60]$a$10944 [21:20] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [16] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [11] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [8:7] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$a$10944 [31:22] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [19:17] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [15:12] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [10:9] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [6:5] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [3] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [1:0] } = { $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10944 [20] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [21:20] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [21:20] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [20] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [16] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [16] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [8] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [8] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][169]$12806:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][169]$a$12807, B=$memory\instruction_memory$rdmux[0][10][169]$b$12808, Y=$memory\instruction_memory$rdmux[0][9][84]$b$11017
      New ports: A={ $memory\instruction_memory$rdmux[0][10][169]$a$12807 [14] $memory\instruction_memory$rdmux[0][10][169]$a$12807 [2] $memory\instruction_memory$rdmux[0][10][169]$a$12807 [14] 3'010 $memory\instruction_memory$rdmux[0][10][169]$a$12807 [2] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][169]$b$12808 [5] 1'1 $memory\instruction_memory$rdmux[0][10][169]$b$12808 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][84]$b$11017 [16:14] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [9] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [5:4] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$b$11017 [31:17] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [13:10] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [8:6] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [3] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [14] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [14] 6'000000 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [16] 4'0000 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [9] 2'00 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][162]$12785:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][162]$a$12786, B=$memory\instruction_memory$rdmux[0][10][162]$b$12787, Y=$memory\instruction_memory$rdmux[0][9][81]$a$11007
      New ports: A={ $memory\instruction_memory$rdmux[0][10][162]$a$12786 [5] $memory\instruction_memory$rdmux[0][10][162]$a$12786 [8] 1'0 $memory\instruction_memory$rdmux[0][10][162]$a$12786 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [4] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [5] $memory\instruction_memory$rdmux[0][10][162]$b$12787 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][81]$a$11007 [23] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [8] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$a$11007 [31:24] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [22:9] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6] 1'0 $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [8] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [8] 2'01 $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] 2'01 $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][48]$12443:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][48]$a$12444, B=$memory\instruction_memory$rdmux[0][10][48]$b$12445, Y=$memory\instruction_memory$rdmux[0][9][24]$a$10836
      New ports: A={ $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] 4'1110 $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [4] $memory\instruction_memory$rdmux[0][10][48]$a$12444 [2] }, B={ $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5] 2'10 $memory\instruction_memory$rdmux[0][10][48]$b$12445 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][24]$a$10836 [26] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13:10] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [5:4] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$a$10836 [31:27] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [25:21] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [19:14] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [9:8] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [6] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [3] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [1:0] } = { $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [12] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [5] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13:12] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [4] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [4] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [5] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][39]$12416:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][39]$a$12417, B=$memory\instruction_memory$rdmux[0][10][39]$b$12418, Y=$memory\instruction_memory$rdmux[0][9][19]$b$10822
      New ports: A={ $memory\instruction_memory$rdmux[0][10][39]$a$12417 [25] $memory\instruction_memory$rdmux[0][10][39]$a$12417 [7] 4'1011 $memory\instruction_memory$rdmux[0][10][39]$a$12417 [7] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] $memory\instruction_memory$rdmux[0][10][39]$b$12418 [10] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [4] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12418 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10822 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [23] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [11:7] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$b$10822 [31:26] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [24] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [22:12] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [6:5] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][19]$b$10822 [4] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [23] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [7] 8'00000100 $memory\instruction_memory$rdmux[0][9][19]$b$10822 [11] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12794:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][165]$a$12795, B=$memory\instruction_memory$rdmux[0][10][165]$b$12796, Y=$memory\instruction_memory$rdmux[0][9][82]$b$11011
      New ports: A={ $memory\instruction_memory$rdmux[0][10][165]$a$12795 [14] $memory\instruction_memory$rdmux[0][10][165]$a$12795 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12795 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12795 [15:14] 4'0010 }, B={ $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] 1'1 $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] 2'11 $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12796 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11011 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [21] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [17] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [15:13] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [4] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$b$11011 [31:24] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [22] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [20:18] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [16] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [12:8] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [6:5] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [3] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [1:0] } = { $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [13] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [17] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [14] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] 1'1 $memory\instruction_memory$rdmux[0][9][82]$b$11011 [13] 2'10 $memory\instruction_memory$rdmux[0][9][82]$b$11011 [4] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][97]$12590:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][97]$a$12591, B=$memory\instruction_memory$rdmux[0][10][97]$b$12592, Y=$memory\instruction_memory$rdmux[0][9][48]$b$10909
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] 3'110 $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [7] $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] 1'0 $memory\instruction_memory$rdmux[0][10][97]$a$12591 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5:4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5] 1'1 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12592 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12592 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][48]$b$10909 [26] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [18] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [12] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [10:7] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$b$10909 [31:27] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [25:19] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [17] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [14:13] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [11] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [6] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [3] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][48]$b$10909 [12] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [2] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$10909 [8] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$10909 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][0]$12299:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][0]$a$12300, B=$memory\instruction_memory$rdmux[0][10][0]$b$12301, Y=$memory\instruction_memory$rdmux[0][9][0]$a$10764
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$a$12300 [2] $memory\instruction_memory$rdmux[0][10][0]$a$12300 [2] 2'10 $memory\instruction_memory$rdmux[0][10][0]$a$12300 [2] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$a$10764 [16] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [12] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$a$10764 [31:17] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [15:13] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [11:9] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [7:5] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10764 [16] 7'0000000 $memory\instruction_memory$rdmux[0][9][0]$a$10764 [3] 12'000000000000 $memory\instruction_memory$rdmux[0][9][0]$a$10764 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][126]$12677:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][126]$a$12678, B=$memory\instruction_memory$rdmux[0][10][126]$b$12679, Y=$memory\instruction_memory$rdmux[0][9][63]$a$10953
      New ports: A={ 3'100 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] 1'1 $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [4] $memory\instruction_memory$rdmux[0][10][126]$a$12678 [2] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][126]$b$12679 [7] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12679 [7] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$10953 [24] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [16:15] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [12] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [7] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [5:4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$a$10953 [31:25] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [23:17] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [14:13] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [11:8] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [6] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [3] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] 2'00 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [15] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [16] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [16] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [12] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [12] 2'00 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][14]$12341:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][14]$a$12342, B=$memory\instruction_memory$rdmux[0][10][14]$b$12343, Y=$memory\instruction_memory$rdmux[0][9][7]$a$10785
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][14]$a$12342 [4] 1'1 $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5:4] $memory\instruction_memory$rdmux[0][10][14]$a$12342 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [2] 2'00 $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] $memory\instruction_memory$rdmux[0][10][14]$b$12343 [9] 2'10 $memory\instruction_memory$rdmux[0][10][14]$b$12343 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10785 [28] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [24] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [9] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [5:4] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$a$10785 [31:29] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [27:25] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [23:22] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [20:16] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [14] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [12:10] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [8:6] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [3] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [1:0] } = { $memory\instruction_memory$rdmux[0][9][7]$a$10785 [28] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [28] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [28] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [9] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [9] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [9] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [4] 1'0 $memory\instruction_memory$rdmux[0][9][7]$a$10785 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [15] 3'000 $memory\instruction_memory$rdmux[0][9][7]$a$10785 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [4] 1'0 $memory\instruction_memory$rdmux[0][9][7]$a$10785 [2] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][179]$12836:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][179]$a$12837, B=$memory\instruction_memory$rdmux[0][10][179]$b$12838, Y=$memory\instruction_memory$rdmux[0][9][89]$b$11032
      New ports: A={ $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] 1'1 $memory\instruction_memory$rdmux[0][10][179]$a$12837 [6] $memory\instruction_memory$rdmux[0][10][179]$a$12837 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] 1'0 $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [4] $memory\instruction_memory$rdmux[0][10][179]$b$12838 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][89]$b$11032 [20] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [11] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [7:6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][89]$b$11032 [31:21] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [19:12] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [10:8] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [5] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [3] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [1:0] } = { $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] 1'1 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [11] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] 1'0 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] 1'0 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] 1'0 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] 1'1 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][127]$12680:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][127]$a$12681, B=$memory\instruction_memory$rdmux[0][10][127]$b$12682, Y=$memory\instruction_memory$rdmux[0][9][63]$b$10954
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] 1'1 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [6] 1'1 $memory\instruction_memory$rdmux[0][10][127]$a$12681 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] $memory\instruction_memory$rdmux[0][10][127]$b$12682 [15] 3'010 $memory\instruction_memory$rdmux[0][10][127]$b$12682 [2] 1'1 $memory\instruction_memory$rdmux[0][10][127]$b$12682 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [20] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [18] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [8:4] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$b$10954 [31:26] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [24:21] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [19] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [17:16] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [14:9] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [3] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [1:0] } = { $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [20] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [20] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [18] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [15] 1'0 $memory\instruction_memory$rdmux[0][9][63]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [5] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [6] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [6] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [6] 2'01 $memory\instruction_memory$rdmux[0][9][63]$b$10954 [7] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][22]$12365:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][22]$a$12366, B=$memory\instruction_memory$rdmux[0][10][22]$b$12367, Y=$memory\instruction_memory$rdmux[0][9][11]$a$10797
      New ports: A={ $memory\instruction_memory$rdmux[0][10][22]$a$12366 [23] $memory\instruction_memory$rdmux[0][10][22]$a$12366 [9] 2'11 $memory\instruction_memory$rdmux[0][10][22]$a$12366 [9] 3'010 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] 1'0 $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [7] $memory\instruction_memory$rdmux[0][10][22]$b$12367 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10797 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [21] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [11] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$a$10797 [31:24] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [20:17] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [15:12] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [10] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [8] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [6] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [9] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [4] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [4] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [4] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12464:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][55]$a$12465, B=$memory\instruction_memory$rdmux[0][10][55]$b$12466, Y=$memory\instruction_memory$rdmux[0][9][27]$b$10846
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12465 [10] $memory\instruction_memory$rdmux[0][10][55]$a$12465 [8] $memory\instruction_memory$rdmux[0][10][55]$a$12465 [8] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [7] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [7] $memory\instruction_memory$rdmux[0][10][55]$b$12466 [7] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12466 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [10:7] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [4] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$b$10846 [31:14] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [12:11] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [6:5] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [3] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [1:0] } = { $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [9] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][57]$12470:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][57]$a$12471, B=$memory\instruction_memory$rdmux[0][10][57]$b$12472, Y=$memory\instruction_memory$rdmux[0][9][28]$b$10849
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] 2'10 $memory\instruction_memory$rdmux[0][10][57]$a$12471 [7] $memory\instruction_memory$rdmux[0][10][57]$a$12471 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] 1'0 $memory\instruction_memory$rdmux[0][10][57]$b$12472 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [4] $memory\instruction_memory$rdmux[0][10][57]$b$12472 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10849 [16:15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [11] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [9] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5:4] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$b$10849 [31:17] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [14:12] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [10] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [8] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [6] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [3] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [1:0] } = { $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] 2'00 $memory\instruction_memory$rdmux[0][9][28]$b$10849 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [11] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [11] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [9] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [4] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12503:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][68]$a$12504, B=$memory\instruction_memory$rdmux[0][10][68]$b$12505, Y=$memory\instruction_memory$rdmux[0][9][34]$a$10866
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12504 [15] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [7] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [7] $memory\instruction_memory$rdmux[0][10][68]$a$12504 [15] 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12504 [7] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] 1'0 $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [4] $memory\instruction_memory$rdmux[0][10][68]$b$12505 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10866 [24] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [18:15] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [7] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$a$10866 [31:25] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [23:19] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [14:13] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [11:8] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [6:5] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [3] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] 2'00 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] 2'00 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [17] 3'000 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][86]$12557:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][86]$a$12558, B=$memory\instruction_memory$rdmux[0][10][86]$b$12559, Y=$memory\instruction_memory$rdmux[0][9][43]$a$10893
      New ports: A={ 4'0011 $memory\instruction_memory$rdmux[0][10][86]$a$12558 [5:4] $memory\instruction_memory$rdmux[0][10][86]$a$12558 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12558 [5:4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [4] $memory\instruction_memory$rdmux[0][10][86]$b$12559 [5] 3'010 $memory\instruction_memory$rdmux[0][10][86]$b$12559 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][43]$a$10893 [25] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23:22] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [16] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [11:10] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [7] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$a$10893 [31:26] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [24] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [21:17] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [15:12] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [9:8] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [6] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [3:0] } = { $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23:22] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [4] 2'10 $memory\instruction_memory$rdmux[0][9][43]$a$10893 [4] 2'00 $memory\instruction_memory$rdmux[0][9][43]$a$10893 [7] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [7] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [5] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][46]$12437:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][46]$a$12438, B=$memory\instruction_memory$rdmux[0][10][46]$b$12439, Y=$memory\instruction_memory$rdmux[0][9][23]$a$10833
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [15] 2'01 $memory\instruction_memory$rdmux[0][10][46]$a$12438 [2] $memory\instruction_memory$rdmux[0][10][46]$a$12438 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] 1'0 $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [7] $memory\instruction_memory$rdmux[0][10][46]$b$12439 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$a$10833 [28] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [19:17] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [15] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [12] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [5] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$a$10833 [31:29] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [27:20] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [14:13] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [11:8] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [6] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [4:3] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [1:0] } = { $memory\instruction_memory$rdmux[0][9][23]$a$10833 [28] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [28] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [28] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [17] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [17] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [17] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [18] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [18] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [18] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [18] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [15] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [12] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [12] 2'01 $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][139]$12716:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][139]$a$12717, B=$memory\instruction_memory$rdmux[0][10][139]$b$12718, Y=$memory\instruction_memory$rdmux[0][9][69]$b$10972
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [4] 2'00 $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12717 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12718 [18] 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12718 [13] 4'1011 }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$10972 [27] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [18] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [15] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [13:12] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$b$10972 [31:28] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [26:19] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [17:16] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [14] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [11:7] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [3:0] } = { $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6] 2'00 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [15] 2'11 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [5] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6] 2'01 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][47]$12440:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][47]$a$12441, B=$memory\instruction_memory$rdmux[0][10][47]$b$12442, Y=$memory\instruction_memory$rdmux[0][9][23]$b$10834
      New ports: A={ 3'111 $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5] 1'0 $memory\instruction_memory$rdmux[0][10][47]$a$12441 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12441 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][47]$b$12442 [14] $memory\instruction_memory$rdmux[0][10][47]$b$12442 [21] 1'1 $memory\instruction_memory$rdmux[0][10][47]$b$12442 [14] 4'1001 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$b$10834 [27] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [23] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [21] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [18] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [14] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [12] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [9] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$b$10834 [31:28] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [26:24] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [22] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [20:19] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [17:15] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [13] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [11:10] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [8:6] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [3:0] } = { $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [9] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [9] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [9] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [21] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [14] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [14] 2'00 $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5:4] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [4] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12380:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][27]$a$12381, B=$memory\instruction_memory$rdmux[0][10][27]$b$12382, Y=$memory\instruction_memory$rdmux[0][9][13]$b$10804
      New ports: A={ $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] 1'1 $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5] $memory\instruction_memory$rdmux[0][10][27]$a$12381 [5:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [2] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] 2'01 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [6] 1'1 $memory\instruction_memory$rdmux[0][10][27]$b$12382 [2] $memory\instruction_memory$rdmux[0][10][27]$b$12382 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10804 [28] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [26] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [21:20] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [9] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6:4] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10804 [31:29] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [27] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [25:22] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [19:10] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [8:7] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [3] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [20] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [21:20] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [21] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [21] 1'0 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] 3'000 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] 1'1 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][154]$12761:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][154]$a$12762, B=$memory\instruction_memory$rdmux[0][10][154]$b$12763, Y=$memory\instruction_memory$rdmux[0][9][77]$a$10995
      New ports: A={ $memory\instruction_memory$rdmux[0][10][154]$a$12762 [24] 2'11 $memory\instruction_memory$rdmux[0][10][154]$a$12762 [5] 2'00 $memory\instruction_memory$rdmux[0][10][154]$a$12762 [5] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [7] 2'01 $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12763 [7] $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12763 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [22] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [20] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [13:12] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [7] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$a$10995 [31:25] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [23] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [21] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [19:14] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [11:8] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [6] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [3:0] } = { $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] 1'1 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [20] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [13] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][171]$12812:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][171]$a$12813, B=$memory\instruction_memory$rdmux[0][10][171]$b$12814, Y=$memory\instruction_memory$rdmux[0][9][85]$b$11020
      New ports: A={ $memory\instruction_memory$rdmux[0][10][171]$a$12813 [22] $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] $memory\instruction_memory$rdmux[0][10][171]$a$12813 [9] 3'010 }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][171]$b$12814 [7] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][85]$b$11020 [22] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [13] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [7] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$b$11020 [31:23] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [21:14] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [12:10] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [8] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [6] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [13] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [7] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][72]$12515:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][72]$a$12516, B=$memory\instruction_memory$rdmux[0][10][72]$b$12517, Y=$memory\instruction_memory$rdmux[0][9][36]$a$10872
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] 2'11 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [4] 1'0 $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [4] $memory\instruction_memory$rdmux[0][10][72]$a$12516 [2] }, B={ $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] 2'10 $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] 2'01 $memory\instruction_memory$rdmux[0][10][72]$b$12517 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][36]$a$10872 [21:19] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [17] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [11:10] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [5:4] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$a$10872 [31:22] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [18] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [16:12] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [9:6] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [3] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [1:0] } = { $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [5] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] 3'000 $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [21] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [21] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [5] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [5] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [4] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [4] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][36]$12407:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][36]$a$12408, B=$memory\instruction_memory$rdmux[0][10][36]$b$12409, Y=$memory\instruction_memory$rdmux[0][9][18]$a$10818
      New ports: A={ $memory\instruction_memory$rdmux[0][10][36]$a$12408 [7] $memory\instruction_memory$rdmux[0][10][36]$a$12408 [7] 1'1 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] 1'0 $memory\instruction_memory$rdmux[0][10][36]$a$12408 [7] $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] $memory\instruction_memory$rdmux[0][10][36]$a$12408 [4] }, B={ $memory\instruction_memory$rdmux[0][10][36]$b$12409 [13] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [13] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12409 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$a$10818 [25:24] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [13] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [10:9] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [7] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$a$10818 [31:26] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [23:14] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [12:11] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [8] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [6] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][18]$a$10818 [13] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [7] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [9] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [9] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10818 [4] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [9] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10818 [9] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10818 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][133]$12698:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][133]$a$12699, B=$memory\instruction_memory$rdmux[0][10][133]$b$12700, Y=$memory\instruction_memory$rdmux[0][9][66]$b$10963
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][133]$a$12699 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12699 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] $memory\instruction_memory$rdmux[0][10][133]$b$12700 [8] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][66]$b$10963 [23] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [18] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$b$10963 [31:24] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [22:19] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [17:9] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [7:6] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][66]$b$10963 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][66]$b$10963 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12722:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][141]$a$12723, B=$memory\instruction_memory$rdmux[0][10][141]$b$12724, Y=$memory\instruction_memory$rdmux[0][9][70]$b$10975
      New ports: A={ $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8] $memory\instruction_memory$rdmux[0][10][141]$a$12723 [8:7] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][141]$b$12724 [5] 2'10 $memory\instruction_memory$rdmux[0][10][141]$b$12724 [4] $memory\instruction_memory$rdmux[0][10][141]$b$12724 [4] $memory\instruction_memory$rdmux[0][10][141]$b$12724 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10975 [20] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [8:7] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$b$10975 [31:21] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [19:17] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [15:13] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [11:9] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [6] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][70]$b$10975 [20] 1'1 $memory\instruction_memory$rdmux[0][9][70]$b$10975 [12] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10975 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [8] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [12] 2'01 $memory\instruction_memory$rdmux[0][9][70]$b$10975 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][155]$12764:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][155]$a$12765, B=$memory\instruction_memory$rdmux[0][10][155]$b$12766, Y=$memory\instruction_memory$rdmux[0][9][77]$b$10996
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [13] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12765 [4] }, B={ $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] 2'10 $memory\instruction_memory$rdmux[0][10][155]$b$12766 [7] $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] $memory\instruction_memory$rdmux[0][10][155]$b$12766 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$10996 [23] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [13:12] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$b$10996 [31:24] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [22:14] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [11:8] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [6] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][77]$b$10996 [12] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [12] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10996 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10996 [13:12] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [5] 3'010 $memory\instruction_memory$rdmux[0][9][77]$b$10996 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][82]$12545:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][82]$a$12546, B=$memory\instruction_memory$rdmux[0][10][82]$b$12547, Y=$memory\instruction_memory$rdmux[0][9][41]$a$10887
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [4] 1'0 $memory\instruction_memory$rdmux[0][10][82]$a$12546 [4] $memory\instruction_memory$rdmux[0][10][82]$a$12546 [2] }, B={ $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] 2'00 $memory\instruction_memory$rdmux[0][10][82]$b$12547 [4] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [4] $memory\instruction_memory$rdmux[0][10][82]$b$12547 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][41]$a$10887 [29] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [8] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [4] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$a$10887 [31:30] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [28:24] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [22:11] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [9] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [7:5] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [3] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [1:0] } = { $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] 1'0 $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] 1'0 $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] 4'1111 $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [4] 2'00 $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12773:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][158]$a$12774, B=$memory\instruction_memory$rdmux[0][10][158]$b$12775, Y=$memory\instruction_memory$rdmux[0][9][79]$a$11001
      New ports: A={ $memory\instruction_memory$rdmux[0][10][158]$a$12774 [4] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5] 1'1 $memory\instruction_memory$rdmux[0][10][158]$a$12774 [5:4] }, B={ 3'010 $memory\instruction_memory$rdmux[0][10][158]$b$12775 [4] $memory\instruction_memory$rdmux[0][10][158]$b$12775 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11001 [27] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [16] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$a$11001 [31:28] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [26:17] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [15:12] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [10:8] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [6] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [3:0] } = { $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [16] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [4] 1'0 $memory\instruction_memory$rdmux[0][9][79]$a$11001 [16] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] 1'0 $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5:4] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [4] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [4] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][92]$12575:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][92]$a$12576, B=$memory\instruction_memory$rdmux[0][10][92]$b$12577, Y=$memory\instruction_memory$rdmux[0][9][46]$a$10902
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [9] $memory\instruction_memory$rdmux[0][10][92]$a$12576 [5] 2'10 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [9] $memory\instruction_memory$rdmux[0][10][92]$a$12576 [5] 1'0 $memory\instruction_memory$rdmux[0][10][92]$a$12576 [5] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] 2'00 $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [4] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5] $memory\instruction_memory$rdmux[0][10][92]$b$12577 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][46]$a$10902 [25] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [13] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [11:8] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$a$10902 [31:26] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [24:17] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [14] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [12] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [7] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][46]$a$10902 [6] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [10] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [10:9] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [4] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [4] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [4] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [13] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [15] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [6] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [11] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [11] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][103]$12608:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][103]$a$12609, B=$memory\instruction_memory$rdmux[0][10][103]$b$12610, Y=$memory\instruction_memory$rdmux[0][9][51]$b$10918
      New ports: A={ $memory\instruction_memory$rdmux[0][10][103]$a$12609 [23] 2'10 $memory\instruction_memory$rdmux[0][10][103]$a$12609 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] $memory\instruction_memory$rdmux[0][10][103]$b$12610 [9] 2'10 $memory\instruction_memory$rdmux[0][10][103]$b$12610 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][51]$b$10918 [23] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [9:7] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$b$10918 [31:24] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [22:10] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [6:5] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][51]$b$10918 [9] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [7] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] 2'00 $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] 2'10 $memory\instruction_memory$rdmux[0][9][51]$b$10918 [9] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] 1'0 $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][10]$12329:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][10]$a$12330, B=$memory\instruction_memory$rdmux[0][10][10]$b$12331, Y=$memory\instruction_memory$rdmux[0][9][5]$a$10779
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [8] $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12330 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][10]$b$12331 [15] 1'0 $memory\instruction_memory$rdmux[0][10][10]$b$12331 [9] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10779 [25] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [9:7] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [4] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$a$10779 [31:26] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [24:16] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [14] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [12:10] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [6:5] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [3] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [1:0] } = { $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [25] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10779 [8] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [4] 3'000 $memory\instruction_memory$rdmux[0][9][5]$a$10779 [8] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12671:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][124]$a$12672, B=$memory\instruction_memory$rdmux[0][10][124]$b$12673, Y=$memory\instruction_memory$rdmux[0][9][62]$a$10950
      New ports: A={ $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] 1'0 $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [4] $memory\instruction_memory$rdmux[0][10][124]$a$12672 [2] }, B={ $memory\instruction_memory$rdmux[0][10][124]$b$12673 [18] $memory\instruction_memory$rdmux[0][10][124]$b$12673 [7] $memory\instruction_memory$rdmux[0][10][124]$b$12673 [7] 1'0 $memory\instruction_memory$rdmux[0][10][124]$b$12673 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10950 [18:16] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [7] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [4] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$10950 [31:19] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [15:10] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [8] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [6:5] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [3] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] 10'0000000000 $memory\instruction_memory$rdmux[0][9][62]$a$10950 [4] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [4] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][138]$12713:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][138]$a$12714, B=$memory\instruction_memory$rdmux[0][10][138]$b$12715, Y=$memory\instruction_memory$rdmux[0][9][69]$a$10971
      New ports: A={ $memory\instruction_memory$rdmux[0][10][138]$a$12714 [4] 2'00 $memory\instruction_memory$rdmux[0][10][138]$a$12714 [5:4] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][138]$b$12715 [7] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [8:7] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$a$10971 [31:21] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [19:9] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [6] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5] 4'0000 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][153]$12758:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][153]$a$12759, B=$memory\instruction_memory$rdmux[0][10][153]$b$12760, Y=$memory\instruction_memory$rdmux[0][9][76]$b$10993
      New ports: A={ $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] 1'1 $memory\instruction_memory$rdmux[0][10][153]$a$12759 [16] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [5] $memory\instruction_memory$rdmux[0][10][153]$a$12759 [5] 2'10 $memory\instruction_memory$rdmux[0][10][153]$a$12759 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][153]$b$12760 [2] 2'00 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [7] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12760 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$b$10993 [31] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [25] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [23] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [16] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [13:12] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [8:7] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [5] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$b$10993 [30:26] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [24] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [22:17] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [15:14] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [11:9] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [6] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [4:3] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [1:0] } = { $memory\instruction_memory$rdmux[0][9][76]$b$10993 [25] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [25] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [25] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [25] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [25] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [16] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [16] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [8] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [16] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$10993 [8:7] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [7] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [13] 2'01 $memory\instruction_memory$rdmux[0][9][76]$b$10993 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][167]$12800:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][167]$a$12801, B=$memory\instruction_memory$rdmux[0][10][167]$b$12802, Y=$memory\instruction_memory$rdmux[0][9][83]$b$11014
      New ports: A={ $memory\instruction_memory$rdmux[0][10][167]$a$12801 [9] 1'0 $memory\instruction_memory$rdmux[0][10][167]$a$12801 [9:8] 3'001 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12802 [4] $memory\instruction_memory$rdmux[0][10][167]$b$12802 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11014 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [15] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [9:7] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$b$11014 [31:19] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [17:16] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [14:10] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [6] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [3:0] } = { 11'00000000000 $memory\instruction_memory$rdmux[0][9][83]$b$11014 [7] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11014 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [7] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [7] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [7] 2'01 $memory\instruction_memory$rdmux[0][9][83]$b$11014 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][181]$12842:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][181]$a$12843, B=$memory\instruction_memory$rdmux[0][10][181]$b$12844, Y=$memory\instruction_memory$rdmux[0][9][90]$b$11035
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] $memory\instruction_memory$rdmux[0][10][181]$a$12843 [7] 4'0010 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] 1'0 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [6] 1'1 $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] $memory\instruction_memory$rdmux[0][10][181]$b$12844 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][90]$b$11035 [25] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [21:20] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [7:4] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][90]$b$11035 [31:26] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [24:22] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [19:8] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [3] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][90]$b$11035 [20] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [20] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [20] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [21:20] 1'0 $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [2] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] 2'11 $memory\instruction_memory$rdmux[0][9][90]$b$11035 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][149]$12746:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][149]$a$12747, B=$memory\instruction_memory$rdmux[0][10][149]$b$12748, Y=$memory\instruction_memory$rdmux[0][9][74]$b$10987
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12747 [8] 3'101 }, B={ $memory\instruction_memory$rdmux[0][10][149]$b$12748 [4] 3'110 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][149]$b$12748 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$b$10987 [29:28] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [18] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [13:12] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8:7] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$b$10987 [31:30] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [27:19] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [17:14] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [11:9] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [6] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [3:0] } = { $memory\instruction_memory$rdmux[0][9][74]$b$10987 [29] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [29] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$10987 [13:12] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [13] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$10987 [12] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [5] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [12] 2'01 $memory\instruction_memory$rdmux[0][9][74]$b$10987 [7] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][1]$12302:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][1]$a$12303, B=$memory\instruction_memory$rdmux[0][10][1]$b$12304, Y=$memory\instruction_memory$rdmux[0][9][0]$b$10765
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5:4] $memory\instruction_memory$rdmux[0][10][1]$a$12303 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][1]$b$12304 [5] 3'100 $memory\instruction_memory$rdmux[0][10][1]$b$12304 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10765 [23] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [10:8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$b$10765 [31:24] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [22:11] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [7:6] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [3:0] } = { $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [10] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [4] 2'00 $memory\instruction_memory$rdmux[0][9][0]$b$10765 [9] 6'000100 $memory\instruction_memory$rdmux[0][9][0]$b$10765 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][96]$12587:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][96]$a$12588, B=$memory\instruction_memory$rdmux[0][10][96]$b$12589, Y=$memory\instruction_memory$rdmux[0][9][48]$a$10908
      New ports: A={ $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] 1'0 $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [15] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [2] 2'01 $memory\instruction_memory$rdmux[0][10][96]$a$12588 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12588 [2] }, B={ $memory\instruction_memory$rdmux[0][10][96]$b$12589 [5] $memory\instruction_memory$rdmux[0][10][96]$b$12589 [5] 2'01 $memory\instruction_memory$rdmux[0][10][96]$b$12589 [12] 2'10 $memory\instruction_memory$rdmux[0][10][96]$b$12589 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][48]$a$10908 [23] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [20] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [17] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [15] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [12:11] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [9] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$a$10908 [31:24] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [22:21] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [19:18] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [16] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [14:13] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [10] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [8:6] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [4:3] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [17] 3'000 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [20] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [11] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [11] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [17] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [15] 2'00 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [9] 7'1101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][87]$12560:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][87]$a$12561, B=$memory\instruction_memory$rdmux[0][10][87]$b$12562, Y=$memory\instruction_memory$rdmux[0][9][43]$b$10894
      New ports: A={ $memory\instruction_memory$rdmux[0][10][87]$a$12561 [25] 2'01 $memory\instruction_memory$rdmux[0][10][87]$a$12561 [9] $memory\instruction_memory$rdmux[0][10][87]$a$12561 [9] $memory\instruction_memory$rdmux[0][10][87]$a$12561 [9] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][87]$b$12562 [21] 1'1 $memory\instruction_memory$rdmux[0][10][87]$b$12562 [10] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$b$10894 [25] $memory\instruction_memory$rdmux[0][9][43]$b$10894 [22:21] $memory\instruction_memory$rdmux[0][9][43]$b$10894 [11:9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$b$10894 [31:26] $memory\instruction_memory$rdmux[0][9][43]$b$10894 [24:23] $memory\instruction_memory$rdmux[0][9][43]$b$10894 [20:12] $memory\instruction_memory$rdmux[0][9][43]$b$10894 [8:0] } = { 8'00000010 $memory\instruction_memory$rdmux[0][9][43]$b$10894 [9] 17'00010010000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][33]$12398:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][33]$a$12399, B=$memory\instruction_memory$rdmux[0][10][33]$b$12400, Y=$memory\instruction_memory$rdmux[0][9][16]$b$10813
      New ports: A={ $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] 3'010 $memory\instruction_memory$rdmux[0][10][33]$a$12399 [8] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [8] 1'1 $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12399 [4] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [2] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] 3'001 $memory\instruction_memory$rdmux[0][10][33]$b$12400 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12400 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10813 [21] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [17] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [11] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [9:7] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [5:4] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$b$10813 [31:22] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [20:18] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [16] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [14:12] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [10] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [6] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [3] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][16]$b$10813 [11] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [21] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [11] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [11] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [8] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10813 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][81]$12542:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][81]$a$12543, B=$memory\instruction_memory$rdmux[0][10][81]$b$12544, Y=$memory\instruction_memory$rdmux[0][9][40]$b$10885
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] 2'10 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [4] 1'0 $memory\instruction_memory$rdmux[0][10][81]$a$12543 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12543 [2] }, B={ $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] 1'0 $memory\instruction_memory$rdmux[0][10][81]$b$12544 [10] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] $memory\instruction_memory$rdmux[0][10][81]$b$12544 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][40]$b$10885 [17:15] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [8:7] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$b$10885 [31:18] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [14:11] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [9] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [6:5] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [3] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [1:0] } = { $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [15] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][182]$12845:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][182]$a$12846, B=$memory\instruction_memory$rdmux[0][10][182]$b$12847, Y=$memory\instruction_memory$rdmux[0][9][91]$a$11037
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][182]$a$12846 [5] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] 1'0 $memory\instruction_memory$rdmux[0][10][182]$a$12846 [7] $memory\instruction_memory$rdmux[0][10][182]$a$12846 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] 1'0 $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] $memory\instruction_memory$rdmux[0][10][182]$b$12847 [14] 1'0 $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] $memory\instruction_memory$rdmux[0][10][182]$b$12847 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][91]$a$11037 [30] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [20] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [17] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [14] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][91]$a$11037 [31] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [29:21] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [19:18] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [16:15] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [13:8] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [6] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] 2'00 $memory\instruction_memory$rdmux[0][9][91]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [20] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [5] 3'011 $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] 4'0001 $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12644:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][115]$a$12645, B=$memory\instruction_memory$rdmux[0][10][115]$b$12646, Y=$memory\instruction_memory$rdmux[0][9][57]$b$10936
      New ports: A={ $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] 3'110 $memory\instruction_memory$rdmux[0][10][115]$a$12645 [7] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12645 [8:7] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] 1'1 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12646 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12646 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10936 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [10:7] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$b$10936 [31:24] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [22] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [19] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [17:11] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [6:5] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [3] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [1:0] } = { $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] 1'0 $memory\instruction_memory$rdmux[0][9][57]$b$10936 [7] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [7] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [9] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12467:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][56]$a$12468, B=$memory\instruction_memory$rdmux[0][10][56]$b$12469, Y=$memory\instruction_memory$rdmux[0][9][28]$a$10848
      New ports: A={ $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [4] 3'000 $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [4] $memory\instruction_memory$rdmux[0][10][56]$a$12468 [2] }, B={ $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [5] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [18] $memory\instruction_memory$rdmux[0][10][56]$b$12469 [5] 1'1 $memory\instruction_memory$rdmux[0][10][56]$b$12469 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [19:18] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [15] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [9] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [5:4] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$a$10848 [31:27] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [25:20] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [17:16] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [14:10] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [8:6] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [3] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [1:0] } = { $memory\instruction_memory$rdmux[0][9][28]$a$10848 [18] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [18] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [18] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [9] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [2] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [9] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [18] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10848 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][28]$a$10848 [4] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [4] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [2] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][131]$12692:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][131]$a$12693, B=$memory\instruction_memory$rdmux[0][10][131]$b$12694, Y=$memory\instruction_memory$rdmux[0][9][65]$b$10960
      New ports: A={ $memory\instruction_memory$rdmux[0][10][131]$a$12693 [4] 1'0 $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5] 2'01 $memory\instruction_memory$rdmux[0][10][131]$a$12693 [4] $memory\instruction_memory$rdmux[0][10][131]$a$12693 [5:4] }, B={ 3'011 $memory\instruction_memory$rdmux[0][10][131]$b$12694 [13] $memory\instruction_memory$rdmux[0][10][131]$b$12694 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12694 [7] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][65]$b$10960 [22] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [20] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [14:13] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [9] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$b$10960 [31:23] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [21] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [19:15] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [12:10] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [8] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [6] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [3:0] } = { 12'000000000001 $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] 1'1 $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5:4] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][61]$12482:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][61]$a$12483, B=$memory\instruction_memory$rdmux[0][10][61]$b$12484, Y=$memory\instruction_memory$rdmux[0][9][30]$b$10855
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] 1'1 $memory\instruction_memory$rdmux[0][10][61]$a$12483 [4] $memory\instruction_memory$rdmux[0][10][61]$a$12483 [2] }, B={ $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12484 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][30]$b$10855 [24:23] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [11:10] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$b$10855 [31:25] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [22:12] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [9:8] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [6:5] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [3] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [23] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] 2'00 $memory\instruction_memory$rdmux[0][9][30]$b$10855 [10] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [11:10] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [11:10] 4'0000 $memory\instruction_memory$rdmux[0][9][30]$b$10855 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][183]$12848:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][183]$a$12849, B=$memory\instruction_memory$rdmux[0][10][183]$b$12850, Y=$memory\instruction_memory$rdmux[0][9][91]$b$11038
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][183]$a$12849 [6] 1'0 $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [6] $memory\instruction_memory$rdmux[0][10][183]$a$12849 [4] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] 1'1 $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [12] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [12] $memory\instruction_memory$rdmux[0][10][183]$b$12850 [7] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][9][91]$b$11038 [17:14] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [12] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [7:6] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][91]$b$11038 [31:18] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [13] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [11:8] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [5] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [3] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][91]$b$11038 [17] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [17] 2'00 $memory\instruction_memory$rdmux[0][9][91]$b$11038 [16] 4'0000 $memory\instruction_memory$rdmux[0][9][91]$b$11038 [16] 2'00 $memory\instruction_memory$rdmux[0][9][91]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [7] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12374:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][25]$a$12375, B=$memory\instruction_memory$rdmux[0][10][25]$b$12376, Y=$memory\instruction_memory$rdmux[0][9][12]$b$10801
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12375 [8] $memory\instruction_memory$rdmux[0][10][25]$a$12375 [10] $memory\instruction_memory$rdmux[0][10][25]$a$12375 [8] $memory\instruction_memory$rdmux[0][10][25]$a$12375 [8] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [2] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] 1'1 $memory\instruction_memory$rdmux[0][10][25]$b$12376 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12376 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12:7] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$b$10801 [31:13] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [6:3] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] 2'00 $memory\instruction_memory$rdmux[0][9][12]$b$10801 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][7]$12320:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][7]$a$12321, B=$memory\instruction_memory$rdmux[0][10][7]$b$12322, Y=$memory\instruction_memory$rdmux[0][9][3]$b$10774
      New ports: A={ $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [5] 1'1 $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [7] $memory\instruction_memory$rdmux[0][10][7]$a$12321 [5] 1'0 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] $memory\instruction_memory$rdmux[0][10][7]$b$12322 [10] 2'01 $memory\instruction_memory$rdmux[0][10][7]$b$12322 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [15] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [5] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$b$10774 [31:27] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [25:16] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [14] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [12:11] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [9:8] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [6] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [4:3] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [1:0] } = { $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] 5'00000 $memory\instruction_memory$rdmux[0][9][3]$b$10774 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [15] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [15] 3'000 $memory\instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][107]$12620:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][107]$a$12621, B=$memory\instruction_memory$rdmux[0][10][107]$b$12622, Y=$memory\instruction_memory$rdmux[0][9][53]$b$10924
      New ports: A={ $memory\instruction_memory$rdmux[0][10][107]$a$12621 [7] 3'010 }, B={ 3'010 $memory\instruction_memory$rdmux[0][10][107]$b$12622 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][53]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5:4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$b$10924 [31:8] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [6] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [3] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [1:0] } = { $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5] 6'000000 $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5] 1'0 $memory\instruction_memory$rdmux[0][9][53]$b$10924 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][117]$12650:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][117]$a$12651, B=$memory\instruction_memory$rdmux[0][10][117]$b$12652, Y=$memory\instruction_memory$rdmux[0][9][58]$b$10939
      New ports: A={ $memory\instruction_memory$rdmux[0][10][117]$a$12651 [7] $memory\instruction_memory$rdmux[0][10][117]$a$12651 [12] 2'00 $memory\instruction_memory$rdmux[0][10][117]$a$12651 [7] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][117]$b$12652 [9] 1'1 $memory\instruction_memory$rdmux[0][10][117]$b$12652 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$10939 [15] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [12] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [9:7] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$b$10939 [31:16] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [14:13] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [11:10] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [6] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10939 [15] 6'000000 $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [12] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [12] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] 4'0000 $memory\instruction_memory$rdmux[0][9][58]$b$10939 [8] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12668:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][123]$a$12669, B=$memory\instruction_memory$rdmux[0][10][123]$b$12670, Y=$memory\instruction_memory$rdmux[0][9][61]$b$10948
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] 1'0 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] 1'0 $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [4] $memory\instruction_memory$rdmux[0][10][123]$a$12669 [2] }, B={ $memory\instruction_memory$rdmux[0][10][123]$b$12670 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12670 [15] $memory\instruction_memory$rdmux[0][10][123]$b$12670 [15] 2'01 $memory\instruction_memory$rdmux[0][10][123]$b$12670 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10948 [19:18] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [15] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [9:7] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [4] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$b$10948 [31:20] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [17:16] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [14:10] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [6:5] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [3] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] 1'0 $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] 6'000000 $memory\instruction_memory$rdmux[0][9][61]$b$10948 [15] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [4] 3'000 $memory\instruction_memory$rdmux[0][9][61]$b$10948 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [4] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][130]$12689:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][130]$a$12690, B=$memory\instruction_memory$rdmux[0][10][130]$b$12691, Y=$memory\instruction_memory$rdmux[0][9][65]$a$10959
      New ports: A={ $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] $memory\instruction_memory$rdmux[0][10][130]$a$12690 [15] 1'1 $memory\instruction_memory$rdmux[0][10][130]$a$12690 [15] $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] 1'1 $memory\instruction_memory$rdmux[0][10][130]$a$12690 [8] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][130]$b$12691 [8] $memory\instruction_memory$rdmux[0][10][130]$b$12691 [8] 2'10 $memory\instruction_memory$rdmux[0][10][130]$b$12691 [8] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][65]$a$10959 [24] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [22] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [15:14] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [12] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [8] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$a$10959 [31:25] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [23] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [21:18] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [16] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [13] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [11:9] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [7:6] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][65]$a$10959 [14] 4'1001 $memory\instruction_memory$rdmux[0][9][65]$a$10959 [12] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [5] 2'01 $memory\instruction_memory$rdmux[0][9][65]$a$10959 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12710:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][137]$a$12711, B=$memory\instruction_memory$rdmux[0][10][137]$b$12712, Y=$memory\instruction_memory$rdmux[0][9][68]$b$10969
      New ports: A={ $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] 3'111 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12711 [2] }, B={ $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [20] $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] 3'001 $memory\instruction_memory$rdmux[0][10][137]$b$12712 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10969 [21:20] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [17] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [8:7] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [5:4] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$b$10969 [31:22] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [19:18] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [16:13] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [11:9] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [3] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [1:0] } = { $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [5] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [21] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [17] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [17] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [5] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10969 [4] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [4] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][146]$12737:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][146]$a$12738, B=$memory\instruction_memory$rdmux[0][10][146]$b$12739, Y=$memory\instruction_memory$rdmux[0][9][73]$a$10983
      New ports: A={ $memory\instruction_memory$rdmux[0][10][146]$a$12738 [9] 2'01 $memory\instruction_memory$rdmux[0][10][146]$a$12738 [10:9] 3'010 }, B={ 4'0101 $memory\instruction_memory$rdmux[0][10][146]$b$12739 [5] $memory\instruction_memory$rdmux[0][10][146]$b$12739 [5] $memory\instruction_memory$rdmux[0][10][146]$b$12739 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$a$10983 [20] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [18] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [10:9] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$a$10983 [31:21] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [19] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [17:14] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [12:11] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [8:7] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][73]$a$10983 [6] 2'00 $memory\instruction_memory$rdmux[0][9][73]$a$10983 [13] 15'000010000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][152]$12755:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][152]$a$12756, B=$memory\instruction_memory$rdmux[0][10][152]$b$12757, Y=$memory\instruction_memory$rdmux[0][9][76]$a$10992
      New ports: A={ $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [16] 2'01 $memory\instruction_memory$rdmux[0][10][152]$a$12756 [2] $memory\instruction_memory$rdmux[0][10][152]$a$12756 [2] }, B={ $memory\instruction_memory$rdmux[0][10][152]$b$12757 [2] $memory\instruction_memory$rdmux[0][10][152]$b$12757 [12] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12757 [12] $memory\instruction_memory$rdmux[0][10][152]$b$12757 [2] 1'1 $memory\instruction_memory$rdmux[0][10][152]$b$12757 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$10992 [31] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [8] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$a$10992 [30:19] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [17] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [15:13] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [11:9] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [7:6] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [4:3] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [1:0] } = { $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] 1'1 $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] 3'000 $memory\instruction_memory$rdmux[0][9][76]$a$10992 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [12] 9'010001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][15]$12344:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][15]$a$12345, B=$memory\instruction_memory$rdmux[0][10][15]$b$12346, Y=$memory\instruction_memory$rdmux[0][9][7]$b$10786
      New ports: A={ $memory\instruction_memory$rdmux[0][10][15]$a$12345 [4] $memory\instruction_memory$rdmux[0][10][15]$a$12345 [13] 3'110 $memory\instruction_memory$rdmux[0][10][15]$a$12345 [4] }, B={ $memory\instruction_memory$rdmux[0][10][15]$b$12346 [5] 1'1 $memory\instruction_memory$rdmux[0][10][15]$b$12346 [8] 1'0 $memory\instruction_memory$rdmux[0][10][15]$b$12346 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$b$10786 [20] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$b$10786 [31:21] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [19:14] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [12:9] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [6] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [3:0] } = { $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] 1'0 $memory\instruction_memory$rdmux[0][9][7]$b$10786 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [5] 2'01 $memory\instruction_memory$rdmux[0][9][7]$b$10786 [4] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [4] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [4] 3'000 $memory\instruction_memory$rdmux[0][9][7]$b$10786 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][166]$12797:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][166]$a$12798, B=$memory\instruction_memory$rdmux[0][10][166]$b$12799, Y=$memory\instruction_memory$rdmux[0][9][83]$a$11013
      New ports: A={ $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] $memory\instruction_memory$rdmux[0][10][166]$a$12798 [16] 2'01 $memory\instruction_memory$rdmux[0][10][166]$a$12798 [2] 2'10 $memory\instruction_memory$rdmux[0][10][166]$a$12798 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [4] 1'1 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] 3'101 $memory\instruction_memory$rdmux[0][10][166]$b$12799 [4] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] $memory\instruction_memory$rdmux[0][10][166]$b$12799 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$a$11013 [25] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [18] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [8] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$a$11013 [31:26] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [24:22] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [20:19] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [17] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [15:13] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [11:9] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [7:6] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [1:0] } = { $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [25] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [25] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [12] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11013 [4] 2'00 $memory\instruction_memory$rdmux[0][9][83]$a$11013 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][174]$12821:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][174]$a$12822, B=$memory\instruction_memory$rdmux[0][10][174]$b$12823, Y=$memory\instruction_memory$rdmux[0][9][87]$a$11025
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][174]$a$12822 [4] 1'0 $memory\instruction_memory$rdmux[0][10][174]$a$12822 [4] $memory\instruction_memory$rdmux[0][10][174]$a$12822 [4] 1'0 $memory\instruction_memory$rdmux[0][10][174]$a$12822 [2] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][174]$b$12823 [4] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [4] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] $memory\instruction_memory$rdmux[0][10][174]$b$12823 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][87]$a$11025 [16] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [9:7] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][87]$a$11025 [31:17] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [15:10] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [6:5] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [1:0] } = { $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] 1'0 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] 1'0 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] 1'0 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [16] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] 1'1 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] 1'0 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [8] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [2] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][180]$12839:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][180]$a$12840, B=$memory\instruction_memory$rdmux[0][10][180]$b$12841, Y=$memory\instruction_memory$rdmux[0][9][90]$a$11034
      New ports: A={ $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [2] 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] 1'0 $memory\instruction_memory$rdmux[0][10][180]$a$12840 [2] $memory\instruction_memory$rdmux[0][10][180]$a$12840 [4] $memory\instruction_memory$rdmux[0][10][180]$a$12840 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] 2'10 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] 1'1 $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [6] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] $memory\instruction_memory$rdmux[0][10][180]$b$12841 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][90]$a$11034 [30] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [20] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [16:15] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [10] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [7:6] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [4] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][90]$a$11034 [31] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [29:21] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [19:17] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [14:13] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [11] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [9:8] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [5] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [3] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] 2'00 $memory\instruction_memory$rdmux[0][9][90]$a$11034 [20] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [20] 1'0 $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [15] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] 1'0 $memory\instruction_memory$rdmux[0][9][90]$a$11034 [7] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][188]$12863:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][188]$a$12864, B=$memory\instruction_memory$rdmux[0][10][188]$b$12865, Y=$memory\instruction_memory$rdmux[0][9][94]$a$11046
      New ports: A={ $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [12] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [12] $memory\instruction_memory$rdmux[0][10][188]$a$12864 [7] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [14] 2'00 $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] $memory\instruction_memory$rdmux[0][10][188]$b$12865 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][94]$a$11046 [23] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [14] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [12] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][94]$a$11046 [31:24] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [22:15] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [13] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [11:8] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [6] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] 1'0 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [12] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [5] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [5] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [5] 2'01 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] 1'1 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] 3'001 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12665:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][122]$a$12666, B=$memory\instruction_memory$rdmux[0][10][122]$b$12667, Y=$memory\instruction_memory$rdmux[0][9][61]$a$10947
      New ports: A={ $memory\instruction_memory$rdmux[0][10][122]$a$12666 [10] 3'001 $memory\instruction_memory$rdmux[0][10][122]$a$12666 [8] $memory\instruction_memory$rdmux[0][10][122]$a$12666 [10] $memory\instruction_memory$rdmux[0][10][122]$a$12666 [8] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][122]$b$12667 [15] 1'1 $memory\instruction_memory$rdmux[0][10][122]$b$12667 [15] 4'0011 $memory\instruction_memory$rdmux[0][10][122]$b$12667 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10947 [18:17] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [15] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [12:10] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [8:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$a$10947 [31:19] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [14:13] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [9] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [6:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][61]$a$10947 [12] 4'0000 $memory\instruction_memory$rdmux[0][9][61]$a$10947 [11] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [12] 9'000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][20]$12359:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][20]$a$12360, B=$memory\instruction_memory$rdmux[0][10][20]$b$12361, Y=$memory\instruction_memory$rdmux[0][9][10]$a$10794
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [5] 1'1 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] 1'1 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] 1'0 $memory\instruction_memory$rdmux[0][10][20]$a$12360 [4] $memory\instruction_memory$rdmux[0][10][20]$a$12360 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] 1'1 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [4] 1'1 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [5] 2'01 $memory\instruction_memory$rdmux[0][10][20]$b$12361 [5] $memory\instruction_memory$rdmux[0][10][20]$b$12361 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10794 [26:25] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [21:20] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [16] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [12] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [10:9] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$a$10794 [31:27] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [24:22] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [19:17] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [15:13] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [11] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [8:6] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [3:0] } = { $memory\instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [26] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [21] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [4] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [21] 1'0 $memory\instruction_memory$rdmux[0][9][10]$a$10794 [4] 2'00 $memory\instruction_memory$rdmux[0][9][10]$a$10794 [12] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [5] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [9] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][173]$12818:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][173]$a$12819, B=$memory\instruction_memory$rdmux[0][10][173]$b$12820, Y=$memory\instruction_memory$rdmux[0][9][86]$b$11023
      New ports: A={ $memory\instruction_memory$rdmux[0][10][173]$a$12819 [7] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] $memory\instruction_memory$rdmux[0][10][173]$a$12819 [7] 1'0 $memory\instruction_memory$rdmux[0][10][173]$a$12819 [5] 1'1 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5] $memory\instruction_memory$rdmux[0][10][173]$b$12820 [5:4] }, Y=$memory\instruction_memory$rdmux[0][9][86]$b$11023 [9:4]
      New connections: { $memory\instruction_memory$rdmux[0][9][86]$b$11023 [31:10] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [3:0] } = { $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] 1'0 $memory\instruction_memory$rdmux[0][9][86]$b$11023 [8] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [8] 1'0 $memory\instruction_memory$rdmux[0][9][86]$b$11023 [4] 2'01 $memory\instruction_memory$rdmux[0][9][86]$b$11023 [9:7] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [8] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [9] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][100]$12599:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][100]$a$12600, B=$memory\instruction_memory$rdmux[0][10][100]$b$12601, Y=$memory\instruction_memory$rdmux[0][9][50]$a$10914
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12600 [2] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12600 [7] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12600 [2] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [7] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][50]$a$10914 [31] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [22] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [18] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [5:4] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$a$10914 [30:23] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [21] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [19] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [17] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [15:10] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [8] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [6] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [3] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [1:0] } = { $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [22] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$10914 [18] 1'0 $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] 1'0 $memory\instruction_memory$rdmux[0][9][50]$a$10914 [4] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][44]$12431:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][44]$a$12432, B=$memory\instruction_memory$rdmux[0][10][44]$b$12433, Y=$memory\instruction_memory$rdmux[0][9][22]$a$10830
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][44]$a$12432 [4] 1'0 $memory\instruction_memory$rdmux[0][10][44]$a$12432 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8] $memory\instruction_memory$rdmux[0][10][44]$b$12433 [8:7] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10830 [23] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8:7] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$a$10830 [31:24] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [22:19] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [17:9] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [6] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][22]$a$10830 [4] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] 1'0 $memory\instruction_memory$rdmux[0][9][22]$a$10830 [5] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [5] 1'0 $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][22]$a$10830 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][65]$12494:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][65]$a$12495, B=$memory\instruction_memory$rdmux[0][10][65]$b$12496, Y=$memory\instruction_memory$rdmux[0][9][32]$b$10861
      New ports: A={ $memory\instruction_memory$rdmux[0][10][65]$a$12495 [12] $memory\instruction_memory$rdmux[0][10][65]$a$12495 [9] 1'0 $memory\instruction_memory$rdmux[0][10][65]$a$12495 [12] 1'1 $memory\instruction_memory$rdmux[0][10][65]$a$12495 [9] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] 1'1 $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] 1'0 $memory\instruction_memory$rdmux[0][10][65]$b$12496 [11] 2'00 $memory\instruction_memory$rdmux[0][10][65]$b$12496 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][32]$b$10861 [23] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [21] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [12:11] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [9] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$b$10861 [31:24] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [22] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [20] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [18:13] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [10] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [8:7] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [11] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [21] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [21] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [5] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [5] 3'010 $memory\instruction_memory$rdmux[0][9][32]$b$10861 [6] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [6:4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][3]$12308:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][3]$a$12309, B=$memory\instruction_memory$rdmux[0][10][3]$b$12310, Y=$memory\instruction_memory$rdmux[0][9][1]$b$10768
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] $memory\instruction_memory$rdmux[0][10][3]$a$12309 [11] 1'1 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [2] 1'1 $memory\instruction_memory$rdmux[0][10][3]$a$12309 [2] }, B={ $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] 1'1 $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [7] $memory\instruction_memory$rdmux[0][10][3]$b$12310 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10768 [15] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [9] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$b$10768 [31:16] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [14] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [12] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [10] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [8] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [6] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [4:3] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [1:0] } = { $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] 2'00 $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10768 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [15] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [15] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10768 [2] 1'1 $memory\instruction_memory$rdmux[0][9][1]$b$10768 [7] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10768 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][4]$12311:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][4]$a$12312, B=$memory\instruction_memory$rdmux[0][10][4]$b$12313, Y=$memory\instruction_memory$rdmux[0][9][2]$a$10770
      New ports: A={ $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] 1'0 $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] 2'11 $memory\instruction_memory$rdmux[0][10][4]$a$12312 [7] 1'0 $memory\instruction_memory$rdmux[0][10][4]$a$12312 [4] }, B={ $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] $memory\instruction_memory$rdmux[0][10][4]$b$12313 [15] 1'1 $memory\instruction_memory$rdmux[0][10][4]$b$12313 [9] 4'0010 }, Y={ $memory\instruction_memory$rdmux[0][9][2]$a$10770 [28] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [15] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [9:7] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$a$10770 [31:29] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [27:22] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [20:16] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [14] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [12:10] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [6] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [3:0] } = { $memory\instruction_memory$rdmux[0][9][2]$a$10770 [28] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [28] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [28] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [4] 1'0 $memory\instruction_memory$rdmux[0][9][2]$a$10770 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [15] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [15] 3'000 $memory\instruction_memory$rdmux[0][9][2]$a$10770 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][37]$12410:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][37]$a$12411, B=$memory\instruction_memory$rdmux[0][10][37]$b$12412, Y=$memory\instruction_memory$rdmux[0][9][18]$b$10819
      New ports: A={ $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] 1'1 $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] $memory\instruction_memory$rdmux[0][10][37]$a$12411 [9] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12411 [5] 1'1 }, B={ 4'1010 $memory\instruction_memory$rdmux[0][10][37]$b$12412 [7] $memory\instruction_memory$rdmux[0][10][37]$b$12412 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12412 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$b$10819 [24] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [20] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [10:9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [7] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$b$10819 [31:25] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [23:21] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [19:11] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [8] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [6] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][18]$b$10819 [7] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [20] 1'1 $memory\instruction_memory$rdmux[0][9][18]$b$10819 [20] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [10] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [10:9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][187]$12860:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][187]$a$12861, B=$memory\instruction_memory$rdmux[0][10][187]$b$12862, Y=$memory\instruction_memory$rdmux[0][9][93]$b$11044
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] $memory\instruction_memory$rdmux[0][10][187]$a$12861 [9] 2'00 $memory\instruction_memory$rdmux[0][10][187]$a$12861 [5] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] $memory\instruction_memory$rdmux[0][10][187]$b$12862 [6] 1'1 $memory\instruction_memory$rdmux[0][10][187]$b$12862 [4] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][93]$b$11044 [23] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [7:4] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][93]$b$11044 [31:24] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [22:17] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [15:10] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [8] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [3] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] 7'0000000 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] 2'00 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [6] 2'00 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [7] 1'0 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [4] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][70]$12509:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][70]$a$12510, B=$memory\instruction_memory$rdmux[0][10][70]$b$12511, Y=$memory\instruction_memory$rdmux[0][9][35]$a$10869
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [4] 1'1 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5:4] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5] 2'00 $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5] $memory\instruction_memory$rdmux[0][10][70]$a$12510 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [7] $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] 2'10 $memory\instruction_memory$rdmux[0][10][70]$b$12511 [7] 1'1 $memory\instruction_memory$rdmux[0][10][70]$b$12511 [7] 1'0 $memory\instruction_memory$rdmux[0][10][70]$b$12511 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][35]$a$10869 [23] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [21:18] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [16] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$a$10869 [31:24] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [22] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [17] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [15:12] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [10] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [3:0] } = { $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [23] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [23] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [4] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [21] 2'00 $memory\instruction_memory$rdmux[0][9][35]$a$10869 [6] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [6] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [9] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12413:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][38]$a$12414, B=$memory\instruction_memory$rdmux[0][10][38]$b$12415, Y=$memory\instruction_memory$rdmux[0][9][19]$a$10821
      New ports: A={ $memory\instruction_memory$rdmux[0][10][38]$a$12414 [24] $memory\instruction_memory$rdmux[0][10][38]$a$12414 [7] 2'01 $memory\instruction_memory$rdmux[0][10][38]$a$12414 [7] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12415 [23] 2'10 $memory\instruction_memory$rdmux[0][10][38]$b$12415 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10821 [24:23] $memory\instruction_memory$rdmux[0][9][19]$a$10821 [9:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$a$10821 [31:25] $memory\instruction_memory$rdmux[0][9][19]$a$10821 [22:10] $memory\instruction_memory$rdmux[0][9][19]$a$10821 [6:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][9][19]$a$10821 [7] 19'0000010010100000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][35]$12404:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][35]$a$12405, B=$memory\instruction_memory$rdmux[0][10][35]$b$12406, Y=$memory\instruction_memory$rdmux[0][9][17]$b$10816
      New ports: A={ $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [20] 1'1 $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] $memory\instruction_memory$rdmux[0][10][35]$a$12405 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [18] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12406 [2] $memory\instruction_memory$rdmux[0][10][35]$b$12406 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10816 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [18] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [8] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$b$10816 [30:21] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [19] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [17:9] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [7:6] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [4:3] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [1:0] } = { $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] 1'1 $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] 2'00 $memory\instruction_memory$rdmux[0][9][17]$b$10816 [8] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10816 [8] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [8] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [8] 9'010001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][129]$12686:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][129]$a$12687, B=$memory\instruction_memory$rdmux[0][10][129]$b$12688, Y=$memory\instruction_memory$rdmux[0][9][64]$b$10957
      New ports: A={ $memory\instruction_memory$rdmux[0][10][129]$a$12687 [21] $memory\instruction_memory$rdmux[0][10][129]$a$12687 [21] 1'1 $memory\instruction_memory$rdmux[0][10][129]$a$12687 [8] 2'01 $memory\instruction_memory$rdmux[0][10][129]$a$12687 [8] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][129]$b$12688 [12] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12688 [12] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [12] $memory\instruction_memory$rdmux[0][10][129]$b$12688 [8] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][64]$b$10957 [22:21] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [16] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [14:12] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [8] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$b$10957 [31:23] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [20:17] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [15] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [11:9] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [7:6] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][64]$b$10957 [14] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [5] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [13] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10957 [16] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [16] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [8] 10'0111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][40]$12419:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][40]$a$12420, B=$memory\instruction_memory$rdmux[0][10][40]$b$12421, Y=$memory\instruction_memory$rdmux[0][9][20]$a$10824
      New ports: A={ $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] $memory\instruction_memory$rdmux[0][10][40]$a$12420 [4] 1'0 $memory\instruction_memory$rdmux[0][10][40]$a$12420 [2] }, B={ $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12421 [4] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] $memory\instruction_memory$rdmux[0][10][40]$b$12421 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10824 [20] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$a$10824 [31:21] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [19:8] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [6:5] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [1:0] } = { $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [20] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [20] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3:2] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10824 [4] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [4] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [2] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][94]$12581:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][94]$a$12582, B=$memory\instruction_memory$rdmux[0][10][94]$b$12583, Y=$memory\instruction_memory$rdmux[0][9][47]$a$10905
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][94]$a$12582 [7] 1'0 $memory\instruction_memory$rdmux[0][10][94]$a$12582 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12582 [8] 1'0 $memory\instruction_memory$rdmux[0][10][94]$a$12582 [8:7] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [7] 1'0 $memory\instruction_memory$rdmux[0][10][94]$b$12583 [7] $memory\instruction_memory$rdmux[0][10][94]$b$12583 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][47]$a$10905 [21] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [18:17] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [15] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [11] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [9:7] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$a$10905 [31:22] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [20:19] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [16] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [14:12] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [10] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [6] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][47]$a$10905 [17] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [21] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [5] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [18] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [11] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [8] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [11] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [8] 1'0 $memory\instruction_memory$rdmux[0][9][47]$a$10905 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][43]$12428:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][43]$a$12429, B=$memory\instruction_memory$rdmux[0][10][43]$b$12430, Y=$memory\instruction_memory$rdmux[0][9][21]$b$10828
      New ports: A={ 6'011100 $memory\instruction_memory$rdmux[0][10][43]$a$12429 [5:4] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12429 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [4] $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5] 2'10 $memory\instruction_memory$rdmux[0][10][43]$b$12430 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][21]$b$10828 [28] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [16:15] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [13:9] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$b$10828 [31:29] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [27:22] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [20:17] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [14] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [6] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][21]$b$10828 [5] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [21] 1'1 $memory\instruction_memory$rdmux[0][9][21]$b$10828 [16] 1'0 $memory\instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [12] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][85]$12554:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][85]$a$12555, B=$memory\instruction_memory$rdmux[0][10][85]$b$12556, Y=$memory\instruction_memory$rdmux[0][9][42]$b$10891
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][85]$a$12555 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [5] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12555 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12555 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] $memory\instruction_memory$rdmux[0][10][85]$b$12556 [2] $memory\instruction_memory$rdmux[0][10][85]$b$12556 [9] 2'01 $memory\instruction_memory$rdmux[0][10][85]$b$12556 [2] $memory\instruction_memory$rdmux[0][10][85]$b$12556 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][42]$b$10891 [16] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [10:8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [5:4] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$b$10891 [31:17] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [15:14] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [12:11] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [7:6] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [3] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [1:0] } = { $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [5] 2'00 $memory\instruction_memory$rdmux[0][9][42]$b$10891 [9] 12'000000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12449:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][50]$a$12450, B=$memory\instruction_memory$rdmux[0][10][50]$b$12451, Y=$memory\instruction_memory$rdmux[0][9][25]$a$10839
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [4] $memory\instruction_memory$rdmux[0][10][50]$a$12450 [2] }, B={ $memory\instruction_memory$rdmux[0][10][50]$b$12451 [4] 2'01 $memory\instruction_memory$rdmux[0][10][50]$b$12451 [5] 1'0 $memory\instruction_memory$rdmux[0][10][50]$b$12451 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10839 [23] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [20] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [10:8] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [5:4] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$a$10839 [31:24] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [22:21] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [19:11] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [7:6] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [3] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [1:0] } = { $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] 2'00 $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] 1'0 $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [5] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [5] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [9] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [5] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12521:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][74]$a$12522, B=$memory\instruction_memory$rdmux[0][10][74]$b$12523, Y=$memory\instruction_memory$rdmux[0][9][37]$a$10875
      New ports: A={ $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5:4] 3'100 $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12522 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][74]$b$12523 [18] 2'00 $memory\instruction_memory$rdmux[0][10][74]$b$12523 [13] 4'1011 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10875 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [16:15] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [13:12] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$a$10875 [31:19] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [17] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [14] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [11:7] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [3:0] } = { $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] 1'0 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [15] 2'00 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [16] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [15] 2'10 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [16] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] 2'01 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][58]$12473:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][58]$a$12474, B=$memory\instruction_memory$rdmux[0][10][58]$b$12475, Y=$memory\instruction_memory$rdmux[0][9][29]$a$10851
      New ports: A={ $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [11] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12474 [7] $memory\instruction_memory$rdmux[0][10][58]$a$12474 [7] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] 2'00 $memory\instruction_memory$rdmux[0][10][58]$b$12475 [4] 1'0 $memory\instruction_memory$rdmux[0][10][58]$b$12475 [4] $memory\instruction_memory$rdmux[0][10][58]$b$12475 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12:11] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [9:7] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [4] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$a$10851 [31:13] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [10] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [6:5] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [3] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [1:0] } = { $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] 1'0 $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] 6'000000 $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][142]$12725:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][142]$a$12726, B=$memory\instruction_memory$rdmux[0][10][142]$b$12727, Y=$memory\instruction_memory$rdmux[0][9][71]$a$10977
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12726 [5] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12726 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][142]$b$12727 [14] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [21] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [21] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [14] $memory\instruction_memory$rdmux[0][10][142]$b$12727 [14] 3'101 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$10977 [23:20] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [14] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [7] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$a$10977 [31:24] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [19:15] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [13:8] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [6] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [5] 5'00111 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [4] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [4] 2'01 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [4] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [4] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][63]$12488:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][63]$a$12489, B=$memory\instruction_memory$rdmux[0][10][63]$b$12490, Y=$memory\instruction_memory$rdmux[0][9][31]$b$10858
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][63]$a$12489 [18] $memory\instruction_memory$rdmux[0][10][63]$a$12489 [7] $memory\instruction_memory$rdmux[0][10][63]$a$12489 [7] 1'0 $memory\instruction_memory$rdmux[0][10][63]$a$12489 [7] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [4] $memory\instruction_memory$rdmux[0][10][63]$b$12490 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][31]$b$10858 [19:16] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [12] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [4] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$b$10858 [31:20] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [15:13] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [11:8] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [6:5] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [3] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [12] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] 6'000000 $memory\instruction_memory$rdmux[0][9][31]$b$10858 [4] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10858 [4] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][66]$12497:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][66]$a$12498, B=$memory\instruction_memory$rdmux[0][10][66]$b$12499, Y=$memory\instruction_memory$rdmux[0][9][33]$a$10863
      New ports: A={ $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12498 [8] 2'10 $memory\instruction_memory$rdmux[0][10][66]$a$12498 [8] 1'1 $memory\instruction_memory$rdmux[0][10][66]$a$12498 [5] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] 2'00 $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12499 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][33]$a$10863 [20] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [18:15] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [8:7] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [5:4] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$a$10863 [31:21] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [19] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [14:9] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [6] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [3] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10863 [5] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] 2'00 $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [20] 2'00 $memory\instruction_memory$rdmux[0][9][33]$a$10863 [17] 4'0000 $memory\instruction_memory$rdmux[0][9][33]$a$10863 [4] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][2]$12305:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][2]$a$12306, B=$memory\instruction_memory$rdmux[0][10][2]$b$12307, Y=$memory\instruction_memory$rdmux[0][9][1]$a$10767
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] 1'0 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [13] 1'0 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] 1'1 $memory\instruction_memory$rdmux[0][10][2]$a$12306 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][2]$b$12307 [13] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [13] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [2] 1'1 $memory\instruction_memory$rdmux[0][10][2]$b$12307 [2] $memory\instruction_memory$rdmux[0][10][2]$b$12307 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$a$10767 [27] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [13:12] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$a$10767 [31:28] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [26:21] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [19:16] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [14] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [11:8] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [6] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [4:3] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [1:0] } = { $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] 1'0 $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] 1'0 $memory\instruction_memory$rdmux[0][9][1]$a$10767 [13] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [15] 2'00 $memory\instruction_memory$rdmux[0][9][1]$a$10767 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [7] 1'0 $memory\instruction_memory$rdmux[0][9][1]$a$10767 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][172]$12815:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][172]$a$12816, B=$memory\instruction_memory$rdmux[0][10][172]$b$12817, Y=$memory\instruction_memory$rdmux[0][9][86]$a$11022
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5:4] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5] $memory\instruction_memory$rdmux[0][10][172]$a$12816 [5:4] }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][172]$b$12817 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12817 [6] 1'1 $memory\instruction_memory$rdmux[0][10][172]$b$12817 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][86]$a$11022 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11:10] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][86]$a$11022 [31:16] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [14:12] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [9:8] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [3:0] } = { $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [7] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11022 [5] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11022 [5] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [6] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [6] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11022 [6] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][83]$12548:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][83]$a$12549, B=$memory\instruction_memory$rdmux[0][10][83]$b$12550, Y=$memory\instruction_memory$rdmux[0][9][41]$b$10888
      New ports: A={ $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] 1'1 $memory\instruction_memory$rdmux[0][10][83]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [4] $memory\instruction_memory$rdmux[0][10][83]$a$12549 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12550 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12550 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10888 [29] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [20] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$b$10888 [31:30] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [28:21] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [19:8] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [6:5] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [3] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [1:0] } = { $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] 3'000 $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10888 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][71]$12512:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][71]$a$12513, B=$memory\instruction_memory$rdmux[0][10][71]$b$12514, Y=$memory\instruction_memory$rdmux[0][9][35]$b$10870
      New ports: A={ $memory\instruction_memory$rdmux[0][10][71]$a$12513 [30] 1'1 $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] 1'0 $memory\instruction_memory$rdmux[0][10][71]$a$12513 [7] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12514 [14] $memory\instruction_memory$rdmux[0][10][71]$b$12514 [14] 1'1 $memory\instruction_memory$rdmux[0][10][71]$b$12514 [12] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10870 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [16] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [14:12] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$b$10870 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [29:17] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [11:8] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [6:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] 5'10000 $memory\instruction_memory$rdmux[0][9][35]$b$10870 [16] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [14] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [14] 2'01 $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][73]$12518:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][73]$a$12519, B=$memory\instruction_memory$rdmux[0][10][73]$b$12520, Y=$memory\instruction_memory$rdmux[0][9][36]$b$10873
      New ports: A={ $memory\instruction_memory$rdmux[0][10][73]$a$12519 [4] 2'10 $memory\instruction_memory$rdmux[0][10][73]$a$12519 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12519 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][73]$b$12520 [7] 1'1 $memory\instruction_memory$rdmux[0][10][73]$b$12520 [7] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][36]$b$10873 [20] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [9:7] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$b$10873 [31:21] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [19:10] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [6] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][36]$b$10873 [20] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [20] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10873 [20] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5] 3'000 $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5:4] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][77]$12530:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][77]$a$12531, B=$memory\instruction_memory$rdmux[0][10][77]$b$12532, Y=$memory\instruction_memory$rdmux[0][9][38]$b$10879
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12531 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5:4] $memory\instruction_memory$rdmux[0][10][77]$a$12531 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][77]$b$12532 [14] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [21] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [21] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [14] $memory\instruction_memory$rdmux[0][10][77]$b$12532 [14] 3'001 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$b$10879 [23:20] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [14] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$b$10879 [31:24] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [19:15] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [13:8] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [6] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5] 3'001 $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5] 1'1 $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5] 1'0 $memory\instruction_memory$rdmux[0][9][38]$b$10879 [4] 1'0 $memory\instruction_memory$rdmux[0][9][38]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][111]$12632:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][111]$a$12633, B=$memory\instruction_memory$rdmux[0][10][111]$b$12634, Y=$memory\instruction_memory$rdmux[0][9][55]$b$10930
      New ports: A={ $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] 2'10 $memory\instruction_memory$rdmux[0][10][111]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [4] 1'0 $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [4] $memory\instruction_memory$rdmux[0][10][111]$a$12633 [2] }, B={ $memory\instruction_memory$rdmux[0][10][111]$b$12634 [4] 3'010 $memory\instruction_memory$rdmux[0][10][111]$b$12634 [5:4] $memory\instruction_memory$rdmux[0][10][111]$b$12634 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$b$10930 [23] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [20] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [11:8] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5:4] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$b$10930 [31:24] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [22:21] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [19:12] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [7:6] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [3] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [1:0] } = { $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] 1'0 $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] 2'00 $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5:4] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][79]$12536:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][79]$a$12537, B=$memory\instruction_memory$rdmux[0][10][79]$b$12538, Y=$memory\instruction_memory$rdmux[0][9][39]$b$10882
      New ports: A={ $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] 2'00 $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12537 [2] }, B={ $memory\instruction_memory$rdmux[0][10][79]$b$12538 [11] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [11] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] $memory\instruction_memory$rdmux[0][10][79]$b$12538 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [15] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [11:10] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [4] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$b$10882 [31:19] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [17:16] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [14:12] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [9:8] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [6:5] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [3] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] 3'000 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [15] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [11] 4'0000 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [4] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][113]$12638:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][113]$a$12639, B=$memory\instruction_memory$rdmux[0][10][113]$b$12640, Y=$memory\instruction_memory$rdmux[0][9][56]$b$10933
      New ports: A={ 3'100 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12639 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12639 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][113]$b$12640 [7] $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8:7] 1'0 $memory\instruction_memory$rdmux[0][10][113]$b$12640 [8:7] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][56]$b$10933 [24] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [15] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11:7] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31:25] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [23:16] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [14:12] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [6] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [3] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [7] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [24] 1'1 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [4] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [8] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11:10] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [8] 2'00 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [2] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][23]$12368:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][23]$a$12369, B=$memory\instruction_memory$rdmux[0][10][23]$b$12370, Y=$memory\instruction_memory$rdmux[0][9][11]$b$10798
      New ports: A={ $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5] 2'01 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [4] 1'0 $memory\instruction_memory$rdmux[0][10][23]$a$12369 [4] $memory\instruction_memory$rdmux[0][10][23]$a$12369 [5:4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [4] $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5] 3'011 $memory\instruction_memory$rdmux[0][10][23]$b$12370 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][11]$b$10798 [25] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [20] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [17] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [11:9] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$b$10798 [31:26] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [24:21] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [19:18] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [16:12] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [8:6] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [25] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [20] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [20] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [11] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] 3'000 $memory\instruction_memory$rdmux[0][9][11]$b$10798 [4] 1'0 $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][90]$12569:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][90]$a$12570, B=$memory\instruction_memory$rdmux[0][10][90]$b$12571, Y=$memory\instruction_memory$rdmux[0][9][45]$a$10899
      New ports: A={ $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] 3'100 $memory\instruction_memory$rdmux[0][10][90]$a$12570 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12570 [5] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][90]$b$12571 [9] 1'1 $memory\instruction_memory$rdmux[0][10][90]$b$12571 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [10:7] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$a$10899 [31:16] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [14:11] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [6] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [4:0] } = { $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] 3'000 $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [10] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10899 [10] 2'00 $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10899 [8] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][147]$12740:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][147]$a$12741, B=$memory\instruction_memory$rdmux[0][10][147]$b$12742, Y=$memory\instruction_memory$rdmux[0][9][73]$b$10984
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [5] 1'0 $memory\instruction_memory$rdmux[0][10][147]$a$12741 [4] $memory\instruction_memory$rdmux[0][10][147]$a$12741 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][147]$b$12742 [4] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12742 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12742 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$b$10984 [18] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [14] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [12] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [9:7] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$b$10984 [31:19] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [17:15] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [13] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [11:10] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [6] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [3] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][9][73]$b$10984 [2] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10984 [9] 2'00 $memory\instruction_memory$rdmux[0][9][73]$b$10984 [12] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [12] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [12] 2'00 $memory\instruction_memory$rdmux[0][9][73]$b$10984 [14] 2'00 $memory\instruction_memory$rdmux[0][9][73]$b$10984 [9] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][84]$12551:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][84]$a$12552, B=$memory\instruction_memory$rdmux[0][10][84]$b$12553, Y=$memory\instruction_memory$rdmux[0][9][42]$a$10890
      New ports: A={ $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [11] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] $memory\instruction_memory$rdmux[0][10][84]$a$12552 [7] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] 2'00 $memory\instruction_memory$rdmux[0][10][84]$b$12553 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$b$12553 [4] $memory\instruction_memory$rdmux[0][10][84]$b$12553 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][42]$a$10890 [25] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [20] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12:11] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [9:7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [4] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$a$10890 [31:26] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [24:21] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [19:13] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [10] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [6:5] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [3] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [1:0] } = { $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] 2'00 $memory\instruction_memory$rdmux[0][9][42]$a$10890 [25] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [25] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [8] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][69]$12506:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][69]$a$12507, B=$memory\instruction_memory$rdmux[0][10][69]$b$12508, Y=$memory\instruction_memory$rdmux[0][9][34]$b$10867
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12507 [6] 1'1 $memory\instruction_memory$rdmux[0][10][69]$a$12507 [4] }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [5] $memory\instruction_memory$rdmux[0][10][69]$b$12508 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10867 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [20] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [11] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [9] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$b$10867 [31:27] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [25:21] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [19:12] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [10] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [3:0] } = { $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [20] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [9] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [20] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [20] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] 2'10 $memory\instruction_memory$rdmux[0][9][34]$b$10867 [5] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10867 [6] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [6] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [11] 1'1 $memory\instruction_memory$rdmux[0][9][34]$b$10867 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][8]$12323:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][8]$a$12324, B=$memory\instruction_memory$rdmux[0][10][8]$b$12325, Y=$memory\instruction_memory$rdmux[0][9][4]$a$10776
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [8] $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12324 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][8]$b$12325 [15] 1'0 $memory\instruction_memory$rdmux[0][10][8]$b$12325 [9] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$a$10776 [27] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [15] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [9:7] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [4] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$a$10776 [31:28] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [26:16] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [14] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [12:10] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [6:5] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [3] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [1:0] } = { $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] 1'0 $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] 1'0 $memory\instruction_memory$rdmux[0][9][4]$a$10776 [8] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [15] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [4] 3'000 $memory\instruction_memory$rdmux[0][9][4]$a$10776 [8] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][19]$12356:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][19]$a$12357, B=$memory\instruction_memory$rdmux[0][10][19]$b$12358, Y=$memory\instruction_memory$rdmux[0][9][9]$b$10792
      New ports: A={ $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5:4] $memory\instruction_memory$rdmux[0][10][19]$a$12357 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][19]$b$12358 [2] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [13] 3'001 $memory\instruction_memory$rdmux[0][10][19]$b$12358 [2] $memory\instruction_memory$rdmux[0][10][19]$b$12358 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10792 [23:22] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [11] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [5:4] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$b$10792 [31:24] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [21:17] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [15:14] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [12] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [10:8] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [6] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [3] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][9]$b$10792 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [22] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] 2'00 $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] 1'1 $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][88]$12563:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][88]$a$12564, B=$memory\instruction_memory$rdmux[0][10][88]$b$12565, Y=$memory\instruction_memory$rdmux[0][9][44]$a$10896
      New ports: A={ $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] 3'010 $memory\instruction_memory$rdmux[0][10][88]$a$12564 [7] 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12564 [5] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [5] 2'10 $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [4] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [5] $memory\instruction_memory$rdmux[0][10][88]$b$12565 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10896 [26] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [15] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [11:9] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$a$10896 [31:27] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [25:16] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [14:12] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [8] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][44]$a$10896 [6] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [26] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [15] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7] 3'010 $memory\instruction_memory$rdmux[0][9][44]$a$10896 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][67]$12500:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][67]$a$12501, B=$memory\instruction_memory$rdmux[0][10][67]$b$12502, Y=$memory\instruction_memory$rdmux[0][9][33]$b$10864
      New ports: A={ $memory\instruction_memory$rdmux[0][10][67]$a$12501 [11] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [11] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [7] $memory\instruction_memory$rdmux[0][10][67]$a$12501 [7] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][67]$b$12502 [4] 2'00 $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [4] $memory\instruction_memory$rdmux[0][10][67]$b$12502 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][33]$b$10864 [16] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [11] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [4] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$b$10864 [31:17] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [15:12] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [10:9] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [6:5] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [3] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] 3'000 $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] 3'000 $memory\instruction_memory$rdmux[0][9][33]$b$10864 [8] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [16] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [8] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [8] 3'000 $memory\instruction_memory$rdmux[0][9][33]$b$10864 [4] 1'0 $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][114]$12641:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][114]$a$12642, B=$memory\instruction_memory$rdmux[0][10][114]$b$12643, Y=$memory\instruction_memory$rdmux[0][9][57]$a$10935
      New ports: A={ $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] $memory\instruction_memory$rdmux[0][10][114]$a$12642 [15] 1'1 $memory\instruction_memory$rdmux[0][10][114]$a$12642 [9] 3'010 }, B={ $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] 2'10 $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] 2'00 $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12643 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$a$10935 [23:21] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [10:8] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$a$10935 [31:24] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [20:16] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [14:11] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [7:5] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [3] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [1:0] } = { $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [21] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] 2'00 $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [8] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12383:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][28]$a$12384, B=$memory\instruction_memory$rdmux[0][10][28]$b$12385, Y=$memory\instruction_memory$rdmux[0][9][14]$a$10806
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][28]$a$12384 [11] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [11] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12384 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][28]$b$12385 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12385 [13] 3'010 $memory\instruction_memory$rdmux[0][10][28]$b$12385 [7] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10806 [20] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [13:11] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$a$10806 [31:21] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [19:14] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [10] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [8] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [6] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [4:0] } = { $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] 3'000 $memory\instruction_memory$rdmux[0][9][14]$a$10806 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [11] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [11] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] 1'1 $memory\instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [13] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][76]$12527:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][76]$a$12528, B=$memory\instruction_memory$rdmux[0][10][76]$b$12529, Y=$memory\instruction_memory$rdmux[0][9][38]$a$10878
      New ports: A={ $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] 1'1 $memory\instruction_memory$rdmux[0][10][76]$a$12528 [7] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][76]$b$12529 [5] 3'100 $memory\instruction_memory$rdmux[0][10][76]$b$12529 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10878 [21] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [16] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [9] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$a$10878 [31:22] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [20:17] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [15:10] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [8] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [6] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][38]$a$10878 [21] 1'1 $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] 1'0 $memory\instruction_memory$rdmux[0][9][38]$a$10878 [16] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [5] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [5] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] 2'01 $memory\instruction_memory$rdmux[0][9][38]$a$10878 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][132]$12695:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][132]$a$12696, B=$memory\instruction_memory$rdmux[0][10][132]$b$12697, Y=$memory\instruction_memory$rdmux[0][9][66]$a$10962
      New ports: A={ $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] 2'00 $memory\instruction_memory$rdmux[0][10][132]$a$12696 [7] 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12696 [5] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] 2'01 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [4] 1'0 $memory\instruction_memory$rdmux[0][10][132]$b$12697 [5] $memory\instruction_memory$rdmux[0][10][132]$b$12697 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$a$10962 [23] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [18] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$a$10962 [31:24] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [22:19] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [17:14] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [12:10] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9:8] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [8] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9:7] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [4] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [5] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [6] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][11]$12332:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][11]$a$12333, B=$memory\instruction_memory$rdmux[0][10][11]$b$12334, Y=$memory\instruction_memory$rdmux[0][9][5]$b$10780
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] 1'0 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] 1'0 $memory\instruction_memory$rdmux[0][10][11]$a$12333 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12334 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12334 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10780 [24:23] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [11:10] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [8:7] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [5:4] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$b$10780 [31:25] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [22:14] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [12] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [9] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [3] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [1:0] } = { $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [2] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [11] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [11] 1'0 $memory\instruction_memory$rdmux[0][9][5]$b$10780 [10] 1'0 $memory\instruction_memory$rdmux[0][9][5]$b$10780 [4] 3'000 $memory\instruction_memory$rdmux[0][9][5]$b$10780 [4] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [2] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][106]$12617:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][106]$a$12618, B=$memory\instruction_memory$rdmux[0][10][106]$b$12619, Y=$memory\instruction_memory$rdmux[0][9][53]$a$10923
      New ports: A={ $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5] 3'001 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [4] 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12618 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [4] 1'1 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] 1'1 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12619 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$10923 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [18] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [16] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [12:10] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [8:7] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$a$10923 [31:28] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [26:19] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [17] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [15:13] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [9] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [6] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [3:0] } = { $memory\instruction_memory$rdmux[0][9][53]$a$10923 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [12] 2'00 $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [10] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [16] 3'000 $memory\instruction_memory$rdmux[0][9][53]$a$10923 [7] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][140]$12719:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][140]$a$12720, B=$memory\instruction_memory$rdmux[0][10][140]$b$12721, Y=$memory\instruction_memory$rdmux[0][9][70]$a$10974
      New ports: A={ 3'100 $memory\instruction_memory$rdmux[0][10][140]$a$12720 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] $memory\instruction_memory$rdmux[0][10][140]$a$12720 [7] 3'011 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12721 [4] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12721 [5] $memory\instruction_memory$rdmux[0][10][140]$b$12721 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][70]$a$10974 [23] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [16:15] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$a$10974 [31:24] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [22:17] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [14:13] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [11:10] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][70]$a$10974 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [8] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [4] 2'01 $memory\instruction_memory$rdmux[0][9][70]$a$10974 [16] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [8] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][34]$12401:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][34]$a$12402, B=$memory\instruction_memory$rdmux[0][10][34]$b$12403, Y=$memory\instruction_memory$rdmux[0][9][17]$a$10815
      New ports: A={ $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [11] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] 1'1 $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] $memory\instruction_memory$rdmux[0][10][34]$a$12402 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][34]$b$12403 [23] 3'010 $memory\instruction_memory$rdmux[0][10][34]$b$12403 [8] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][17]$a$10815 [23] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [11:7] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$a$10815 [31:24] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [22:12] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [6:3] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [7] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [8:7] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [7] 9'000000000 $memory\instruction_memory$rdmux[0][9][17]$a$10815 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][17]$12350:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][17]$a$12351, B=$memory\instruction_memory$rdmux[0][10][17]$b$12352, Y=$memory\instruction_memory$rdmux[0][9][8]$b$10789
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5:4] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [4] $memory\instruction_memory$rdmux[0][10][17]$a$12351 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] 1'1 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [7] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12352 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][8]$b$10789 [22] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [16:15] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [13] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [7] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$b$10789 [31:23] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [21:17] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [14] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [12:10] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [6] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][8]$b$10789 [22] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10789 [22] 3'000 $memory\instruction_memory$rdmux[0][9][8]$b$10789 [15] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [15] 3'000 $memory\instruction_memory$rdmux[0][9][8]$b$10789 [4] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][128]$12683:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][128]$a$12684, B=$memory\instruction_memory$rdmux[0][10][128]$b$12685, Y=$memory\instruction_memory$rdmux[0][9][64]$a$10956
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][128]$a$12684 [8] 2'11 $memory\instruction_memory$rdmux[0][10][128]$a$12684 [11] $memory\instruction_memory$rdmux[0][10][128]$a$12684 [8] 1'1 }, B={ 3'100 $memory\instruction_memory$rdmux[0][10][128]$b$12685 [12] 2'01 $memory\instruction_memory$rdmux[0][10][128]$b$12685 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][64]$a$10956 [24] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [15] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [13:11] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [8] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$a$10956 [31:25] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [23:16] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [14] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [10:9] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [7:6] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][64]$a$10956 [5] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [5] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10956 [13] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [11] 2'11 $memory\instruction_memory$rdmux[0][9][64]$a$10956 [8] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [13] 9'110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][101]$12602:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][101]$a$12603, B=$memory\instruction_memory$rdmux[0][10][101]$b$12604, Y=$memory\instruction_memory$rdmux[0][9][50]$b$10915
      New ports: A={ $memory\instruction_memory$rdmux[0][10][101]$a$12603 [25] 5'10011 $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] $memory\instruction_memory$rdmux[0][10][101]$a$12603 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][101]$b$12604 [19] 1'1 $memory\instruction_memory$rdmux[0][10][101]$b$12604 [19] $memory\instruction_memory$rdmux[0][10][101]$b$12604 [9] 1'0 $memory\instruction_memory$rdmux[0][10][101]$b$12604 [9] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$10915 [25] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [23] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [20:19] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [16] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [13] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$b$10915 [31:26] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [22:21] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [18:17] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [15:14] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [12:10] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [8:6] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][50]$b$10915 [20] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [20] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [5] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [5:4] 2'01 $memory\instruction_memory$rdmux[0][9][50]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12584:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][95]$a$12585, B=$memory\instruction_memory$rdmux[0][10][95]$b$12586, Y=$memory\instruction_memory$rdmux[0][9][47]$b$10906
      New ports: A={ $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] $memory\instruction_memory$rdmux[0][10][95]$a$12585 [19] 3'011 $memory\instruction_memory$rdmux[0][10][95]$a$12585 [7] 2'01 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 3'101 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5] 1'0 $memory\instruction_memory$rdmux[0][10][95]$b$12586 [4] $memory\instruction_memory$rdmux[0][10][95]$b$12586 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][47]$b$10906 [22:19] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [11] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [9:7] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$b$10906 [31:23] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [18:12] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [10] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [6] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] 2'00 $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [22] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [11] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [11] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] 1'0 $memory\instruction_memory$rdmux[0][9][47]$b$10906 [8] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][157]$12770:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][157]$a$12771, B=$memory\instruction_memory$rdmux[0][10][157]$b$12772, Y=$memory\instruction_memory$rdmux[0][9][78]$b$10999
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] 2'01 $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [4] $memory\instruction_memory$rdmux[0][10][157]$a$12771 [2] }, B={ $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [7] $memory\instruction_memory$rdmux[0][10][157]$b$12772 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][78]$b$10999 [23:22] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [7] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [5:4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$b$10999 [31:24] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [21:16] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [14:8] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [6] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [3] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] 1'0 $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [22] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [7] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] 2'00 $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] 4'0000 $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][13]$12338:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][13]$a$12339, B=$memory\instruction_memory$rdmux[0][10][13]$b$12340, Y=$memory\instruction_memory$rdmux[0][9][6]$b$10783
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] $memory\instruction_memory$rdmux[0][10][13]$a$12339 [17] 4'1010 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [2] 1'1 $memory\instruction_memory$rdmux[0][10][13]$a$12339 [2] }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [8] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [8] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12340 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][6]$b$10783 [25] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [18:17] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [15] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [8] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [6:4] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$b$10783 [31:26] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [24:21] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [19] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [16] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [14] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [12:9] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [7] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [3] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [1:0] } = { $memory\instruction_memory$rdmux[0][9][6]$b$10783 [25] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [18] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [18] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [25] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [18] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [17] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [17] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [17] 1'0 $memory\instruction_memory$rdmux[0][9][6]$b$10783 [15] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [6] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [6] 2'01 $memory\instruction_memory$rdmux[0][9][6]$b$10783 [8] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][75]$12524:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][75]$a$12525, B=$memory\instruction_memory$rdmux[0][10][75]$b$12526, Y=$memory\instruction_memory$rdmux[0][9][37]$b$10876
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][75]$a$12525 [12] 1'0 $memory\instruction_memory$rdmux[0][10][75]$a$12525 [8] 4'0011 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] 1'1 $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [5] $memory\instruction_memory$rdmux[0][10][75]$b$12526 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10876 [23] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [12] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$b$10876 [31:24] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [22:13] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [11:10] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][37]$b$10876 [12] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [7] 2'01 $memory\instruction_memory$rdmux[0][9][37]$b$10876 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [9] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [8] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][30]$12389:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][30]$a$12390, B=$memory\instruction_memory$rdmux[0][10][30]$b$12391, Y=$memory\instruction_memory$rdmux[0][9][15]$a$10809
      New ports: A={ $memory\instruction_memory$rdmux[0][10][30]$a$12390 [5] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12390 [12] 4'0001 $memory\instruction_memory$rdmux[0][10][30]$a$12390 [5] 1'1 }, B={ 3'000 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] 1'1 $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [7] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] $memory\instruction_memory$rdmux[0][10][30]$b$12391 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$a$10809 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [12:11] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [9:7] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$a$10809 [31:24] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [22] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [20:13] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [10] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [6] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][15]$a$10809 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [7] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [11] 1'0 $memory\instruction_memory$rdmux[0][9][15]$a$10809 [7] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [8:7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][104]$12611:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][104]$a$12612, B=$memory\instruction_memory$rdmux[0][10][104]$b$12613, Y=$memory\instruction_memory$rdmux[0][9][52]$a$10920
      New ports: A={ $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] 2'00 $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [4] $memory\instruction_memory$rdmux[0][10][104]$a$12612 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12613 [16] 1'1 $memory\instruction_memory$rdmux[0][10][104]$b$12613 [8] $memory\instruction_memory$rdmux[0][10][104]$b$12613 [8] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$10920 [24] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [16] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [10:8] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [4] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$a$10920 [31:25] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [23:17] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [15:11] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [7:5] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [3] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][52]$a$10920 [24] 4'0000 $memory\instruction_memory$rdmux[0][9][52]$a$10920 [10] 1'0 $memory\instruction_memory$rdmux[0][9][52]$a$10920 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [2] 5'00000 $memory\instruction_memory$rdmux[0][9][52]$a$10920 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12656:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][119]$a$12657, B=$memory\instruction_memory$rdmux[0][10][119]$b$12658, Y=$memory\instruction_memory$rdmux[0][9][59]$b$10942
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [4] $memory\instruction_memory$rdmux[0][10][119]$a$12657 [2] }, B={ $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] 1'1 $memory\instruction_memory$rdmux[0][10][119]$b$12658 [4] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5] $memory\instruction_memory$rdmux[0][10][119]$b$12658 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10942 [28] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5:4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$b$10942 [31:29] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [27:18] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [16] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [14:8] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [6] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [3] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [1:0] } = { $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10942 [4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][144]$12731:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][144]$a$12732, B=$memory\instruction_memory$rdmux[0][10][144]$b$12733, Y=$memory\instruction_memory$rdmux[0][9][72]$a$10980
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] 2'10 $memory\instruction_memory$rdmux[0][10][144]$a$12732 [4] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [4] $memory\instruction_memory$rdmux[0][10][144]$a$12732 [2] }, B={ $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] 2'01 $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$b$12733 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12733 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [23] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [20] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [15] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [8:7] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$a$10980 [31:27] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [25:24] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [22:21] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [19:16] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [14:9] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [6:5] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [3] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [1:0] } = { $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10980 [23] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [23] 2'00 $memory\instruction_memory$rdmux[0][9][72]$a$10980 [15] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [8] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][186]$12857:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][186]$a$12858, B=$memory\instruction_memory$rdmux[0][10][186]$b$12859, Y=$memory\instruction_memory$rdmux[0][9][93]$a$11043
      New ports: A={ $memory\instruction_memory$rdmux[0][10][186]$a$12858 [12] $memory\instruction_memory$rdmux[0][10][186]$a$12858 [12] $memory\instruction_memory$rdmux[0][10][186]$a$12858 [7] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][186]$b$12859 [14] 2'00 $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] $memory\instruction_memory$rdmux[0][10][186]$b$12859 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][93]$a$11043 [14] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [12] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][93]$a$11043 [31:15] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [13] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [11:8] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [6] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] 1'0 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [12] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [4] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [5] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [5] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [5] 2'01 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] 1'1 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] 3'001 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][156]$12767:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][156]$a$12768, B=$memory\instruction_memory$rdmux[0][10][156]$b$12769, Y=$memory\instruction_memory$rdmux[0][9][78]$a$10998
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][156]$a$12768 [4] 1'0 $memory\instruction_memory$rdmux[0][10][156]$a$12768 [4] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [2] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [4] $memory\instruction_memory$rdmux[0][10][156]$a$12768 [2] }, B={ $memory\instruction_memory$rdmux[0][10][156]$b$12769 [5] $memory\instruction_memory$rdmux[0][10][156]$b$12769 [8] 2'01 $memory\instruction_memory$rdmux[0][10][156]$b$12769 [8] $memory\instruction_memory$rdmux[0][10][156]$b$12769 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][78]$a$10998 [21] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [18] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [16] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [10] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [8] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [5:4] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$a$10998 [31:22] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [20:19] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [17] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [15:11] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [9] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [7:6] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [3] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [21] 5'00000 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [16] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [21] 4'0000 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [2] 6'000000 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][21]$12362:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][21]$a$12363, B=$memory\instruction_memory$rdmux[0][10][21]$b$12364, Y=$memory\instruction_memory$rdmux[0][9][10]$b$10795
      New ports: A={ $memory\instruction_memory$rdmux[0][10][21]$a$12363 [21] $memory\instruction_memory$rdmux[0][10][21]$a$12363 [9] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12363 [21] 2'10 $memory\instruction_memory$rdmux[0][10][21]$a$12363 [9] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][21]$b$12364 [22] $memory\instruction_memory$rdmux[0][10][21]$b$12364 [10] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12364 [10] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][10]$b$10795 [24:21] $memory\instruction_memory$rdmux[0][9][10]$b$10795 [11:9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$b$10795 [31:25] $memory\instruction_memory$rdmux[0][9][10]$b$10795 [20:12] $memory\instruction_memory$rdmux[0][9][10]$b$10795 [8:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][9][10]$b$10795 [9] 17'00010010000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][42]$12425:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][42]$a$12426, B=$memory\instruction_memory$rdmux[0][10][42]$b$12427, Y=$memory\instruction_memory$rdmux[0][9][21]$a$10827
      New ports: A={ $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5] 2'10 $memory\instruction_memory$rdmux[0][10][42]$a$12426 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12426 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5] 1'1 $memory\instruction_memory$rdmux[0][10][42]$b$12427 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][21]$a$10827 [27] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [21] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$a$10827 [31:28] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [26:22] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [20:12] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [10:8] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [6] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [3:0] } = { $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] 1'1 $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] 3'000 $memory\instruction_memory$rdmux[0][9][21]$a$10827 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][29]$12386:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][29]$a$12387, B=$memory\instruction_memory$rdmux[0][10][29]$b$12388, Y=$memory\instruction_memory$rdmux[0][9][14]$b$10807
      New ports: A={ $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] 1'0 $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [8] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] $memory\instruction_memory$rdmux[0][10][29]$a$12387 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][29]$b$12388 [15] $memory\instruction_memory$rdmux[0][10][29]$b$12388 [15] 3'011 $memory\instruction_memory$rdmux[0][10][29]$b$12388 [2] $memory\instruction_memory$rdmux[0][10][29]$b$12388 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$b$10807 [16:15] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$b$10807 [31:17] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [14] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [12:9] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [6] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [4:3] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][14]$b$10807 [16] 2'00 $memory\instruction_memory$rdmux[0][9][14]$b$10807 [13] 1'0 $memory\instruction_memory$rdmux[0][9][14]$b$10807 [16] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [16] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [2] 2'01 $memory\instruction_memory$rdmux[0][9][14]$b$10807 [8] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][62]$12485:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][62]$a$12486, B=$memory\instruction_memory$rdmux[0][10][62]$b$12487, Y=$memory\instruction_memory$rdmux[0][9][31]$a$10857
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][62]$a$12486 [11] 2'10 $memory\instruction_memory$rdmux[0][10][62]$a$12486 [7] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [10] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] $memory\instruction_memory$rdmux[0][10][62]$b$12487 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][31]$a$10857 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [11:10] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$a$10857 [31:19] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [17:12] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [9] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [6:0] } = { $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10857 [7] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] 11'00000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][80]$12539:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][80]$a$12540, B=$memory\instruction_memory$rdmux[0][10][80]$b$12541, Y=$memory\instruction_memory$rdmux[0][9][40]$a$10884
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] 2'00 $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12540 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][80]$b$12541 [7] $memory\instruction_memory$rdmux[0][10][80]$b$12541 [12] $memory\instruction_memory$rdmux[0][10][80]$b$12541 [12] $memory\instruction_memory$rdmux[0][10][80]$b$12541 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][40]$a$10884 [22] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [20] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [16] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [14] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [12] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [7] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [4] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$a$10884 [31:23] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [21] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [19:17] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [15] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [13] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [11:8] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [6:5] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [3] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [12] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [22] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [20] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [4] 2'00 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][160]$12779:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][160]$a$12780, B=$memory\instruction_memory$rdmux[0][10][160]$b$12781, Y=$memory\instruction_memory$rdmux[0][9][80]$a$11004
      New ports: A={ $memory\instruction_memory$rdmux[0][10][160]$a$12780 [14] 1'1 $memory\instruction_memory$rdmux[0][10][160]$a$12780 [7] $memory\instruction_memory$rdmux[0][10][160]$a$12780 [7] $memory\instruction_memory$rdmux[0][10][160]$a$12780 [7] 3'011 }, B={ $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] 1'1 $memory\instruction_memory$rdmux[0][10][160]$b$12781 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5] $memory\instruction_memory$rdmux[0][10][160]$b$12781 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$a$11004 [14:12] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$a$11004 [31:15] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [11:10] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [8] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][80]$a$11004 [5:4] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][80]$a$11004 [14] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [6] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [6] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [6] 2'01 $memory\instruction_memory$rdmux[0][9][80]$a$11004 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][185]$12854:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][185]$a$12855, B=$memory\instruction_memory$rdmux[0][10][185]$b$12856, Y=$memory\instruction_memory$rdmux[0][9][92]$b$11041
      New ports: A={ $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [6] 2'00 $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [6] $memory\instruction_memory$rdmux[0][10][185]$a$12855 [4] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] 1'1 $memory\instruction_memory$rdmux[0][10][185]$b$12856 [6] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] $memory\instruction_memory$rdmux[0][10][185]$b$12856 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][92]$b$11041 [24] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [15] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13:12] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [9] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [6] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][92]$b$11041 [31:25] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [23:16] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [14] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [11:10] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [8:7] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [5] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [3] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] 1'0 $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] 1'0 $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] 1'0 $memory\instruction_memory$rdmux[0][9][92]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][118]$12653:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][118]$a$12654, B=$memory\instruction_memory$rdmux[0][10][118]$b$12655, Y=$memory\instruction_memory$rdmux[0][9][59]$a$10941
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] 2'10 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [7] 1'0 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [7] $memory\instruction_memory$rdmux[0][10][118]$a$12654 [7] 1'0 $memory\instruction_memory$rdmux[0][10][118]$a$12654 [2] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [8] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [9] $memory\instruction_memory$rdmux[0][10][118]$b$12655 [9:8] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$10941 [22] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [20] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [14:13] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [11:7] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$a$10941 [31:23] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [21] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [19:15] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [12] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [6:5] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [3] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [1:0] } = { $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] 2'00 $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] 2'00 $memory\instruction_memory$rdmux[0][9][59]$a$10941 [22] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [14] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [14] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][6]$12317:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][6]$a$12318, B=$memory\instruction_memory$rdmux[0][10][6]$b$12319, Y=$memory\instruction_memory$rdmux[0][9][3]$a$10773
      New ports: A={ $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [13] 1'1 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] $memory\instruction_memory$rdmux[0][10][6]$a$12318 [2] }, B={ $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5:4] 3'110 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [4] 1'1 $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5] $memory\instruction_memory$rdmux[0][10][6]$b$12319 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18:17] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [13] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [8:4] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$a$10773 [31:26] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [24:21] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [19] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [16:14] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [12:9] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [3] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [1:0] } = { $memory\instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18:17] 1'0 $memory\instruction_memory$rdmux[0][9][3]$a$10773 [7] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [7:6] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [6] 2'01 $memory\instruction_memory$rdmux[0][9][3]$a$10773 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][134]$12701:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][134]$a$12702, B=$memory\instruction_memory$rdmux[0][10][134]$b$12703, Y=$memory\instruction_memory$rdmux[0][9][67]$a$10965
      New ports: A={ $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][134]$a$12702 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][134]$b$12703 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12703 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][67]$a$10965 [20] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [11:9] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [7] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$a$10965 [31:21] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [19:12] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [8] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [6] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][67]$a$10965 [20] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [10] 3'001 $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [11] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10965 [9] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [7] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][24]$12371:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][24]$a$12372, B=$memory\instruction_memory$rdmux[0][10][24]$b$12373, Y=$memory\instruction_memory$rdmux[0][9][12]$a$10800
      New ports: A={ $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] 1'0 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [12] 1'1 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] 1'0 $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] $memory\instruction_memory$rdmux[0][10][24]$a$12372 [2] }, B={ $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] 1'1 $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] 1'0 $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [7] $memory\instruction_memory$rdmux[0][10][24]$b$12373 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10800 [21:20] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [18] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [13:12] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [8:7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [5] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$a$10800 [31:22] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [19] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [17:14] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [11] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [6] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [4:3] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [1:0] } = { $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [2] 2'00 $memory\instruction_memory$rdmux[0][9][12]$a$10800 [13] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [13] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [13] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [2] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12461:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][54]$a$12462, B=$memory\instruction_memory$rdmux[0][10][54]$b$12463, Y=$memory\instruction_memory$rdmux[0][9][27]$a$10845
      New ports: A={ $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] 2'11 $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [5] 2'01 $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [7] $memory\instruction_memory$rdmux[0][10][54]$a$12462 [5] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] $memory\instruction_memory$rdmux[0][10][54]$b$12463 [9] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12463 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10845 [24] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [16] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [12:9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10845 [31:25] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [23:21] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [19] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [17] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [15:13] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [8] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [6] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [4:0] } = { $memory\instruction_memory$rdmux[0][9][27]$a$10845 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [24] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [24] 1'1 $memory\instruction_memory$rdmux[0][9][27]$a$10845 [12] 2'10 $memory\instruction_memory$rdmux[0][9][27]$a$10845 [11] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [11] 2'00 $memory\instruction_memory$rdmux[0][9][27]$a$10845 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][189]$12866:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][189]$a$12867, B=$memory\instruction_memory$rdmux[0][10][189]$b$12868, Y=$memory\instruction_memory$rdmux[0][9][94]$b$11047
      New ports: A={ $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [9] $memory\instruction_memory$rdmux[0][10][189]$a$12867 [5] 3'101 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] 1'0 $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] $memory\instruction_memory$rdmux[0][10][189]$b$12868 [0] }, Y={ $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [9] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [5:4] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [2] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][9][94]$b$11047 [31:17] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [15:10] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [8:6] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [3] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [1] } = { 1'0 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] 5'00000 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [9] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] 1'0 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] 2'00 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [4] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [4] 1'0 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [2] 1'0 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][89]$12566:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][89]$a$12567, B=$memory\instruction_memory$rdmux[0][10][89]$b$12568, Y=$memory\instruction_memory$rdmux[0][9][44]$b$10897
      New ports: A={ $memory\instruction_memory$rdmux[0][10][89]$a$12567 [4] 2'11 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [5] 2'01 $memory\instruction_memory$rdmux[0][10][89]$a$12567 [4] $memory\instruction_memory$rdmux[0][10][89]$a$12567 [5] $memory\instruction_memory$rdmux[0][10][89]$a$12567 [5:4] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [12] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [12] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [12] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] 1'0 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] 1'1 $memory\instruction_memory$rdmux[0][10][89]$b$12568 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10897 [24] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [20] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [18] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [12] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [9] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [7:4] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$b$10897 [31:25] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [23] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [21] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [19] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [17:13] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [11:10] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [3] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][44]$b$10897 [6] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [24] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [9] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [20] 3'000 $memory\instruction_memory$rdmux[0][9][44]$b$10897 [6] 3'000 $memory\instruction_memory$rdmux[0][9][44]$b$10897 [4] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [7] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][108]$12623:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][108]$a$12624, B=$memory\instruction_memory$rdmux[0][10][108]$b$12625, Y=$memory\instruction_memory$rdmux[0][9][54]$a$10926
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] 1'0 $memory\instruction_memory$rdmux[0][10][108]$a$12624 [2] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [7] $memory\instruction_memory$rdmux[0][10][108]$a$12624 [2] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [11] $memory\instruction_memory$rdmux[0][10][108]$b$12625 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$10926 [25] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [23] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [19] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [13] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [11] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$a$10926 [31:26] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [24] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [22:20] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [18:17] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [15:14] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [12] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [10:8] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [6:3] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [1:0] } = { $memory\instruction_memory$rdmux[0][9][54]$a$10926 [19] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [19] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [19] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [19] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [25] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [25] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [13] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] 2'10 $memory\instruction_memory$rdmux[0][9][54]$a$10926 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][59]$12476:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][59]$a$12477, B=$memory\instruction_memory$rdmux[0][10][59]$b$12478, Y=$memory\instruction_memory$rdmux[0][9][29]$b$10852
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] 3'100 $memory\instruction_memory$rdmux[0][10][59]$a$12477 [8] 1'1 $memory\instruction_memory$rdmux[0][10][59]$a$12477 [2] }, B={ $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [7] 1'1 $memory\instruction_memory$rdmux[0][10][59]$b$12478 [8] 1'1 $memory\instruction_memory$rdmux[0][10][59]$b$12478 [8] $memory\instruction_memory$rdmux[0][10][59]$b$12478 [8:7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21:19] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [16:14] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [8:7] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$b$10852 [31:22] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [18:17] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [13:9] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [6:3] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [1:0] } = { $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21:20] 1'0 $memory\instruction_memory$rdmux[0][9][29]$b$10852 [15] 1'0 $memory\instruction_memory$rdmux[0][9][29]$b$10852 [8] 4'1010 $memory\instruction_memory$rdmux[0][9][29]$b$10852 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][112]$12635:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][112]$a$12636, B=$memory\instruction_memory$rdmux[0][10][112]$b$12637, Y=$memory\instruction_memory$rdmux[0][9][56]$a$10932
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12636 [7] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [8] $memory\instruction_memory$rdmux[0][10][112]$a$12636 [8:7] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [4] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [4] 1'0 $memory\instruction_memory$rdmux[0][10][112]$b$12637 [4] $memory\instruction_memory$rdmux[0][10][112]$b$12637 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][56]$a$10932 [21:20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [16] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [10:7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31:22] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [19:17] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [15:11] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [6:5] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [3] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10932 [20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [16] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [9] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12674:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][125]$a$12675, B=$memory\instruction_memory$rdmux[0][10][125]$b$12676, Y=$memory\instruction_memory$rdmux[0][9][62]$b$10951
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12675 [2] }, B={ $memory\instruction_memory$rdmux[0][10][125]$b$12676 [7] $memory\instruction_memory$rdmux[0][10][125]$b$12676 [18] $memory\instruction_memory$rdmux[0][10][125]$b$12676 [7] 2'10 $memory\instruction_memory$rdmux[0][10][125]$b$12676 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10951 [19:18] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [16] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [10:9] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [7] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$b$10951 [31:20] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [17] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [15:11] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [8] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [6:5] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [3] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] 11'00000000000 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12704:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][135]$a$12705, B=$memory\instruction_memory$rdmux[0][10][135]$b$12706, Y=$memory\instruction_memory$rdmux[0][9][67]$b$10966
      New ports: A={ $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [15] 3'011 $memory\instruction_memory$rdmux[0][10][135]$a$12705 [2] $memory\instruction_memory$rdmux[0][10][135]$a$12705 [2] }, B={ $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] 2'10 $memory\instruction_memory$rdmux[0][10][135]$b$12706 [8] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] $memory\instruction_memory$rdmux[0][10][135]$b$12706 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$b$12706 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10966 [20] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [18] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [16:15] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [8:7] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [5] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$b$10966 [31:21] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [19] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [14:13] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [11:9] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [6] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [4:3] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [1:0] } = { $memory\instruction_memory$rdmux[0][9][67]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [16] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [16] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [16] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [20] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [20] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [20] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$10966 [16] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [12] 2'01 $memory\instruction_memory$rdmux[0][9][67]$b$10966 [8] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][148]$12743:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][148]$a$12744, B=$memory\instruction_memory$rdmux[0][10][148]$b$12745, Y=$memory\instruction_memory$rdmux[0][9][74]$a$10986
      New ports: A={ $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] 1'1 $memory\instruction_memory$rdmux[0][10][148]$a$12744 [7] $memory\instruction_memory$rdmux[0][10][148]$a$12744 [7] 1'0 $memory\instruction_memory$rdmux[0][10][148]$a$12744 [5] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] 1'1 $memory\instruction_memory$rdmux[0][10][148]$b$12745 [4] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5] $memory\instruction_memory$rdmux[0][10][148]$b$12745 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$10986 [30] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [23:22] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$a$10986 [31] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [29:24] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [21:8] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [22] 2'00 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [7] 3'100 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [5] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [5] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [5] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [5] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [6] 2'00 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [6] 1'1 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [4] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][164]$12791:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][164]$a$12792, B=$memory\instruction_memory$rdmux[0][10][164]$b$12793, Y=$memory\instruction_memory$rdmux[0][9][82]$a$11010
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5:4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12792 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][164]$b$12793 [8] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12793 [8:7] $memory\instruction_memory$rdmux[0][10][164]$b$12793 [7] $memory\instruction_memory$rdmux[0][10][164]$b$12793 [8:7] 3'011 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$a$11010 [30] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [16] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [13:12] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$a$11010 [31] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [29:21] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [19:17] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [15:14] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [11:9] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][82]$a$11010 [20] 2'00 $memory\instruction_memory$rdmux[0][9][82]$a$11010 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [8] 1'0 $memory\instruction_memory$rdmux[0][9][82]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [12] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [6] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][178]$12833:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][178]$a$12834, B=$memory\instruction_memory$rdmux[0][10][178]$b$12835, Y=$memory\instruction_memory$rdmux[0][9][89]$a$11031
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] 1'1 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [10] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [10] 2'10 $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] $memory\instruction_memory$rdmux[0][10][178]$a$12834 [2] }, B={ $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] 3'100 $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [2] $memory\instruction_memory$rdmux[0][10][178]$b$12835 [4] 1'0 $memory\instruction_memory$rdmux[0][10][178]$b$12835 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][89]$a$11031 [16:14] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [11:10] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][89]$a$11031 [31:17] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [13:12] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [9:6] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [1:0] } = { $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] 1'0 $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] 2'00 $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [16] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [2] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] 1'0 $memory\instruction_memory$rdmux[0][9][89]$a$11031 [4:3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][18]$12353:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][18]$a$12354, B=$memory\instruction_memory$rdmux[0][10][18]$b$12355, Y=$memory\instruction_memory$rdmux[0][9][9]$a$10791
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][18]$a$12354 [4] 1'1 $memory\instruction_memory$rdmux[0][10][18]$a$12354 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12354 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] 2'00 $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12355 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12355 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$a$10791 [26:24] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$a$10791 [31:27] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [23:17] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [15:11] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [9:5] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [3] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [1:0] } = { $memory\instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [26] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [10] 6'000000 $memory\instruction_memory$rdmux[0][9][9]$a$10791 [2] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10791 [10] 3'000 $memory\instruction_memory$rdmux[0][9][9]$a$10791 [4] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10791 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][116]$12647:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][116]$a$12648, B=$memory\instruction_memory$rdmux[0][10][116]$b$12649, Y=$memory\instruction_memory$rdmux[0][9][58]$a$10938
      New ports: A={ $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] $memory\instruction_memory$rdmux[0][10][116]$a$12648 [9] 1'0 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] 2'10 $memory\instruction_memory$rdmux[0][10][116]$a$12648 [2] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] $memory\instruction_memory$rdmux[0][10][116]$b$12649 [8] 4'1010 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$a$10938 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [10:7] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [5:4] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$a$10938 [31:14] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [12:11] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [6] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [3] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [1:0] } = { $memory\instruction_memory$rdmux[0][9][58]$a$10938 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [7] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [10] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [2] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [10:9] 1'0 $memory\instruction_memory$rdmux[0][9][58]$a$10938 [8] 1'0 $memory\instruction_memory$rdmux[0][9][58]$a$10938 [9] 4'0000 $memory\instruction_memory$rdmux[0][9][58]$a$10938 [2] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][170]$12809:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][170]$a$12810, B=$memory\instruction_memory$rdmux[0][10][170]$b$12811, Y=$memory\instruction_memory$rdmux[0][9][85]$a$11019
      New ports: A={ $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [20] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [7] $memory\instruction_memory$rdmux[0][10][170]$a$12810 [7] 2'01 $memory\instruction_memory$rdmux[0][10][170]$a$12810 [7] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12811 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12811 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11019 [25] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21:20] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [18] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [16] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [9:7] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$a$11019 [31:26] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [24:22] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [19] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [17] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [15:10] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [6] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [3:0] } = { $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11019 [5] 4'0000 $memory\instruction_memory$rdmux[0][9][85]$a$11019 [5] 1'1 $memory\instruction_memory$rdmux[0][9][85]$a$11019 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][26]$12377:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][26]$a$12378, B=$memory\instruction_memory$rdmux[0][10][26]$b$12379, Y=$memory\instruction_memory$rdmux[0][9][13]$a$10803
      New ports: A={ $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] 2'11 $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [11] $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] 1'1 $memory\instruction_memory$rdmux[0][10][26]$a$12378 [7] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] 3'110 $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [7] $memory\instruction_memory$rdmux[0][10][26]$b$12379 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][13]$a$10803 [28] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [19] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [13:10] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [8:7] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$a$10803 [31:29] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [27:26] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [24:23] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [21:20] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [18:14] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [9] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [6] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [4:0] } = { $memory\instruction_memory$rdmux[0][9][13]$a$10803 [28] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [28] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [28] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [22] 3'111 $memory\instruction_memory$rdmux[0][9][13]$a$10803 [7] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [10] 1'1 $memory\instruction_memory$rdmux[0][9][13]$a$10803 [7] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [12] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][175]$12824:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][175]$a$12825, B=$memory\instruction_memory$rdmux[0][10][175]$b$12826, Y=$memory\instruction_memory$rdmux[0][9][87]$b$11026
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][175]$a$12825 [2] $memory\instruction_memory$rdmux[0][10][175]$a$12825 [4] $memory\instruction_memory$rdmux[0][10][175]$a$12825 [2] }, B={ $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [6] $memory\instruction_memory$rdmux[0][10][175]$b$12826 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [7:6] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][87]$b$11026 [31:12] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [10:8] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [5] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [3] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] 6'000000 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] 1'0 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [7] 1'0 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [2] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [6] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] 1'0 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] 1'0 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][31]$12392:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][31]$a$12393, B=$memory\instruction_memory$rdmux[0][10][31]$b$12394, Y=$memory\instruction_memory$rdmux[0][9][15]$b$10810
      New ports: A={ $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] 5'11000 $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [2] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [4] $memory\instruction_memory$rdmux[0][10][31]$a$12393 [2] }, B={ $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5:4] 2'10 $memory\instruction_memory$rdmux[0][10][31]$b$12394 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][15]$b$10810 [19] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [16:15] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [12] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [10:9] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [5:4] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$b$10810 [31:20] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [18:17] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [14:13] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [11] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [6] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [3] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [1:0] } = { $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [19] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10810 [12] 4'0000 $memory\instruction_memory$rdmux[0][9][15]$b$10810 [10] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [2] 2'00 $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][32]$12395:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][32]$a$12396, B=$memory\instruction_memory$rdmux[0][10][32]$b$12397, Y=$memory\instruction_memory$rdmux[0][9][16]$a$10812
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [13] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [2] $memory\instruction_memory$rdmux[0][10][32]$a$12396 [2] 1'1 $memory\instruction_memory$rdmux[0][10][32]$a$12396 [2] }, B={ $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] $memory\instruction_memory$rdmux[0][10][32]$b$12397 [12] 1'1 $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] 2'10 $memory\instruction_memory$rdmux[0][10][32]$b$12397 [12] $memory\instruction_memory$rdmux[0][10][32]$b$12397 [8] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$a$10812 [26] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [21] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [18] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [13:12] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [8] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$a$10812 [31:27] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [25:22] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [20:19] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [17] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [14] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [11:9] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [7:6] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [4:3] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [16] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [16] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [13] 2'01 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [8] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][121]$12662:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][121]$a$12663, B=$memory\instruction_memory$rdmux[0][10][121]$b$12664, Y=$memory\instruction_memory$rdmux[0][9][60]$b$10945
      New ports: A={ $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12663 [8] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] $memory\instruction_memory$rdmux[0][10][121]$a$12663 [2] }, B={ $memory\instruction_memory$rdmux[0][10][121]$b$12664 [16] $memory\instruction_memory$rdmux[0][10][121]$b$12664 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12664 [16] 3'011 $memory\instruction_memory$rdmux[0][10][121]$b$12664 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][60]$b$10945 [19:18] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [16:15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [12] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$b$10945 [31:20] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [17] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [14:13] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [11:9] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [6] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [4:3] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [1:0] } = { $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [8] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [8] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [12] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [12] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [2] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [7] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][45]$12434:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][45]$a$12435, B=$memory\instruction_memory$rdmux[0][10][45]$b$12436, Y=$memory\instruction_memory$rdmux[0][9][22]$b$10831
      New ports: A={ $memory\instruction_memory$rdmux[0][10][45]$a$12435 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][45]$a$12435 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][45]$b$12436 [4] $memory\instruction_memory$rdmux[0][10][45]$b$12436 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$b$10831 [20] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [11:8] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$b$10831 [31:21] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [19:12] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [7:6] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [20] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [10] 3'001 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [5] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [5] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [11] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [9] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][98]$12593:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][98]$a$12594, B=$memory\instruction_memory$rdmux[0][10][98]$b$12595, Y=$memory\instruction_memory$rdmux[0][9][49]$a$10911
      New ports: A={ $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12594 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12594 [9:8] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [4] 3'000 $memory\instruction_memory$rdmux[0][10][98]$b$12595 [4] $memory\instruction_memory$rdmux[0][10][98]$b$12595 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [9:7] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$a$10911 [31:14] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [10] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [6:5] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [3] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] 3'000 $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [7] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [9] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][49]$12446:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][49]$a$12447, B=$memory\instruction_memory$rdmux[0][10][49]$b$12448, Y=$memory\instruction_memory$rdmux[0][9][24]$b$10837
      New ports: A={ 4'0010 $memory\instruction_memory$rdmux[0][10][49]$a$12447 [2] }, B={ $memory\instruction_memory$rdmux[0][10][49]$b$12448 [10] $memory\instruction_memory$rdmux[0][10][49]$b$12448 [8] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10837 [10] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [8] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5:4] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$b$10837 [31:11] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [9] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [7:6] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [3] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [1:0] } = { $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [10] 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [8] 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][78]$12533:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][78]$a$12534, B=$memory\instruction_memory$rdmux[0][10][78]$b$12535, Y=$memory\instruction_memory$rdmux[0][9][39]$a$10881
      New ports: A={ $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] 1'0 $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12534 [2] }, B={ $memory\instruction_memory$rdmux[0][10][78]$b$12535 [7] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [11] $memory\instruction_memory$rdmux[0][10][78]$b$12535 [11] 1'0 $memory\instruction_memory$rdmux[0][10][78]$b$12535 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$a$10881 [16] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [12:11] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [9] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$a$10881 [31:17] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [15:13] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [10] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [6:5] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [3] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [1:0] } = { $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] 2'00 $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] 2'00 $memory\instruction_memory$rdmux[0][9][39]$a$10881 [12] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [16] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [12] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [16] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [12] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][93]$12578:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][93]$a$12579, B=$memory\instruction_memory$rdmux[0][10][93]$b$12580, Y=$memory\instruction_memory$rdmux[0][9][46]$b$10903
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [4] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5:4] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] 2'00 $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5] $memory\instruction_memory$rdmux[0][10][93]$a$12579 [5:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] 3'011 $memory\instruction_memory$rdmux[0][10][93]$b$12580 [7] 1'0 $memory\instruction_memory$rdmux[0][10][93]$b$12580 [2] 1'1 $memory\instruction_memory$rdmux[0][10][93]$b$12580 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10903 [21:20] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [16:15] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [11:9] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7:4] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$b$10903 [31:22] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [19:17] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [14:12] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [3] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [1:0] } = { $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [5] 2'00 $memory\instruction_memory$rdmux[0][9][46]$b$10903 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [11] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [15] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [15] 2'00 $memory\instruction_memory$rdmux[0][9][46]$b$10903 [11] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12491:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][64]$a$12492, B=$memory\instruction_memory$rdmux[0][10][64]$b$12493, Y=$memory\instruction_memory$rdmux[0][9][32]$a$10860
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] 1'1 $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] 1'0 $memory\instruction_memory$rdmux[0][10][64]$a$12492 [6] 1'1 $memory\instruction_memory$rdmux[0][10][64]$a$12492 [4] }, B={ $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] 3'110 $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] $memory\instruction_memory$rdmux[0][10][64]$b$12493 [7] 1'0 $memory\instruction_memory$rdmux[0][10][64]$b$12493 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10860 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [21:20] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [13] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [9] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$a$10860 [31:24] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [19:14] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [12:10] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [8] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [21] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [21] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [5] 3'010 $memory\instruction_memory$rdmux[0][9][32]$a$10860 [13] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [6] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [6] 1'1 $memory\instruction_memory$rdmux[0][9][32]$a$10860 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][163]$12788:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][163]$a$12789, B=$memory\instruction_memory$rdmux[0][10][163]$b$12790, Y=$memory\instruction_memory$rdmux[0][9][81]$b$11008
      New ports: A={ $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5:4] $memory\instruction_memory$rdmux[0][10][163]$a$12789 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][163]$b$12790 [8] $memory\instruction_memory$rdmux[0][10][163]$b$12790 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12790 [8] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][81]$b$11008 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [9:8] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$b$11008 [31:21] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [19:13] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [11:10] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [7:6] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5:4] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] 1'0 $memory\instruction_memory$rdmux[0][9][81]$b$11008 [9] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [9] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [9] 2'00 $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] 1'1 $memory\instruction_memory$rdmux[0][9][81]$b$11008 [4] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][145]$12734:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][145]$a$12735, B=$memory\instruction_memory$rdmux[0][10][145]$b$12736, Y=$memory\instruction_memory$rdmux[0][9][72]$b$10981
      New ports: A={ $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [4] $memory\instruction_memory$rdmux[0][10][145]$a$12735 [2] }, B={ $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12736 [4] 1'1 $memory\instruction_memory$rdmux[0][10][145]$b$12736 [5] 1'0 $memory\instruction_memory$rdmux[0][10][145]$b$12736 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][72]$b$10981 [25:24] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [16] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [9] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [5:4] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$b$10981 [31:26] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [23:17] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [15:10] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [8] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [6] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [3] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [1:0] } = { $memory\instruction_memory$rdmux[0][9][72]$b$10981 [25] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [25:24] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [25:24] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [24] 1'0 $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] 1'0 $memory\instruction_memory$rdmux[0][9][72]$b$10981 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] 1'0 $memory\instruction_memory$rdmux[0][9][72]$b$10981 [9] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [4] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12422:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][41]$a$12423, B=$memory\instruction_memory$rdmux[0][10][41]$b$12424, Y=$memory\instruction_memory$rdmux[0][9][20]$b$10825
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][41]$a$12423 [10] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [10] $memory\instruction_memory$rdmux[0][10][41]$a$12423 [8] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][41]$b$12424 [10] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12424 [11] $memory\instruction_memory$rdmux[0][10][41]$b$12424 [11] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12424 [11:10] 2'11 }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10825 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [19:18] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [11:10] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [8:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$b$10825 [31:22] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [20] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [14:12] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [9] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [6:0] } = { 11'00000000000 $memory\instruction_memory$rdmux[0][9][20]$b$10825 [11] 3'000 $memory\instruction_memory$rdmux[0][9][20]$b$10825 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][184]$12851:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][184]$a$12852, B=$memory\instruction_memory$rdmux[0][10][184]$b$12853, Y=$memory\instruction_memory$rdmux[0][9][92]$a$11040
      New ports: A={ $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] 2'01 $memory\instruction_memory$rdmux[0][10][184]$a$12852 [14] 1'0 $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] $memory\instruction_memory$rdmux[0][10][184]$a$12852 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] 1'0 $memory\instruction_memory$rdmux[0][10][184]$b$12853 [9] $memory\instruction_memory$rdmux[0][10][184]$b$12853 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][92]$a$11040 [20] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [17:16] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [14] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [9] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][92]$a$11040 [31:21] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [19:18] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [15] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [13:10] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [8:6] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [3:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][92]$a$11040 [17] 5'00000 $memory\instruction_memory$rdmux[0][9][92]$a$11040 [9] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [4] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [20] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [5] 1'0 $memory\instruction_memory$rdmux[0][9][92]$a$11040 [16] 12'000011000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][136]$12707:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][136]$a$12708, B=$memory\instruction_memory$rdmux[0][10][136]$b$12709, Y=$memory\instruction_memory$rdmux[0][9][68]$a$10968
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [4] 3'110 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5] 1'0 $memory\instruction_memory$rdmux[0][10][136]$a$12708 [5:4] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [21] $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] 1'1 $memory\instruction_memory$rdmux[0][10][136]$b$12709 [14] 3'101 }, Y={ $memory\instruction_memory$rdmux[0][9][68]$a$10968 [25:23] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [21:20] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [18] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [14] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [12] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$a$10968 [31:26] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [22] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [19] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [17:15] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [13] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [11:6] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][68]$a$10968 [24] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [21] 1'0 $memory\instruction_memory$rdmux[0][9][68]$a$10968 [14] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [14] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$a$10968 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][53]$12458:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][53]$a$12459, B=$memory\instruction_memory$rdmux[0][10][53]$b$12460, Y=$memory\instruction_memory$rdmux[0][9][26]$b$10843
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [4] 2'00 $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [4] $memory\instruction_memory$rdmux[0][10][53]$a$12459 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [9] $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] 2'10 $memory\instruction_memory$rdmux[0][10][53]$b$12460 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][26]$b$10843 [18] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [13:12] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [10:9] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [5:4] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$b$10843 [31:19] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [17:14] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [11] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [8] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [6] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [3] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [1:0] } = { $memory\instruction_memory$rdmux[0][9][26]$b$10843 [12] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10843 [5] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [9] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [13:12] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [12] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [13:12] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [12] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10843 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][60]$12479:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][60]$a$12480, B=$memory\instruction_memory$rdmux[0][10][60]$b$12481, Y=$memory\instruction_memory$rdmux[0][9][30]$a$10854
      New ports: A={ $memory\instruction_memory$rdmux[0][10][60]$a$12480 [6] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] 1'0 $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] $memory\instruction_memory$rdmux[0][10][60]$a$12480 [6] 1'1 $memory\instruction_memory$rdmux[0][10][60]$a$12480 [4] }, B={ $memory\instruction_memory$rdmux[0][10][60]$b$12481 [18] 2'01 $memory\instruction_memory$rdmux[0][10][60]$b$12481 [7] 3'001 }, Y={ $memory\instruction_memory$rdmux[0][9][30]$a$10854 [18] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$a$10854 [31:19] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [17:12] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [10:9] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][30]$a$10854 [6] 2'00 $memory\instruction_memory$rdmux[0][9][30]$a$10854 [6:5] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [6] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [8] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12314:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][5]$a$12315, B=$memory\instruction_memory$rdmux[0][10][5]$b$12316, Y=$memory\instruction_memory$rdmux[0][9][2]$b$10771
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12315 [2] 1'0 $memory\instruction_memory$rdmux[0][10][5]$a$12315 [2] }, B={ $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] 1'1 $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5] 1'1 $memory\instruction_memory$rdmux[0][10][5]$b$12316 [4] $memory\instruction_memory$rdmux[0][10][5]$b$12316 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10771 [21:20] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [9] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [5:4] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$b$10771 [31:22] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [19:14] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [12:10] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [6] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [3] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [1:0] } = { $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [2] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] 1'0 $memory\instruction_memory$rdmux[0][9][2]$b$10771 [9] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [4] 3'000 $memory\instruction_memory$rdmux[0][9][2]$b$10771 [9] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [2] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][12]$12335:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][12]$a$12336, B=$memory\instruction_memory$rdmux[0][10][12]$b$12337, Y=$memory\instruction_memory$rdmux[0][9][6]$a$10782
      New ports: A={ $memory\instruction_memory$rdmux[0][10][12]$a$12336 [4] $memory\instruction_memory$rdmux[0][10][12]$a$12336 [13] 3'110 $memory\instruction_memory$rdmux[0][10][12]$a$12336 [4] }, B={ $memory\instruction_memory$rdmux[0][10][12]$b$12337 [5] 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12337 [8] 1'0 $memory\instruction_memory$rdmux[0][10][12]$b$12337 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][6]$a$10782 [20] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [8:7] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$a$10782 [31:21] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [19:14] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [12:9] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [6] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [3:0] } = { $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] 1'0 $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [5] 2'01 $memory\instruction_memory$rdmux[0][9][6]$a$10782 [4] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [4] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [4] 4'0001 $memory\instruction_memory$rdmux[0][9][6]$a$10782 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][143]$12728:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][143]$a$12729, B=$memory\instruction_memory$rdmux[0][10][143]$b$12730, Y=$memory\instruction_memory$rdmux[0][9][71]$b$10978
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12729 [4] $memory\instruction_memory$rdmux[0][10][143]$a$12729 [2] }, B={ $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [20] $memory\instruction_memory$rdmux[0][10][143]$b$12730 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21:20] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$b$10978 [31:22] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [19:8] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [6:5] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [3] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [1:0] } = { $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21:20] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21:20] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][150]$12749:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][150]$a$12750, B=$memory\instruction_memory$rdmux[0][10][150]$b$12751, Y=$memory\instruction_memory$rdmux[0][9][75]$a$10989
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][150]$a$12750 [12] 2'00 $memory\instruction_memory$rdmux[0][10][150]$a$12750 [12] $memory\instruction_memory$rdmux[0][10][150]$a$12750 [2] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12750 [2] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [5] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [8] $memory\instruction_memory$rdmux[0][10][150]$b$12751 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$10989 [22] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [18] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [8] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [5] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$a$10989 [31:23] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [21:19] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [17] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [15:14] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [11:9] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [7:6] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [4:3] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [1:0] } = { $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$10989 [18] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] 1'0 $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] 1'0 $memory\instruction_memory$rdmux[0][9][75]$a$10989 [13] 2'01 $memory\instruction_memory$rdmux[0][9][75]$a$10989 [8] 6'001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][168]$12803:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][168]$a$12804, B=$memory\instruction_memory$rdmux[0][10][168]$b$12805, Y=$memory\instruction_memory$rdmux[0][9][84]$a$11016
      New ports: A={ $memory\instruction_memory$rdmux[0][10][168]$a$12804 [5] $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] 2'01 $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] 2'01 $memory\instruction_memory$rdmux[0][10][168]$a$12804 [7] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12804 [5] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12805 [4] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [4] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] 4'0110 $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5] $memory\instruction_memory$rdmux[0][10][168]$b$12805 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][84]$a$11016 [22] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [20] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [17:16] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [14] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [12] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$a$11016 [31:23] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [21] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [19:18] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [15] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [11:10] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [3:0] } = { $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11016 [22] 3'001 $memory\instruction_memory$rdmux[0][9][84]$a$11016 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][161]$12782:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][161]$a$12783, B=$memory\instruction_memory$rdmux[0][10][161]$b$12784, Y=$memory\instruction_memory$rdmux[0][9][80]$b$11005
      New ports: A={ $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [5] 2'10 $memory\instruction_memory$rdmux[0][10][161]$a$12783 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [7] $memory\instruction_memory$rdmux[0][10][161]$a$12783 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [17] 3'010 $memory\instruction_memory$rdmux[0][10][161]$b$12784 [2] $memory\instruction_memory$rdmux[0][10][161]$b$12784 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$b$11005 [24] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [22] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [18:17] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [12] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [7] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [5] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$b$11005 [31:25] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [23] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [21:19] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [16:13] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [11:10] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [8] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [6] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [4:3] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [1:0] } = { $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [24] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [18] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [18] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [18] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11005 [7] 5'00001 $memory\instruction_memory$rdmux[0][9][80]$b$11005 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][159]$12776:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][159]$a$12777, B=$memory\instruction_memory$rdmux[0][10][159]$b$12778, Y=$memory\instruction_memory$rdmux[0][9][79]$b$11002
      New ports: A={ $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] 3'100 $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] 1'1 $memory\instruction_memory$rdmux[0][10][159]$a$12777 [5] }, B={ $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [12] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [12] $memory\instruction_memory$rdmux[0][10][159]$b$12778 [12] 1'0 $memory\instruction_memory$rdmux[0][10][159]$b$12778 [7] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$b$11002 [21:20] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [15:14] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [12] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [8:7] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$b$11002 [31:22] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [19:16] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [13] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [11:9] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [15] 6'000000 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [5] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [20] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [5] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][9]$12326:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][9]$a$12327, B=$memory\instruction_memory$rdmux[0][10][9]$b$12328, Y=$memory\instruction_memory$rdmux[0][9][4]$b$10777
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] 1'0 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [8] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] 1'0 $memory\instruction_memory$rdmux[0][10][9]$a$12327 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12328 [4] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [4] $memory\instruction_memory$rdmux[0][10][9]$b$12328 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$b$10777 [24] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [11:10] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [8:7] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [5:4] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$b$10777 [31:25] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [23] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [21:14] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [12] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [9] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [6] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [3] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [1:0] } = { $memory\instruction_memory$rdmux[0][9][4]$b$10777 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [2] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [11] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [11] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10777 [10] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10777 [4] 3'000 $memory\instruction_memory$rdmux[0][9][4]$b$10777 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [2] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][176]$12827:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][176]$a$12828, B=$memory\instruction_memory$rdmux[0][10][176]$b$12829, Y=$memory\instruction_memory$rdmux[0][9][88]$a$11028
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] 1'0 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] 1'1 $memory\instruction_memory$rdmux[0][10][176]$a$12828 [4] $memory\instruction_memory$rdmux[0][10][176]$a$12828 [2] }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][176]$b$12829 [4] 2'01 $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [4] $memory\instruction_memory$rdmux[0][10][176]$b$12829 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][88]$a$11028 [23:22] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [15] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [9:7] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [5:4] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][88]$a$11028 [31:24] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [21:16] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [14:10] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [6] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [3] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [1:0] } = { $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [5] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] 2'00 $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [8] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [5] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] 1'0 $memory\instruction_memory$rdmux[0][9][88]$a$11028 [8] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][110]$12629:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][110]$a$12630, B=$memory\instruction_memory$rdmux[0][10][110]$b$12631, Y=$memory\instruction_memory$rdmux[0][9][55]$a$10929
      New ports: A={ $memory\instruction_memory$rdmux[0][10][110]$a$12630 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5] $memory\instruction_memory$rdmux[0][10][110]$a$12630 [5:4] }, B={ 3'010 $memory\instruction_memory$rdmux[0][10][110]$b$12631 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12631 [5:4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12631 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [19:18] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [15] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [12] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10:7] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$a$10929 [31:22] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [20] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [17:16] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [14:13] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [6] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [3:0] } = { $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [5] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10] 1'1 $memory\instruction_memory$rdmux[0][9][55]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [8] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][16]$12347:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][16]$a$12348, B=$memory\instruction_memory$rdmux[0][10][16]$b$12349, Y=$memory\instruction_memory$rdmux[0][9][8]$a$10788
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] $memory\instruction_memory$rdmux[0][10][16]$a$12348 [17] 4'1010 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [2] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12348 [2] }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12349 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][8]$a$10788 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [20] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [18:17] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [15] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [13] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [6:4] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$a$10788 [31:26] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [24:21] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [19] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [16] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [14] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [12:9] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [7] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [3] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [1:0] } = { $memory\instruction_memory$rdmux[0][9][8]$a$10788 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [18] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [18] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [18] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [20] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [17] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [17] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [17] 1'0 $memory\instruction_memory$rdmux[0][9][8]$a$10788 [15] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [6] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [6] 2'01 $memory\instruction_memory$rdmux[0][9][8]$a$10788 [8] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][102]$12605:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][102]$a$12606, B=$memory\instruction_memory$rdmux[0][10][102]$b$12607, Y=$memory\instruction_memory$rdmux[0][9][51]$a$10917
      New ports: A={ $memory\instruction_memory$rdmux[0][10][102]$a$12606 [25] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 2'01 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] 1'1 $memory\instruction_memory$rdmux[0][10][102]$a$12606 [4] }, B={ $memory\instruction_memory$rdmux[0][10][102]$b$12607 [25] $memory\instruction_memory$rdmux[0][10][102]$b$12607 [7] $memory\instruction_memory$rdmux[0][10][102]$b$12607 [7] 3'101 $memory\instruction_memory$rdmux[0][10][102]$b$12607 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][51]$a$10917 [25:23] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [11:10] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [8:7] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$a$10917 [31:26] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [22:12] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [9] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [6:5] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][51]$a$10917 [7] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] 2'00 $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] 2'10 $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] 1'0 $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][109]$12626:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][109]$a$12627, B=$memory\instruction_memory$rdmux[0][10][109]$b$12628, Y=$memory\instruction_memory$rdmux[0][9][54]$b$10927
      New ports: A={ $memory\instruction_memory$rdmux[0][10][109]$a$12627 [8] 1'0 $memory\instruction_memory$rdmux[0][10][109]$a$12627 [10] 1'0 $memory\instruction_memory$rdmux[0][10][109]$a$12627 [8] 2'10 }, B={ 3'010 $memory\instruction_memory$rdmux[0][10][109]$b$12628 [9] 2'10 $memory\instruction_memory$rdmux[0][10][109]$b$12628 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$b$10927 [22] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [20] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [10:7] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$b$10927 [31:23] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [21] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [19:11] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [6] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] 2'00 $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [8] 6'010011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][0]$10763:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][0]$a$10764, B=$memory\instruction_memory$rdmux[0][9][0]$b$10765, Y=$memory\instruction_memory$rdmux[0][8][0]$a$9996
      New ports: A={ $memory\instruction_memory$rdmux[0][9][0]$a$10764 [16] 3'000 $memory\instruction_memory$rdmux[0][9][0]$a$10764 [16] 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10764 [12] 2'00 $memory\instruction_memory$rdmux[0][9][0]$a$10764 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [2] $memory\instruction_memory$rdmux[0][9][0]$a$10764 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [4] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [23] 1'1 $memory\instruction_memory$rdmux[0][9][0]$b$10765 [5] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10765 [10:8] $memory\instruction_memory$rdmux[0][9][0]$b$10765 [5:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][8][0]$a$9996 [30] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [26] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [24:23] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [16] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [13:12] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [10:8] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$a$9996 [31] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [29:27] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [25] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [22:17] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [15:14] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [11] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [7:6] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$a$9996 [26] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [26] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [26] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [26] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [10] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [3] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9996 [9] 7'0000000 $memory\instruction_memory$rdmux[0][8][0]$a$9996 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][10]$10793:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][10]$a$10794, B=$memory\instruction_memory$rdmux[0][9][10]$b$10795, Y=$memory\instruction_memory$rdmux[0][8][5]$a$10011
      New ports: A={ $memory\instruction_memory$rdmux[0][9][10]$a$10794 [26:25] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [21] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [4] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [21] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [21:20] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [16] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [12] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [9] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [10:9] $memory\instruction_memory$rdmux[0][9][10]$a$10794 [5:4] }, B={ 2'01 $memory\instruction_memory$rdmux[0][9][10]$b$10795 [24:21] $memory\instruction_memory$rdmux[0][9][10]$b$10795 [9] 2'10 $memory\instruction_memory$rdmux[0][9][10]$b$10795 [11:9] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26:20] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [16] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [12:9] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$a$10011 [31:27] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [19:17] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [15:13] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [8:6] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [3:0] } = { $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10011 [4] 2'00 $memory\instruction_memory$rdmux[0][8][5]$a$10011 [12] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][11]$10796:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][11]$a$10797, B=$memory\instruction_memory$rdmux[0][9][11]$b$10798, Y=$memory\instruction_memory$rdmux[0][8][5]$b$10012
      New ports: A={ $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [21] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [9] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [4] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [16] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [4] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [11] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10797 [7] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10797 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][11]$b$10798 [20] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [25] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [20] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [10] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [20] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [11] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [17] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] 2'00 $memory\instruction_memory$rdmux[0][9][11]$b$10798 [11:9] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [4] 1'0 $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][5]$b$10012 [26:15] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$b$10012 [31:27] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [14] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][5]$b$10012 [6] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [25] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [12] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][12]$10799:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][12]$a$10800, B=$memory\instruction_memory$rdmux[0][9][12]$b$10801, Y=$memory\instruction_memory$rdmux[0][8][6]$a$10014
      New ports: A={ $memory\instruction_memory$rdmux[0][9][12]$a$10800 [2] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10800 [13] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [21:20] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [18] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [13] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [13:12] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [2] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [8:7] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [5] $memory\instruction_memory$rdmux[0][9][12]$a$10800 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12] 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10801 [12:7] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$a$10014 [26] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [24:23] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [21:20] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [18:17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [15:7] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [5] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$a$10014 [31:27] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [25] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [22] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [19] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [16] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [6] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [4:3] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [1:0] } = { $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10014 [14] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10014 [15] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][13]$10802:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][13]$a$10803, B=$memory\instruction_memory$rdmux[0][9][13]$b$10804, Y=$memory\instruction_memory$rdmux[0][8][6]$b$10015
      New ports: A={ $memory\instruction_memory$rdmux[0][9][13]$a$10803 [28] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [28] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [22] 2'11 $memory\instruction_memory$rdmux[0][9][13]$a$10803 [19] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [10] 1'1 $memory\instruction_memory$rdmux[0][9][13]$a$10803 [7] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [13:10] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [7] $memory\instruction_memory$rdmux[0][9][13]$a$10803 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][13]$a$10803 [5] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [28] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [20] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [26] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [21:20] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [21] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [21:20] 1'0 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] 2'00 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6] 1'1 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [9] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [4] 1'0 $memory\instruction_memory$rdmux[0][9][13]$b$10804 [6:4] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$b$10015 [29:24] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [22:19] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [17:15] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [13:4] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$b$10015 [31:30] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [23] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [18] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [14] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [3] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [1:0] } = { $memory\instruction_memory$rdmux[0][8][6]$b$10015 [29] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [29] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [21] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [15] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][14]$10805:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][14]$a$10806, B=$memory\instruction_memory$rdmux[0][9][14]$b$10807, Y=$memory\instruction_memory$rdmux[0][8][7]$a$10017
      New ports: A={ $memory\instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [20] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] 1'1 $memory\instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [13:11] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [9] 1'1 $memory\instruction_memory$rdmux[0][9][14]$a$10806 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [5] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][14]$b$10807 [16] 1'0 $memory\instruction_memory$rdmux[0][9][14]$b$10807 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [16] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [16:15] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [2] 2'01 $memory\instruction_memory$rdmux[0][9][14]$b$10807 [8] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10807 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$a$10017 [30] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [27] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [20] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [17:15] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [13:7] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [5] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$a$10017 [31] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [29:28] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [26:24] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [21] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [19:18] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [14] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [6] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [4:3] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [1:0] } = { $memory\instruction_memory$rdmux[0][8][7]$a$10017 [27] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [27] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [27] 3'000 $memory\instruction_memory$rdmux[0][8][7]$a$10017 [11] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [11] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [17] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [13] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][15]$10808:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][15]$a$10809, B=$memory\instruction_memory$rdmux[0][9][15]$b$10810, Y=$memory\instruction_memory$rdmux[0][8][7]$b$10018
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][15]$a$10809 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [5] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [7] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [11] 1'0 $memory\instruction_memory$rdmux[0][9][15]$a$10809 [7] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [8] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [12:11] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [7] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [9:7] 1'0 $memory\instruction_memory$rdmux[0][9][15]$a$10809 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [19] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [12] 2'00 $memory\instruction_memory$rdmux[0][9][15]$b$10810 [10] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [19] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [16:15] 2'00 $memory\instruction_memory$rdmux[0][9][15]$b$10810 [12] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [10:9] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [7] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [5] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [5:4] $memory\instruction_memory$rdmux[0][9][15]$b$10810 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$b$10018 [29:28] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [26] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [23:4] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$b$10018 [31:30] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [27] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [25:24] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [3] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [1:0] } = { $memory\instruction_memory$rdmux[0][8][7]$b$10018 [29] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [29] 2'00 $memory\instruction_memory$rdmux[0][8][7]$b$10018 [14] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][16]$10811:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][16]$a$10812, B=$memory\instruction_memory$rdmux[0][9][16]$b$10813, Y=$memory\instruction_memory$rdmux[0][8][8]$a$10020
      New ports: A={ $memory\instruction_memory$rdmux[0][9][16]$a$10812 [26] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [16] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [21] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [18] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [16] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [8] $memory\instruction_memory$rdmux[0][9][16]$a$10812 [8] 2'10 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [5] 1'1 $memory\instruction_memory$rdmux[0][9][16]$a$10812 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10813 [21] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [21] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [17] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [11] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [8] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10813 [11] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [9:7] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [5:4] $memory\instruction_memory$rdmux[0][9][16]$b$10813 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][8]$a$10020 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [23:20] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [18:11] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [9:4] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$a$10020 [31:27] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [25:24] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [19] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [10] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [3] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][8]$a$10020 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [7] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][17]$10814:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][17]$a$10815, B=$memory\instruction_memory$rdmux[0][9][17]$b$10816, Y=$memory\instruction_memory$rdmux[0][8][8]$b$10021
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][9][17]$a$10815 [23] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [8:7] 2'00 $memory\instruction_memory$rdmux[0][9][17]$a$10815 [11:7] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [2] $memory\instruction_memory$rdmux[0][9][17]$a$10815 [2] }, B={ $memory\instruction_memory$rdmux[0][9][17]$b$10816 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] 1'1 $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [18] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [8] 3'010 $memory\instruction_memory$rdmux[0][9][17]$b$10816 [8] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10816 [5] $memory\instruction_memory$rdmux[0][9][17]$b$10816 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][8]$b$10021 [31] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [28] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [23:22] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [18] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12:7] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [5] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$b$10021 [30:29] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [27:24] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [21] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [19] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [17:13] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [6] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [4:3] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [1:0] } = { $memory\instruction_memory$rdmux[0][8][8]$b$10021 [28] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [28] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] 2'00 $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][18]$10817:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][18]$a$10818, B=$memory\instruction_memory$rdmux[0][9][18]$b$10819, Y=$memory\instruction_memory$rdmux[0][8][9]$a$10023
      New ports: A={ $memory\instruction_memory$rdmux[0][9][18]$a$10818 [25:24] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [13] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [7] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [9] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10818 [9] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [13] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [4] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10818 [10:9] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [4] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [7] $memory\instruction_memory$rdmux[0][9][18]$a$10818 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][18]$b$10819 [7] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [24] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [20] 1'1 $memory\instruction_memory$rdmux[0][9][18]$b$10819 [20] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [10] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10819 [10:9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [10:9] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [7] $memory\instruction_memory$rdmux[0][9][18]$b$10819 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][9]$a$10023 [25:22] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [13:7] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$a$10023 [31:26] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [21] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [19:17] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [14] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [6] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][9]$a$10023 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [11] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [8] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [9] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][19]$10820:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][19]$a$10821, B=$memory\instruction_memory$rdmux[0][9][19]$b$10822, Y=$memory\instruction_memory$rdmux[0][8][9]$b$10024
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][19]$a$10821 [24:23] 2'10 $memory\instruction_memory$rdmux[0][9][19]$a$10821 [9:7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][19]$b$10822 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [23] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [23] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [11:7] $memory\instruction_memory$rdmux[0][9][19]$b$10822 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][9]$b$10024 [25:23] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [11:7] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$b$10024 [31:26] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [22:12] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [6:5] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][8][9]$b$10024 [4] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [7] 8'00000100 $memory\instruction_memory$rdmux[0][8][9]$b$10024 [11] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][1]$10766:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][1]$a$10767, B=$memory\instruction_memory$rdmux[0][9][1]$b$10768, Y=$memory\instruction_memory$rdmux[0][8][0]$b$9997
      New ports: A={ $memory\instruction_memory$rdmux[0][9][1]$a$10767 [27] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [20] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][1]$a$10767 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [2] }, B={ $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10768 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [15] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [2] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [11] 1'1 $memory\instruction_memory$rdmux[0][9][1]$b$10768 [9] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10768 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][0]$b$9997 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [25] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [22] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [13:9] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [7] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [5] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$b$9997 [31:28] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [26] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [24:23] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [21] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [19:16] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [14] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [8] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [6] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [4:3] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9997 [13] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [15] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9997 [7] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9997 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][20]$10823:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][20]$a$10824, B=$memory\instruction_memory$rdmux[0][9][20]$b$10825, Y=$memory\instruction_memory$rdmux[0][8][10]$a$10026
      New ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [20] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [3:2] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10824 [4] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [4] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10824 [4:2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][20]$b$10825 [21] 1'0 $memory\instruction_memory$rdmux[0][9][20]$b$10825 [19:18] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [11] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [11:10] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [8:7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10026 [22:15] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [11:7] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$a$10026 [31:23] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [14:12] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [6:5] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [1:0] } = { $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [22] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [22] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [22] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3:2] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][21]$10826:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][21]$a$10827, B=$memory\instruction_memory$rdmux[0][9][21]$b$10828, Y=$memory\instruction_memory$rdmux[0][8][10]$b$10027
      New ports: A={ $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [27] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [21] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5] 2'00 $memory\instruction_memory$rdmux[0][9][21]$a$10827 [11] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [5:4] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][21]$b$10828 [28] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [5] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [11] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [16:15] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [13:9] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [7] $memory\instruction_memory$rdmux[0][9][21]$b$10828 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$b$10027 [30:26] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [24] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [22:21] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [17:15] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [13:7] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$b$10027 [31] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [25] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [20:18] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [14] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [6] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [3:0] } = { $memory\instruction_memory$rdmux[0][8][10]$b$10027 [30] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [22] 1'1 $memory\instruction_memory$rdmux[0][8][10]$b$10027 [16] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10027 [12] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][22]$10829:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][22]$a$10830, B=$memory\instruction_memory$rdmux[0][9][22]$b$10831, Y=$memory\instruction_memory$rdmux[0][8][11]$a$10029
      New ports: A={ $memory\instruction_memory$rdmux[0][9][22]$a$10830 [23] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][22]$a$10830 [8:7] $memory\instruction_memory$rdmux[0][9][22]$a$10830 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][22]$b$10831 [20] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [20] 1'1 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [11] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [9] $memory\instruction_memory$rdmux[0][9][22]$b$10831 [11:8] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10831 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][11]$a$10029 [23] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [20] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [14:7] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$a$10029 [31:24] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [22:21] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [19] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [17:15] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [6] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][8][11]$a$10029 [10] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [13] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][23]$10832:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][23]$a$10833, B=$memory\instruction_memory$rdmux[0][9][23]$b$10834, Y=$memory\instruction_memory$rdmux[0][8][11]$b$10030
      New ports: A={ $memory\instruction_memory$rdmux[0][9][23]$a$10833 [28] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [17] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [18] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [18] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [18] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [19:17] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [15] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [15] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [12] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [12] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [12] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [7] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10833 [5] 1'1 $memory\instruction_memory$rdmux[0][9][23]$a$10833 [2] }, B={ $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [27] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [9] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [23] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [21] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [14] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10834 [18] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [14] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10834 [14] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10834 [12] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [9] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [4] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10834 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][11]$b$10030 [28:27] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [24:23] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [21:12] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [9:4] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$b$10030 [31:29] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [26:25] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [22] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [11:10] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [3] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [1:0] } = { $memory\instruction_memory$rdmux[0][8][11]$b$10030 [28] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [28] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [28] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [24] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [24] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [21] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [6] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][24]$10835:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][24]$a$10836, B=$memory\instruction_memory$rdmux[0][9][24]$b$10837, Y=$memory\instruction_memory$rdmux[0][8][12]$a$10032
      New ports: A={ $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [26] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [5] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13:12] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [13:10] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [4] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [4] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [7] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [5:4] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [10] 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [8] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [10] 1'0 $memory\instruction_memory$rdmux[0][9][24]$b$10837 [8] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [5:4] $memory\instruction_memory$rdmux[0][9][24]$b$10837 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][12]$a$10032 [28] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [26] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [24:18] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [16] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$a$10032 [31:29] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [27] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [25] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [17] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [15:14] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [6] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [3] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$a$10032 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [24] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [16] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [5] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][25]$10838:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][25]$a$10839, B=$memory\instruction_memory$rdmux[0][9][25]$b$10840, Y=$memory\instruction_memory$rdmux[0][8][12]$b$10033
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [23] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] 1'0 $memory\instruction_memory$rdmux[0][9][25]$a$10839 [20] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [9] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [10:8] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [5:4] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [2] }, B={ $memory\instruction_memory$rdmux[0][9][25]$b$10840 [22] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [25] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [22] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [22] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [4] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [20] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [7] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [10:9] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [4] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [7] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [4] $memory\instruction_memory$rdmux[0][9][25]$b$10840 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][12]$b$10033 [27] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [23:20] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [11:7] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [5:4] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$b$10033 [31:28] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [26] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [24] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [19:12] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [6] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [3] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10033 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [5] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [5] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [5] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][26]$10841:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][26]$a$10842, B=$memory\instruction_memory$rdmux[0][9][26]$b$10843, Y=$memory\instruction_memory$rdmux[0][8][13]$a$10035
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10842 [24] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [25] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [25:22] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [8] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [8] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [10:8] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10842 [2] }, B={ $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10843 [5] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [9] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [13] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [18] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10843 [10:9] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [7] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [5:4] $memory\instruction_memory$rdmux[0][9][26]$b$10843 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$a$10035 [28:20] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [18] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [13:7] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [5:4] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$a$10035 [31:29] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [19] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [17:14] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [6] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [3] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [1:0] } = { $memory\instruction_memory$rdmux[0][8][13]$a$10035 [12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [13:12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][27]$10844:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][27]$a$10845, B=$memory\instruction_memory$rdmux[0][9][27]$b$10846, Y=$memory\instruction_memory$rdmux[0][8][13]$b$10036
      New ports: A={ $memory\instruction_memory$rdmux[0][9][27]$a$10845 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [24] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [24] 1'1 $memory\instruction_memory$rdmux[0][9][27]$a$10845 [12] 1'1 $memory\instruction_memory$rdmux[0][9][27]$a$10845 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [16] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [11] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10845 [12:9] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] 2'00 $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [9] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [10:7] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [4] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$b$10036 [30:29] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [27] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [25:20] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [18] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [16:15] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [13:7] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [5:4] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$b$10036 [31] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [26] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [19] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [17] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [14] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [6] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [3] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [1:0] } = { $memory\instruction_memory$rdmux[0][8][13]$b$10036 [29] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [27] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [2] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [15] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [2] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [2] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][28]$10847:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][28]$a$10848, B=$memory\instruction_memory$rdmux[0][9][28]$b$10849, Y=$memory\instruction_memory$rdmux[0][8][14]$a$10038
      New ports: A={ $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [26] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [9] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [2] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [9] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [18] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [19:18] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10848 [4] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [15] 3'000 $memory\instruction_memory$rdmux[0][9][28]$a$10848 [4] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [9] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [5:4] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [2] }, B={ $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] 1'0 $memory\instruction_memory$rdmux[0][9][28]$b$10849 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [11] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [11] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [16:15] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [11] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [9] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [9] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [5:4] $memory\instruction_memory$rdmux[0][9][28]$b$10849 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][14]$a$10038 [29] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [27:26] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [23:15] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [13:9] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [7] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [5:4] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$a$10038 [31:30] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [25:24] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [14] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [8] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [6] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [3] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [1:0] } = { $memory\instruction_memory$rdmux[0][8][14]$a$10038 [20] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [29] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [27] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [18] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [18] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [13] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [4] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [2] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][29]$10850:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][29]$a$10851, B=$memory\instruction_memory$rdmux[0][9][29]$b$10852, Y=$memory\instruction_memory$rdmux[0][8][14]$b$10039
      New ports: A={ $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] 3'000 $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [12:11] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [9:7] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [4] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10851 [2] }, B={ $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [20] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [21:19] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [16:14] 1'0 $memory\instruction_memory$rdmux[0][9][29]$b$10852 [8] 3'101 $memory\instruction_memory$rdmux[0][9][29]$b$10852 [8:7] 2'10 $memory\instruction_memory$rdmux[0][9][29]$b$10852 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][14]$b$10039 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [24] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [22:19] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [17:7] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$b$10039 [31:28] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [26:25] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [23] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [18] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [6:5] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [1:0] } = { $memory\instruction_memory$rdmux[0][8][14]$b$10039 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [3] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][2]$10769:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][2]$a$10770, B=$memory\instruction_memory$rdmux[0][9][2]$b$10771, Y=$memory\instruction_memory$rdmux[0][8][1]$a$9999
      New ports: A={ $memory\instruction_memory$rdmux[0][9][2]$a$10770 [28] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [9] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [21] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [15] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [9:7] $memory\instruction_memory$rdmux[0][9][2]$a$10770 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [2] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [21:20] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [9] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [4] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [9] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [5:4] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][1]$a$9999 [28] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [25:24] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [22:20] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [18] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [15] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [13] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [9:7] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [5:4] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$a$9999 [31:29] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [27:26] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [23] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [19] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [17:16] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [14] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [12:10] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [6] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [3] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [1:0] } = { $memory\instruction_memory$rdmux[0][8][1]$a$9999 [28] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [28] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [28] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [25] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [25] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [22] 1'0 $memory\instruction_memory$rdmux[0][8][1]$a$9999 [15] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [15] 3'000 $memory\instruction_memory$rdmux[0][8][1]$a$9999 [9] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [2] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][30]$10853:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][30]$a$10854, B=$memory\instruction_memory$rdmux[0][9][30]$b$10855, Y=$memory\instruction_memory$rdmux[0][8][15]$a$10041
      New ports: A={ $memory\instruction_memory$rdmux[0][9][30]$a$10854 [5] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [6] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [18] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [11] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [8] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [8:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][30]$b$10855 [24:23] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] 2'00 $memory\instruction_memory$rdmux[0][9][30]$b$10855 [11:10] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [11:10] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [11:10] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10855 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10855 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$a$10041 [24:20] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [18:15] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [11:4] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$a$10041 [31:25] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [19] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [14:12] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [3] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10041 [2] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [2] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [21] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [2] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [23] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [21] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [17] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [9] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [9] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [9] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][31]$10856:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][31]$a$10857, B=$memory\instruction_memory$rdmux[0][9][31]$b$10858, Y=$memory\instruction_memory$rdmux[0][8][15]$b$10042
      New ports: A={ $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [18] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10857 [7] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10857 [11:10] $memory\instruction_memory$rdmux[0][9][31]$a$10857 [8:7] 2'10 }, B={ $memory\instruction_memory$rdmux[0][9][31]$b$10858 [12] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [19:16] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10858 [12] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10858 [4] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [4] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [4] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$b$10042 [24] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [19:15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [12:10] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [8:7] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [4] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$b$10042 [31:25] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [23] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [21:20] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [14:13] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [9] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [6:5] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [3] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [1:0] } = { $memory\instruction_memory$rdmux[0][8][15]$b$10042 [15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [15] 3'000 $memory\instruction_memory$rdmux[0][8][15]$b$10042 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][32]$10859:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][32]$a$10860, B=$memory\instruction_memory$rdmux[0][9][32]$b$10861, Y=$memory\instruction_memory$rdmux[0][8][16]$a$10044
      New ports: A={ $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [21:20] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [13] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [6] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [6] 1'1 $memory\instruction_memory$rdmux[0][9][32]$a$10860 [9] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [7:4] }, B={ $memory\instruction_memory$rdmux[0][9][32]$b$10861 [11] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [23] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [21] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [5] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [19] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [6] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [12:11] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [5] $memory\instruction_memory$rdmux[0][9][32]$b$10861 [9] 1'0 $memory\instruction_memory$rdmux[0][9][32]$b$10861 [6:4] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$a$10044 [28] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [23] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [21:19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [13:9] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$a$10044 [31:29] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [27:24] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [22] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [18:14] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [8] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [3:0] } = { $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [21] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [21] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [5] 3'010 $memory\instruction_memory$rdmux[0][8][16]$a$10044 [13] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][33]$10862:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][33]$a$10863, B=$memory\instruction_memory$rdmux[0][9][33]$b$10864, Y=$memory\instruction_memory$rdmux[0][8][16]$b$10045
      New ports: A={ $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [20] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [20] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [18:15] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10863 [8:7] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [5:4] $memory\instruction_memory$rdmux[0][9][33]$a$10863 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] 1'0 $memory\instruction_memory$rdmux[0][9][33]$b$10864 [16] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [8] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [16] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [8] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [11] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [4] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$b$10045 [26] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [23] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [20] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [18:15] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [11] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [8:7] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [5:4] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$b$10045 [31:27] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [25:24] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [22:21] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [19] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [14:12] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [10:9] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [6] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [3] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [5] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] 2'00 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] 2'00 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [17] 3'000 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [4] 1'0 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][34]$10865:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][34]$a$10866, B=$memory\instruction_memory$rdmux[0][9][34]$b$10867, Y=$memory\instruction_memory$rdmux[0][8][17]$a$10047
      New ports: A={ $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] 2'00 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [24] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [17] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [18:15] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [12] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10866 [7] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [2] }, B={ $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [20] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [9] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [20] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [20] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7] 2'10 $memory\instruction_memory$rdmux[0][9][34]$b$10867 [5] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10867 [6] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [11] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [11] 1'1 $memory\instruction_memory$rdmux[0][9][34]$b$10867 [9] $memory\instruction_memory$rdmux[0][9][34]$b$10867 [7:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][17]$a$10047 [29] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [27:22] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [20:15] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [13:9] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [7:4] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$a$10047 [31:30] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [28] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [21] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [14] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [8] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [3] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [1:0] } = { $memory\instruction_memory$rdmux[0][8][17]$a$10047 [25] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [29] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [25] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [20] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][35]$10868:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][35]$a$10869, B=$memory\instruction_memory$rdmux[0][9][35]$b$10870, Y=$memory\instruction_memory$rdmux[0][8][17]$b$10048
      New ports: A={ $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [23] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [4] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [23] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [21:18] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [16] 1'0 $memory\instruction_memory$rdmux[0][9][35]$a$10869 [6] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [6] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [9] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [11] $memory\instruction_memory$rdmux[0][9][35]$a$10869 [9:4] }, B={ $memory\instruction_memory$rdmux[0][9][35]$b$10870 [30] 1'0 $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] 4'1000 $memory\instruction_memory$rdmux[0][9][35]$b$10870 [16] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [16] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [14] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [14:12] 1'0 $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10870 [7] 3'011 }, Y={ $memory\instruction_memory$rdmux[0][8][17]$b$10048 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [24:23] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [21:18] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [16:11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$b$10048 [31] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [29:27] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [25] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [22] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [17] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [10] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [3:0] } = { $memory\instruction_memory$rdmux[0][8][17]$b$10048 [11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [21] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [15] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][36]$10871:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][36]$a$10872, B=$memory\instruction_memory$rdmux[0][9][36]$b$10873, Y=$memory\instruction_memory$rdmux[0][8][18]$a$10050
      New ports: A={ $memory\instruction_memory$rdmux[0][9][36]$a$10872 [5] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [21] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [21:19] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [17] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [11:10] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [4] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [4] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [5:4] $memory\instruction_memory$rdmux[0][9][36]$a$10872 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10873 [20] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10873 [20] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [20] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5:4] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [9:7] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5] $memory\instruction_memory$rdmux[0][9][36]$b$10873 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][18]$a$10050 [30] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [24] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [22:19] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [17] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [11:4] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$a$10050 [31] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [29:25] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [23] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [18] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [16:12] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [3] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [1:0] } = { $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] 3'000 $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [21] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [5] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [5] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [6] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][37]$10874:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][37]$a$10875, B=$memory\instruction_memory$rdmux[0][9][37]$b$10876, Y=$memory\instruction_memory$rdmux[0][8][18]$b$10051
      New ports: A={ $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [15] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [15] 1'0 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [16] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [16:15] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [13:12] 2'01 $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [6:4] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][37]$b$10876 [23] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [12] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [7] 2'01 $memory\instruction_memory$rdmux[0][9][37]$b$10876 [9] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [8] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [12] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10876 [9:4] }, Y={ $memory\instruction_memory$rdmux[0][8][18]$b$10051 [28:27] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [23:22] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [20:18] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [16:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$b$10051 [31:29] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [26:24] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [21] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [17] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [3:0] } = { $memory\instruction_memory$rdmux[0][8][18]$b$10051 [28] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [28] 3'000 $memory\instruction_memory$rdmux[0][8][18]$b$10051 [19] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [10] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][38]$10877:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][38]$a$10878, B=$memory\instruction_memory$rdmux[0][9][38]$b$10879, Y=$memory\instruction_memory$rdmux[0][8][19]$a$10053
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][38]$a$10878 [21] 1'1 $memory\instruction_memory$rdmux[0][9][38]$a$10878 [21] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [16] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] 1'1 $memory\instruction_memory$rdmux[0][9][38]$a$10878 [9] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [7] $memory\instruction_memory$rdmux[0][9][38]$a$10878 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [23:20] 1'1 $memory\instruction_memory$rdmux[0][9][38]$b$10879 [14] 1'0 $memory\instruction_memory$rdmux[0][9][38]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [4] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10879 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$a$10053 [25] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [23:20] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [16] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [14:12] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [10:9] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [7] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$a$10053 [31:26] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [24] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [19:17] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [15] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [11] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [8] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [6] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][8][19]$a$10053 [25] 2'00 $memory\instruction_memory$rdmux[0][8][19]$a$10053 [16] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [5] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [5] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10053 [4] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][39]$10880:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][39]$a$10881, B=$memory\instruction_memory$rdmux[0][9][39]$b$10882, Y=$memory\instruction_memory$rdmux[0][8][19]$b$10054
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10881 [16] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [12] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [16] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [16] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [12:11] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [9] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [7] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [2] }, B={ $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [18] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [15] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [11] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [15] 2'00 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [11:10] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10882 [4] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [4] $memory\instruction_memory$rdmux[0][9][39]$b$10882 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$b$10054 [25] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [19:15] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [13:7] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [4] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$b$10054 [31:26] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [24:20] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [14] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [6:5] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [3] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [1:0] } = { $memory\instruction_memory$rdmux[0][8][19]$b$10054 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] 1'0 $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [25] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [13] 1'0 $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] 2'00 $memory\instruction_memory$rdmux[0][8][19]$b$10054 [12] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [12] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][3]$10772:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][3]$a$10773, B=$memory\instruction_memory$rdmux[0][9][3]$b$10774, Y=$memory\instruction_memory$rdmux[0][8][1]$b$10000
      New ports: A={ $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18:17] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [20] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [18:17] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [7] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [13] $memory\instruction_memory$rdmux[0][9][3]$a$10773 [6] 1'1 $memory\instruction_memory$rdmux[0][9][3]$a$10773 [8:4] 1'0 $memory\instruction_memory$rdmux[0][9][3]$a$10773 [2] }, B={ $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] 3'000 $memory\instruction_memory$rdmux[0][9][3]$b$10774 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [15] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [15] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [13] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10774 [10] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [7] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [5] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][1]$b$10000 [27:24] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [22:20] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [18:17] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [15] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [10] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [8:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$b$10000 [31:28] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [23] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [19] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [16] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [14] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [11] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [9] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [1:0] } = { $memory\instruction_memory$rdmux[0][8][1]$b$10000 [25] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [27] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [27] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [25] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [22] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10000 [15] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [12] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10000 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][40]$10883:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][40]$a$10884, B=$memory\instruction_memory$rdmux[0][9][40]$b$10885, Y=$memory\instruction_memory$rdmux[0][8][20]$a$10056
      New ports: A={ $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [12] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [22] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [20] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [20] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [16] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [14] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [12] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10884 [7] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [4] $memory\instruction_memory$rdmux[0][9][40]$a$10884 [2] }, B={ 4'0000 $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [17:15] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [8:7] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$a$10056 [28] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [24] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [22:20] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [18:12] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [10] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [8:7] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [4] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$a$10056 [31:29] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [27:25] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [23] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [19] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [11] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [9] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [6:5] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [3] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$a$10056 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [22] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [15] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [8] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [8] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][41]$10886:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][41]$a$10887, B=$memory\instruction_memory$rdmux[0][9][41]$b$10888, Y=$memory\instruction_memory$rdmux[0][8][20]$b$10057
      New ports: A={ $memory\instruction_memory$rdmux[0][9][41]$a$10887 [29] 1'0 $memory\instruction_memory$rdmux[0][9][41]$a$10887 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] 1'1 $memory\instruction_memory$rdmux[0][9][41]$a$10887 [4] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [8] 1'0 $memory\instruction_memory$rdmux[0][9][41]$a$10887 [4] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [2] }, B={ $memory\instruction_memory$rdmux[0][9][41]$b$10888 [29] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] 2'00 $memory\instruction_memory$rdmux[0][9][41]$b$10888 [20] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10888 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10888 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$b$10057 [29] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [27] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [24:22] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [20] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [11:10] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [8:7] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [4] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$b$10057 [31:30] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [28] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [26:25] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [21] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [19:16] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [14:12] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [9] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [6:5] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [3] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [22] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [24] 1'0 $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][42]$10889:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][42]$a$10890, B=$memory\instruction_memory$rdmux[0][9][42]$b$10891, Y=$memory\instruction_memory$rdmux[0][8][21]$a$10059
      New ports: A={ $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] 1'0 $memory\instruction_memory$rdmux[0][9][42]$a$10890 [25] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [25] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [20] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [12:11] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [8] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [9:7] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [4] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [2] }, B={ $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [8] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [5] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [9] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [16] $memory\instruction_memory$rdmux[0][9][42]$b$10891 [13] 2'00 $memory\instruction_memory$rdmux[0][9][42]$b$10891 [10:8] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10891 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10891 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][21]$a$10059 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [26:23] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [20] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [16] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [13:7] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$a$10059 [31] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [29] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [27] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [22:21] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [19:17] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [15:14] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [6] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [1:0] } = { $memory\instruction_memory$rdmux[0][8][21]$a$10059 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [26] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [7] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [7] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [12] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [3] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [12] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [3] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [12] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][43]$10892:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][43]$a$10893, B=$memory\instruction_memory$rdmux[0][9][43]$b$10894, Y=$memory\instruction_memory$rdmux[0][8][21]$b$10060
      New ports: A={ $memory\instruction_memory$rdmux[0][9][43]$a$10893 [25] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [22] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [23:22] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [4] 1'1 $memory\instruction_memory$rdmux[0][9][43]$a$10893 [16] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [11:10] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [7] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][43]$b$10894 [25] 2'10 $memory\instruction_memory$rdmux[0][9][43]$b$10894 [22:21] $memory\instruction_memory$rdmux[0][9][43]$b$10894 [9] 1'1 $memory\instruction_memory$rdmux[0][9][43]$b$10894 [11:9] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][8][21]$b$10060 [25:20] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [16] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [11:9] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [7] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$b$10060 [31:26] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [19:17] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [15:12] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [8] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [6] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [3:0] } = { $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] 1'0 $memory\instruction_memory$rdmux[0][8][21]$b$10060 [4] 2'00 $memory\instruction_memory$rdmux[0][8][21]$b$10060 [7] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [5] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][44]$10895:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][44]$a$10896, B=$memory\instruction_memory$rdmux[0][9][44]$b$10897, Y=$memory\instruction_memory$rdmux[0][8][22]$a$10062
      New ports: A={ $memory\instruction_memory$rdmux[0][9][44]$a$10896 [26] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [26] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [15] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7] 1'1 $memory\instruction_memory$rdmux[0][9][44]$a$10896 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [15] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10896 [11:9] 1'0 $memory\instruction_memory$rdmux[0][9][44]$a$10896 [7:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][44]$b$10897 [24] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [9] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [24] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [20] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [20] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [18] 1'0 $memory\instruction_memory$rdmux[0][9][44]$b$10897 [6] 2'00 $memory\instruction_memory$rdmux[0][9][44]$b$10897 [12] 1'0 $memory\instruction_memory$rdmux[0][9][44]$b$10897 [4] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [9] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [7] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [7:4] $memory\instruction_memory$rdmux[0][9][44]$b$10897 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][22]$a$10062 [27:20] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [18] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [16:4] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$a$10062 [31:28] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [19] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [17] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [3] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][22]$a$10062 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][45]$10898:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][45]$a$10899, B=$memory\instruction_memory$rdmux[0][9][45]$b$10900, Y=$memory\instruction_memory$rdmux[0][8][22]$b$10063
      New ports: A={ $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [10] 3'000 $memory\instruction_memory$rdmux[0][9][45]$a$10899 [15] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10899 [8] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [10:7] $memory\instruction_memory$rdmux[0][9][45]$a$10899 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][45]$b$10900 [19] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [25] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [25] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [23] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [19] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [13] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [16] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [13] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [11] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$10900 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [2] $memory\instruction_memory$rdmux[0][9][45]$b$10900 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][22]$b$10063 [28:27] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [25] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [23] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [21:19] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [17:7] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [5] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$b$10063 [31:29] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [26] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [24] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [22] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [18] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [6] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [4:3] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [1:0] } = { $memory\instruction_memory$rdmux[0][8][22]$b$10063 [28] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [28] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [28] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [25] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [16] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [21] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [10] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][46]$10901:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][46]$a$10902, B=$memory\instruction_memory$rdmux[0][9][46]$b$10903, Y=$memory\instruction_memory$rdmux[0][8][23]$a$10065
      New ports: A={ $memory\instruction_memory$rdmux[0][9][46]$a$10902 [6] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [10] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [10] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [25] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [4] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [4] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [4] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [13] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [6] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [11] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [13] $memory\instruction_memory$rdmux[0][9][46]$a$10902 [11:8] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$10902 [6:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [5] 2'00 $memory\instruction_memory$rdmux[0][9][46]$b$10903 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [21:20] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [11] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [15] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [16:15] 2'00 $memory\instruction_memory$rdmux[0][9][46]$b$10903 [11:9] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [7:4] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$a$10065 [28:19] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [17:13] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [11:4] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$a$10065 [31:29] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [18] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [12] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [3] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [1:0] } = { $memory\instruction_memory$rdmux[0][8][23]$a$10065 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [15] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [11] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][47]$10904:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][47]$a$10905, B=$memory\instruction_memory$rdmux[0][9][47]$b$10906, Y=$memory\instruction_memory$rdmux[0][8][23]$b$10066
      New ports: A={ $memory\instruction_memory$rdmux[0][9][47]$a$10905 [21] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [5] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [21] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [18] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [11] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [18:17] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [15] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [11] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [8] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [11] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [7] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [9:7] 1'0 $memory\instruction_memory$rdmux[0][9][47]$a$10905 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][9][47]$b$10906 [22] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [22:19] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [11] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [11] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [11] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [8] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [9:7] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$b$10066 [23:17] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [15:13] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [11:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$b$10066 [31:24] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [16] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [12] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][23]$b$10066 [6] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [6] 2'00 $memory\instruction_memory$rdmux[0][8][23]$b$10066 [17] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [13] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][48]$10907:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][48]$a$10908, B=$memory\instruction_memory$rdmux[0][9][48]$b$10909, Y=$memory\instruction_memory$rdmux[0][8][24]$a$10068
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [17] 2'00 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [23] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [11] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [20] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [11] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [17] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [17] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [15] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [15] 1'0 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [12:11] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [9] $memory\instruction_memory$rdmux[0][9][48]$a$10908 [9] 3'110 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [5] 1'1 $memory\instruction_memory$rdmux[0][9][48]$a$10908 [2] }, B={ $memory\instruction_memory$rdmux[0][9][48]$b$10909 [12] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [26] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [18] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [8] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [12] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$10909 [10:7] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [5] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$10909 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$a$10068 [28:26] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [24:23] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [21:15] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [13:4] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$a$10068 [31:29] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [25] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [22] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [14] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [3] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][24]$a$10068 [24] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [20] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][49]$10910:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][49]$a$10911, B=$memory\instruction_memory$rdmux[0][9][49]$b$10912, Y=$memory\instruction_memory$rdmux[0][8][24]$b$10069
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [7] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [13] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [11] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [9] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [9:7] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [2] }, B={ $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [23:22] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [20] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10912 [16] 3'001 $memory\instruction_memory$rdmux[0][9][49]$b$10912 [9] 1'1 $memory\instruction_memory$rdmux[0][9][49]$b$10912 [7] 2'10 $memory\instruction_memory$rdmux[0][9][49]$b$10912 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$b$10069 [24:20] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [16] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [11:7] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$b$10069 [31:25] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [19] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [15:14] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [12] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [6:5] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [1:0] } = { $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [3] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [3] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][4]$10775:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][4]$a$10776, B=$memory\instruction_memory$rdmux[0][9][4]$b$10777, Y=$memory\instruction_memory$rdmux[0][8][2]$a$10002
      New ports: A={ $memory\instruction_memory$rdmux[0][9][4]$a$10776 [27] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [15] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [13] 1'0 $memory\instruction_memory$rdmux[0][9][4]$a$10776 [8] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [9:7] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [4] $memory\instruction_memory$rdmux[0][9][4]$a$10776 [2] }, B={ $memory\instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [2] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [24] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [22] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [11] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10777 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [11:10] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [8:7] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [5:4] $memory\instruction_memory$rdmux[0][9][4]$b$10777 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$a$10002 [27] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [25:22] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [20] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [15] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [13] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [11:7] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [5:4] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$a$10002 [31:28] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [21] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [19:16] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [14] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [12] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [6] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [3] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [1:0] } = { $memory\instruction_memory$rdmux[0][8][2]$a$10002 [13] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [23] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [13] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [13] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [13] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [11] 1'0 $memory\instruction_memory$rdmux[0][8][2]$a$10002 [10] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [15] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [4] 2'00 $memory\instruction_memory$rdmux[0][8][2]$a$10002 [2] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][50]$10913:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][50]$a$10914, B=$memory\instruction_memory$rdmux[0][9][50]$b$10915, Y=$memory\instruction_memory$rdmux[0][8][25]$a$10071
      New ports: A={ $memory\instruction_memory$rdmux[0][9][50]$a$10914 [31] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [22] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$10914 [22] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [18] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [20] 1'0 $memory\instruction_memory$rdmux[0][9][50]$a$10914 [18] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [4] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [9] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [5:4] $memory\instruction_memory$rdmux[0][9][50]$a$10914 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][50]$b$10915 [25] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [23] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [20] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [4] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [20:19] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [16] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [5] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [13] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [4] 1'1 $memory\instruction_memory$rdmux[0][9][50]$b$10915 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [5] $memory\instruction_memory$rdmux[0][9][50]$b$10915 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][25]$a$10071 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [26:25] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [23:18] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [16] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [14:12] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [10:9] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [7] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [5:4] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$a$10071 [30:27] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [17] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [15] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [11] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [8] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [6] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [3] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [1:0] } = { $memory\instruction_memory$rdmux[0][8][25]$a$10071 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [20] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [9] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [14] 1'0 $memory\instruction_memory$rdmux[0][8][25]$a$10071 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][51]$10916:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][51]$a$10917, B=$memory\instruction_memory$rdmux[0][9][51]$b$10918, Y=$memory\instruction_memory$rdmux[0][8][25]$b$10072
      New ports: A={ $memory\instruction_memory$rdmux[0][9][51]$a$10917 [25:23] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [11:10] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [8:7] $memory\instruction_memory$rdmux[0][9][51]$a$10917 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][51]$b$10918 [9] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [23] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [9] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [9:7] $memory\instruction_memory$rdmux[0][9][51]$b$10918 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][25]$b$10072 [25:23] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [11:7] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$b$10072 [31:26] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [22:12] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [6:5] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [7] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 2'00 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 1'1 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 3'100 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][52]$10919:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][52]$a$10920, B=$memory\instruction_memory$rdmux[0][9][52]$b$10921, Y=$memory\instruction_memory$rdmux[0][8][26]$a$10074
      New ports: A={ $memory\instruction_memory$rdmux[0][9][52]$a$10920 [24] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [24] 3'000 $memory\instruction_memory$rdmux[0][9][52]$a$10920 [10:9] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [16] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$a$10920 [10:8] 1'0 $memory\instruction_memory$rdmux[0][9][52]$a$10920 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [4] $memory\instruction_memory$rdmux[0][9][52]$a$10920 [2] }, B={ $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [10] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [20] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [17] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [11] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [11:10] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [7] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][26]$a$10074 [25:24] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [22:19] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [17:15] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [11:7] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [5:4] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$a$10074 [31:26] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [23] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [18] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [14:12] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [6] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [3] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][26]$a$10074 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [11] 3'000 $memory\instruction_memory$rdmux[0][8][26]$a$10074 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][53]$10922:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][53]$a$10923, B=$memory\instruction_memory$rdmux[0][9][53]$b$10924, Y=$memory\instruction_memory$rdmux[0][8][26]$b$10075
      New ports: A={ $memory\instruction_memory$rdmux[0][9][53]$a$10923 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [12] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [10] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [18] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [16] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [12:10] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [7] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [8:7] $memory\instruction_memory$rdmux[0][9][53]$a$10923 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5] 2'00 $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5] 1'0 $memory\instruction_memory$rdmux[0][9][53]$b$10924 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [7] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [5:4] $memory\instruction_memory$rdmux[0][9][53]$b$10924 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][26]$b$10075 [28:26] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [21:18] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [12:7] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [5:4] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$b$10075 [31:29] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [25:22] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [17] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [15:13] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [6] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [3] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [1:0] } = { $memory\instruction_memory$rdmux[0][8][26]$b$10075 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [19] 2'00 $memory\instruction_memory$rdmux[0][8][26]$b$10075 [21] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [21] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [5] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][54]$10925:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][54]$a$10926, B=$memory\instruction_memory$rdmux[0][9][54]$b$10927, Y=$memory\instruction_memory$rdmux[0][8][27]$a$10077
      New ports: A={ $memory\instruction_memory$rdmux[0][9][54]$a$10926 [19] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [25] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [23] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [19] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [13] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [13] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [11] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] 1'1 $memory\instruction_memory$rdmux[0][9][54]$a$10926 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10926 [2] }, B={ 3'000 $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [22] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [20] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [8] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [10:7] $memory\instruction_memory$rdmux[0][9][54]$b$10927 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][27]$a$10077 [28] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [25:22] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [20:19] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [17:15] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [13:7] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [5] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$a$10077 [31:29] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [27:26] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [21] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [18] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [14] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [6] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [4:3] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$a$10077 [28] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [28] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [28] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [25] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [25] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [16:15] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [12] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][55]$10928:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][55]$a$10929, B=$memory\instruction_memory$rdmux[0][9][55]$b$10930, Y=$memory\instruction_memory$rdmux[0][8][27]$b$10078
      New ports: A={ $memory\instruction_memory$rdmux[0][9][55]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [19:18] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10] 1'1 $memory\instruction_memory$rdmux[0][9][55]$a$10929 [15] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [8] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [12] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [10:7] $memory\instruction_memory$rdmux[0][9][55]$a$10929 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [23] 1'0 $memory\instruction_memory$rdmux[0][9][55]$b$10930 [20] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [11:8] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [4] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [5:4] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][27]$b$10078 [24:23] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [21:7] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [5:4] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$b$10078 [31:25] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [22] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [6] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [3] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$b$10078 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [17] 1'0 $memory\instruction_memory$rdmux[0][8][27]$b$10078 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [5] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [21] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [5] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][56]$10931:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][56]$a$10932, B=$memory\instruction_memory$rdmux[0][9][56]$b$10933, Y=$memory\instruction_memory$rdmux[0][8][28]$a$10080
      New ports: A={ $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10932 [20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [21:20] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [16] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [16] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [9] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [10:7] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [2] }, B={ $memory\instruction_memory$rdmux[0][9][56]$b$10933 [7] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [24] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [24] 1'1 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [4] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [8] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11:10] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [8] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [15] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [11:7] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$a$10080 [30:18] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [13:7] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$a$10080 [31] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [17] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [14] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [6] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [3] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [1:0] } = { $memory\instruction_memory$rdmux[0][8][28]$a$10080 [29] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [2] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][57]$10934:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][57]$a$10935, B=$memory\instruction_memory$rdmux[0][9][57]$b$10936, Y=$memory\instruction_memory$rdmux[0][8][28]$b$10081
      New ports: A={ $memory\instruction_memory$rdmux[0][9][57]$a$10935 [21] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] 1'0 $memory\instruction_memory$rdmux[0][9][57]$a$10935 [23:21] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [15] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [8] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [10:8] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10935 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][57]$b$10936 [7] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [7] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [9] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [10:7] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$b$10081 [28:26] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [24:20] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [15] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [11:7] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [4] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$b$10081 [31:29] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [25] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [19] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [17:16] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [14:12] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [6:5] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [3] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [1:0] } = { $memory\instruction_memory$rdmux[0][8][28]$b$10081 [15] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [15] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [15] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [24] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][58]$10937:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][58]$a$10938, B=$memory\instruction_memory$rdmux[0][9][58]$b$10939, Y=$memory\instruction_memory$rdmux[0][8][29]$a$10083
      New ports: A={ $memory\instruction_memory$rdmux[0][9][58]$a$10938 [7] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [2] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [9:8] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [9] 1'0 $memory\instruction_memory$rdmux[0][9][58]$a$10938 [13] 2'00 $memory\instruction_memory$rdmux[0][9][58]$a$10938 [10:7] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [5:4] $memory\instruction_memory$rdmux[0][9][58]$a$10938 [2] }, B={ $memory\instruction_memory$rdmux[0][9][58]$b$10939 [15] 2'00 $memory\instruction_memory$rdmux[0][9][58]$b$10939 [12] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [12] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10939 [15] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10939 [12] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [8] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [9:7] $memory\instruction_memory$rdmux[0][9][58]$b$10939 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][8][29]$a$10083 [30] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [24] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [22] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [20] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [18] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [16:15] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [13:7] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$a$10083 [31] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [29:28] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [26:25] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [23] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [19] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [17] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [14] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [6] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [3] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$a$10083 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [24] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [24] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [10] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [10] 3'000 $memory\instruction_memory$rdmux[0][8][29]$a$10083 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][59]$10940:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][59]$a$10941, B=$memory\instruction_memory$rdmux[0][9][59]$b$10942, Y=$memory\instruction_memory$rdmux[0][8][29]$b$10084
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][59]$a$10941 [22] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [20] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [14] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [14] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [14:13] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [11:7] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [4] $memory\instruction_memory$rdmux[0][9][59]$a$10941 [2] }, B={ $memory\instruction_memory$rdmux[0][9][59]$b$10942 [28] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10942 [4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [5:4] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][29]$b$10084 [28] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [25:24] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [22:19] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [17:13] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [11:7] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5:4] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$b$10084 [31:29] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [27:26] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [23] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [18] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [12] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [6] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [3] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] 1'0 $memory\instruction_memory$rdmux[0][8][29]$b$10084 [2] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [22] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [2] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][5]$10778:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][5]$a$10779, B=$memory\instruction_memory$rdmux[0][9][5]$b$10780, Y=$memory\instruction_memory$rdmux[0][8][2]$b$10003
      New ports: A={ $memory\instruction_memory$rdmux[0][9][5]$a$10779 [25] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [25] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [13] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10779 [8] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [9:7] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [4] $memory\instruction_memory$rdmux[0][9][5]$a$10779 [2] }, B={ $memory\instruction_memory$rdmux[0][9][5]$b$10780 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [2] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [24:23] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [11] 1'0 $memory\instruction_memory$rdmux[0][9][5]$b$10780 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [11:10] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [4] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [8:7] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [5:4] $memory\instruction_memory$rdmux[0][9][5]$b$10780 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$b$10003 [26:22] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [20] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [11:7] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [5:4] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$b$10003 [31:27] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [21] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [19:16] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [14] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [12] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [6] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [3] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [1:0] } = { $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [11] 1'0 $memory\instruction_memory$rdmux[0][8][2]$b$10003 [10] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [4] 2'00 $memory\instruction_memory$rdmux[0][8][2]$b$10003 [2] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][60]$10943:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][60]$a$10944, B=$memory\instruction_memory$rdmux[0][9][60]$b$10945, Y=$memory\instruction_memory$rdmux[0][8][30]$a$10086
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10944 [21:20] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [21:20] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [16] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [16] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [16] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [11] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [8] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [8] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [8:7] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] $memory\instruction_memory$rdmux[0][9][60]$a$10944 [2] }, B={ $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [8] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [8] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [19:18] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [16:15] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [12] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [2] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [7] 1'1 $memory\instruction_memory$rdmux[0][9][60]$b$10945 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [5] 2'10 $memory\instruction_memory$rdmux[0][9][60]$b$10945 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][30]$a$10086 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [24] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [22:15] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [12:7] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$a$10086 [31:29] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [27:25] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [23] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [14:13] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [6] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [1:0] } = { $memory\instruction_memory$rdmux[0][8][30]$a$10086 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [20] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [24] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [20] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [20] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [12] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [12] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][61]$10946:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][61]$a$10947, B=$memory\instruction_memory$rdmux[0][9][61]$b$10948, Y=$memory\instruction_memory$rdmux[0][8][30]$b$10087
      New ports: A={ $memory\instruction_memory$rdmux[0][9][61]$a$10947 [11] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [18:17] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [15] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [12:10] 1'0 $memory\instruction_memory$rdmux[0][9][61]$a$10947 [8:7] 2'10 }, B={ $memory\instruction_memory$rdmux[0][9][61]$b$10948 [19:18] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [15] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [4] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [15] 1'0 $memory\instruction_memory$rdmux[0][9][61]$b$10948 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [4] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [9:7] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [4] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][30]$b$10087 [19:15] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [12:7] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [4] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$b$10087 [31:20] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [14:13] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [6:5] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [3] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] 1'0 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] 1'0 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [12] 4'0000 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [12] 1'0 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][62]$10949:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][62]$a$10950, B=$memory\instruction_memory$rdmux[0][9][62]$b$10951, Y=$memory\instruction_memory$rdmux[0][8][31]$a$10089
      New ports: A={ $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$10950 [18:16] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [4] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [7] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [4] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [19:18] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [16] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [10:9] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [7] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$a$10089 [24] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [19:16] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [10:9] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [7] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$a$10089 [31:25] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [23:20] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [15:11] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [8] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [6:5] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [3] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] 1'0 $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] 1'0 $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] 9'000000000 $memory\instruction_memory$rdmux[0][8][31]$a$10089 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][63]$10952:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][63]$a$10953, B=$memory\instruction_memory$rdmux[0][9][63]$b$10954, Y=$memory\instruction_memory$rdmux[0][8][31]$b$10090
      New ports: A={ $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [24] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [15] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [16] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [16] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [12] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [16:15] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10953 [12] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [7] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [5:4] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] $memory\instruction_memory$rdmux[0][9][63]$a$10953 [2] }, B={ $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [25] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [20] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [20] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [18] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [20] 1'0 $memory\instruction_memory$rdmux[0][9][63]$b$10954 [18] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [5] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [15] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [6] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [6] 1'1 $memory\instruction_memory$rdmux[0][9][63]$b$10954 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10954 [8:4] 1'0 $memory\instruction_memory$rdmux[0][9][63]$b$10954 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$b$10090 [27] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [25:15] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [13:12] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$b$10090 [31:28] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [26] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [14] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [11] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [1:0] } = { $memory\instruction_memory$rdmux[0][8][31]$b$10090 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [27] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][64]$10955:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][64]$a$10956, B=$memory\instruction_memory$rdmux[0][9][64]$b$10957, Y=$memory\instruction_memory$rdmux[0][8][32]$a$10092
      New ports: A={ $memory\instruction_memory$rdmux[0][9][64]$a$10956 [24] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [5] 2'01 $memory\instruction_memory$rdmux[0][9][64]$a$10956 [8] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [15] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [13] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [13:11] $memory\instruction_memory$rdmux[0][9][64]$a$10956 [8] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10956 [5] }, B={ $memory\instruction_memory$rdmux[0][9][64]$b$10957 [14] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [22:21] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [16] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [16] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [8] $memory\instruction_memory$rdmux[0][9][64]$b$10957 [14:12] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10957 [8] 1'1 $memory\instruction_memory$rdmux[0][9][64]$b$10957 [5] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$a$10092 [24] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [22:21] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [17:11] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [8:7] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$a$10092 [31:25] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [23] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [20:18] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [10:9] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [6] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][8][32]$a$10092 [5] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [13] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [11] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [17] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][65]$10958:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][65]$a$10959, B=$memory\instruction_memory$rdmux[0][9][65]$b$10960, Y=$memory\instruction_memory$rdmux[0][8][32]$b$10093
      New ports: A={ $memory\instruction_memory$rdmux[0][9][65]$a$10959 [24] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [14] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [22] 2'10 $memory\instruction_memory$rdmux[0][9][65]$a$10959 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [12] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [15:14] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [5] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [12] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [8] $memory\instruction_memory$rdmux[0][9][65]$a$10959 [8] 2'00 $memory\instruction_memory$rdmux[0][9][65]$a$10959 [5] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][65]$b$10960 [22] 1'0 $memory\instruction_memory$rdmux[0][9][65]$b$10960 [20] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [14:13] 1'1 $memory\instruction_memory$rdmux[0][9][65]$b$10960 [9] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$b$10093 [24:20] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [17:12] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$b$10093 [31:25] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [19:18] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [11:10] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [3:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][8][32]$b$10093 [6] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][66]$10961:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][66]$a$10962, B=$memory\instruction_memory$rdmux[0][9][66]$b$10963, Y=$memory\instruction_memory$rdmux[0][8][33]$a$10095
      New ports: A={ $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9:8] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [23] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [18] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [4] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [5] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [6] 2'01 $memory\instruction_memory$rdmux[0][9][66]$a$10962 [9:4] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][66]$b$10963 [23] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10963 [18] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][66]$b$10963 [8] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5] $memory\instruction_memory$rdmux[0][9][66]$b$10963 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$a$10095 [26] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [24:21] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [19:18] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [16:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$a$10095 [31:27] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [25] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [20] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [17] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][8][33]$a$10095 [24] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [8] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [16] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][67]$10964:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][67]$a$10965, B=$memory\instruction_memory$rdmux[0][9][67]$b$10966, Y=$memory\instruction_memory$rdmux[0][8][33]$b$10096
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][67]$a$10965 [10] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10965 [20] 1'1 $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [11] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10965 [9] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [11:9] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [7] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [7] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5] $memory\instruction_memory$rdmux[0][9][67]$a$10965 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][67]$b$10966 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [16] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [20] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [20] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [20] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [18] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [16:15] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [12] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [12] 2'01 $memory\instruction_memory$rdmux[0][9][67]$b$10966 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$10966 [5] 1'1 $memory\instruction_memory$rdmux[0][9][67]$b$10966 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$b$10096 [28:27] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [22:20] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [16:4] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$b$10096 [31:29] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [26:25] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [23] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [19] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [3] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [1:0] } = { $memory\instruction_memory$rdmux[0][8][33]$b$10096 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [20] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10096 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][68]$10967:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][68]$a$10968, B=$memory\instruction_memory$rdmux[0][9][68]$b$10969, Y=$memory\instruction_memory$rdmux[0][8][34]$a$10098
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][68]$a$10968 [24] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [25:23] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [21] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [21:20] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [18] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [14] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [14] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$a$10968 [12] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [5] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [4] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [5] $memory\instruction_memory$rdmux[0][9][68]$a$10968 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][68]$b$10969 [5] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [21] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [17] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [21:20] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [17] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [17] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [5] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [12] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10969 [4] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [8:7] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [5:4] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][34]$a$10098 [30] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [27:20] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [18:17] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [15:11] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$a$10098 [31] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [29:28] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [19] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [16] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [10] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [3] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [1:0] } = { $memory\instruction_memory$rdmux[0][8][34]$a$10098 [2] 1'0 $memory\instruction_memory$rdmux[0][8][34]$a$10098 [2] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [2] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [4] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][69]$10970:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][69]$a$10971, B=$memory\instruction_memory$rdmux[0][9][69]$b$10972, Y=$memory\instruction_memory$rdmux[0][8][34]$b$10099
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [20] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5] 4'0000 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5:4] 1'1 $memory\instruction_memory$rdmux[0][9][69]$a$10971 [8:7] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5] $memory\instruction_memory$rdmux[0][9][69]$a$10971 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][69]$b$10972 [27] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [15] 2'11 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [5] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [18] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [15] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [13:12] 2'01 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [4] $memory\instruction_memory$rdmux[0][9][69]$b$10972 [4] 1'1 $memory\instruction_memory$rdmux[0][9][69]$b$10972 [6:4] }, Y={ $memory\instruction_memory$rdmux[0][8][34]$b$10099 [27] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [24:20] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [18] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [15:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$b$10099 [31:28] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [26:25] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [19] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [17:16] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [3:0] } = { $memory\instruction_memory$rdmux[0][8][34]$b$10099 [14] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [14] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10099 [14] 3'000 $memory\instruction_memory$rdmux[0][8][34]$b$10099 [6] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [11] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][6]$10781:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][6]$a$10782, B=$memory\instruction_memory$rdmux[0][9][6]$b$10783, Y=$memory\instruction_memory$rdmux[0][8][3]$a$10005
      New ports: A={ $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] 1'0 $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [20] 1'1 $memory\instruction_memory$rdmux[0][9][6]$a$10782 [4] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [4] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10782 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][6]$a$10782 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][6]$b$10783 [18] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [25] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [17] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [17] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [20] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [18:17] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [15] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [8] 1'1 $memory\instruction_memory$rdmux[0][9][6]$b$10783 [6:4] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][3]$a$10005 [27] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [25:23] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [21:20] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [18:17] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [15] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [8:4] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$a$10005 [31:28] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [26] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [22] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [19] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [16] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [14] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [12:9] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [3] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [1:0] } = { $memory\instruction_memory$rdmux[0][8][3]$a$10005 [25] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [27] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [27] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [25] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [21] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10005 [15] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [6] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [6] 2'01 $memory\instruction_memory$rdmux[0][8][3]$a$10005 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][70]$10973:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][70]$a$10974, B=$memory\instruction_memory$rdmux[0][9][70]$b$10975, Y=$memory\instruction_memory$rdmux[0][8][35]$a$10101
      New ports: A={ $memory\instruction_memory$rdmux[0][9][70]$a$10974 [23] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [4] 1'1 $memory\instruction_memory$rdmux[0][9][70]$a$10974 [16:15] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [8] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10974 [9:4] }, B={ $memory\instruction_memory$rdmux[0][9][70]$b$10975 [20] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [20] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [8] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [12] 2'01 $memory\instruction_memory$rdmux[0][9][70]$b$10975 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [8:7] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [5] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][35]$a$10101 [23] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [20] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [18] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [16:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$a$10101 [31:24] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [22:21] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [19] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [17] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][8][35]$a$10101 [10] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [13] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10101 [16] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][71]$10976:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][71]$a$10977, B=$memory\instruction_memory$rdmux[0][9][71]$b$10978, Y=$memory\instruction_memory$rdmux[0][8][35]$b$10102
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [5] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [23:20] 1'1 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [14] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [4] 1'1 $memory\instruction_memory$rdmux[0][9][71]$a$10977 [7] $memory\instruction_memory$rdmux[0][9][71]$a$10977 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][71]$b$10978 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21:20] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [21:20] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [4] $memory\instruction_memory$rdmux[0][9][71]$b$10978 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][35]$b$10102 [26:20] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [16] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [14] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [12] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [10] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [5:4] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$b$10102 [31:27] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [19:17] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [15] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [13] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [11] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [9:8] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [6] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [3] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [1:0] } = { $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] 1'0 $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [24] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [16] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [16] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [12] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] 1'0 $memory\instruction_memory$rdmux[0][8][35]$b$10102 [4] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [4] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [5] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][72]$10979:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][72]$a$10980, B=$memory\instruction_memory$rdmux[0][9][72]$b$10981, Y=$memory\instruction_memory$rdmux[0][8][36]$a$10104
      New ports: A={ $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10980 [26] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [23] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [23] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [23] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10980 [20] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [15] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [8] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [8:7] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [2] }, B={ $memory\instruction_memory$rdmux[0][9][72]$b$10981 [25:24] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [24] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [25:24] 1'0 $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [16] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [9] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [9] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [4] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [7] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [5:4] $memory\instruction_memory$rdmux[0][9][72]$b$10981 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][36]$a$10104 [28:22] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [20] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [10:7] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [5:4] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$a$10104 [31:29] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [21] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [19:17] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [14:11] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [6] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [3] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [1:0] } = { $memory\instruction_memory$rdmux[0][8][36]$a$10104 [28] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [28] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [26] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10104 [15] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [5] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][73]$10982:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][73]$a$10983, B=$memory\instruction_memory$rdmux[0][9][73]$b$10984, Y=$memory\instruction_memory$rdmux[0][8][36]$b$10105
      New ports: A={ $memory\instruction_memory$rdmux[0][9][73]$a$10983 [6] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [13] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [20] $memory\instruction_memory$rdmux[0][9][73]$a$10983 [18] 2'10 $memory\instruction_memory$rdmux[0][9][73]$a$10983 [13] 2'00 $memory\instruction_memory$rdmux[0][9][73]$a$10983 [10:9] 2'00 $memory\instruction_memory$rdmux[0][9][73]$a$10983 [6:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10984 [7] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [12] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [18] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [14] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [14] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$10984 [12] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [9] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [4] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [9:7] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [5] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$10984 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][36]$b$10105 [26] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [23] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [20] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [18] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [14:4] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$b$10105 [31:27] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [25:24] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [22:21] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [19] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [17] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [15] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [3] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [2] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [11] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [12] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [7] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [12] 3'000 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][74]$10985:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][74]$a$10986, B=$memory\instruction_memory$rdmux[0][9][74]$b$10987, Y=$memory\instruction_memory$rdmux[0][8][37]$a$10107
      New ports: A={ $memory\instruction_memory$rdmux[0][9][74]$a$10986 [30] 2'00 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [22] 1'0 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [7] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [23:22] 1'1 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [5] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [5] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [5] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [6] 2'00 $memory\instruction_memory$rdmux[0][9][74]$a$10986 [6] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [4] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [4] $memory\instruction_memory$rdmux[0][9][74]$a$10986 [7:4] }, B={ $memory\instruction_memory$rdmux[0][9][74]$b$10987 [29] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [29:28] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$10987 [13:12] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [18] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [12] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [12] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$10987 [7] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [8:7] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [5] $memory\instruction_memory$rdmux[0][9][74]$b$10987 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][37]$a$10107 [30:27] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [25:21] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [18:16] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [14:11] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$a$10107 [31] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [26] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [20:19] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [15] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [10] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [3:0] } = { $memory\instruction_memory$rdmux[0][8][37]$a$10107 [29] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [25] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [13] 1'0 $memory\instruction_memory$rdmux[0][8][37]$a$10107 [5] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][75]$10988:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][75]$a$10989, B=$memory\instruction_memory$rdmux[0][9][75]$b$10990, Y=$memory\instruction_memory$rdmux[0][8][37]$b$10108
      New ports: A={ $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$10989 [22] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [18] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [16] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$10989 [8] 1'0 $memory\instruction_memory$rdmux[0][9][75]$a$10989 [5] 2'10 $memory\instruction_memory$rdmux[0][9][75]$a$10989 [2] }, B={ $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] 6'000000 $memory\instruction_memory$rdmux[0][9][75]$b$10990 [8:7] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [4] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] $memory\instruction_memory$rdmux[0][9][75]$b$10990 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][37]$b$10108 [24:22] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [13:12] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [8:7] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$b$10108 [31:25] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [21:19] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [17] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [15:14] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [11:9] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [6] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [1:0] } = { $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10108 [13] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10108 [4] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [8] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][76]$10991:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][76]$a$10992, B=$memory\instruction_memory$rdmux[0][9][76]$b$10993, Y=$memory\instruction_memory$rdmux[0][8][38]$a$10110
      New ports: A={ $memory\instruction_memory$rdmux[0][9][76]$a$10992 [31] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] 1'1 $memory\instruction_memory$rdmux[0][9][76]$a$10992 [18] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [16] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [12] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [8] 1'0 $memory\instruction_memory$rdmux[0][9][76]$a$10992 [5] $memory\instruction_memory$rdmux[0][9][76]$a$10992 [2] }, B={ $memory\instruction_memory$rdmux[0][9][76]$b$10993 [31] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [25] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [23] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [8] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [16] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [13:12] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [8:7] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [5] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$a$10110 [31] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [25] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [23] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [18] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [13:12] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [5] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$a$10110 [30:26] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [24] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [22:19] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [17] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [15:14] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [11:9] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [6] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [4:3] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [1:0] } = { $memory\instruction_memory$rdmux[0][8][38]$a$10110 [25] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [25] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [25] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [25] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [25] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [18] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10110 [7] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [7] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [13] 2'01 $memory\instruction_memory$rdmux[0][8][38]$a$10110 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][77]$10994:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][77]$a$10995, B=$memory\instruction_memory$rdmux[0][9][77]$b$10996, Y=$memory\instruction_memory$rdmux[0][8][38]$b$10111
      New ports: A={ $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [24] 1'1 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [22] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [20] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [20] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$10995 [4] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [13:12] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [4] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [7] $memory\instruction_memory$rdmux[0][9][77]$a$10995 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$10996 [12] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [23] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [12] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [4] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [12] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [5] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][77]$b$10996 [7] $memory\instruction_memory$rdmux[0][9][77]$b$10996 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25:20] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [15:12] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [10] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [7] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$b$10111 [31:26] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [19:16] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [9:8] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [3:0] } = { $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10111 [4] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10111 [13] 2'00 $memory\instruction_memory$rdmux[0][8][38]$b$10111 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][78]$10997:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][78]$a$10998, B=$memory\instruction_memory$rdmux[0][9][78]$b$10999, Y=$memory\instruction_memory$rdmux[0][8][39]$a$10113
      New ports: A={ $memory\instruction_memory$rdmux[0][9][78]$a$10998 [21] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [16] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [21] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [21] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [18] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [16] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [2] $memory\instruction_memory$rdmux[0][9][78]$a$10998 [10] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [8] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$10998 [2] }, B={ $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [7] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [23:22] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [15] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [7] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [5:4] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][39]$a$10113 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [24:21] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [18:15] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [10:7] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$a$10113 [31] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [29:25] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [20:19] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [14:11] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [6] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][8][39]$a$10113 [3] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [22] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [3] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [3] 6'000000 $memory\instruction_memory$rdmux[0][8][39]$a$10113 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][79]$11000:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][79]$a$11001, B=$memory\instruction_memory$rdmux[0][9][79]$b$11002, Y=$memory\instruction_memory$rdmux[0][8][39]$b$10114
      New ports: A={ $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [27] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [4] 1'1 $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [16] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [4] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [16] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [16] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [11] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [4] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [4] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][79]$b$11002 [15] 2'00 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [5] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [20] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [21:20] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [5] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [15:14] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [12] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [7] $memory\instruction_memory$rdmux[0][9][79]$b$11002 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11002 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][8][39]$b$10114 [30] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [27] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [24:20] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [18] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [16:14] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [12:11] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$b$10114 [31] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [29:28] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [26:25] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [19] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [17] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [13] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [10] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [3:0] } = { $memory\instruction_memory$rdmux[0][8][39]$b$10114 [11] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [11] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [11] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [11] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [6] 1'0 $memory\instruction_memory$rdmux[0][8][39]$b$10114 [15] 1'0 $memory\instruction_memory$rdmux[0][8][39]$b$10114 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][7]$10784:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][7]$a$10785, B=$memory\instruction_memory$rdmux[0][9][7]$b$10786, Y=$memory\instruction_memory$rdmux[0][8][3]$b$10006
      New ports: A={ $memory\instruction_memory$rdmux[0][9][7]$a$10785 [28] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [9] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [24] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [9] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [4] 1'0 $memory\instruction_memory$rdmux[0][9][7]$a$10785 [5:4] $memory\instruction_memory$rdmux[0][9][7]$a$10785 [2] }, B={ $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] 1'0 $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [20] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10786 [4] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [13] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10786 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10786 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][3]$b$10006 [28] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [25:24] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [22:20] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [18] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [15] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [13] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [5:4] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$b$10006 [31:29] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [27:26] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [23] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [19] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [17:16] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [14] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [12:10] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [6] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [3] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [1:0] } = { $memory\instruction_memory$rdmux[0][8][3]$b$10006 [28] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [28] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [28] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [25] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [25] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [21] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10006 [15] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [15] 3'000 $memory\instruction_memory$rdmux[0][8][3]$b$10006 [8] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [2] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][80]$11003:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][80]$a$11004, B=$memory\instruction_memory$rdmux[0][9][80]$b$11005, Y=$memory\instruction_memory$rdmux[0][8][40]$a$10116
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][9][80]$a$11004 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [5:4] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [14] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [6] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [6] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [14:12] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [7:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [24] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [22] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [18] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [18] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [18:17] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [7] 2'00 $memory\instruction_memory$rdmux[0][9][80]$b$11005 [12] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11005 [7] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11005 [5] 1'1 $memory\instruction_memory$rdmux[0][9][80]$b$11005 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][40]$a$10116 [26] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [24] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [22:20] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [18:16] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [14:12] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [9] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [7:4] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$a$10116 [31:27] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [25] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [23] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [19] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [11:10] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [8] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [3] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [1:0] } = { $memory\instruction_memory$rdmux[0][8][40]$a$10116 [26] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [26] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [26] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [26] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [26] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [24] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [21] 1'0 $memory\instruction_memory$rdmux[0][8][40]$a$10116 [6] 2'01 $memory\instruction_memory$rdmux[0][8][40]$a$10116 [7] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][81]$11006:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][81]$a$11007, B=$memory\instruction_memory$rdmux[0][9][81]$b$11008, Y=$memory\instruction_memory$rdmux[0][8][40]$b$10117
      New ports: A={ $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [23] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [8] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [8] 1'1 $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] 1'0 $memory\instruction_memory$rdmux[0][9][81]$a$11007 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [8] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [6:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [9] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [9] 1'0 $memory\instruction_memory$rdmux[0][9][81]$b$11008 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [9:8] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5] $memory\instruction_memory$rdmux[0][9][81]$b$11008 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][40]$b$10117 [25] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [23] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [21:20] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [18] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [15] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [13:11] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [9:8] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$b$10117 [31:26] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [24] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [22] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [19] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [17:16] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [14] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [10] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [7] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][8][40]$b$10117 [4] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10117 [15] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [6] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [13] 1'1 $memory\instruction_memory$rdmux[0][8][40]$b$10117 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][82]$11009:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][82]$a$11010, B=$memory\instruction_memory$rdmux[0][9][82]$b$11011, Y=$memory\instruction_memory$rdmux[0][8][41]$a$10119
      New ports: A={ $memory\instruction_memory$rdmux[0][9][82]$a$11010 [30] 2'00 $memory\instruction_memory$rdmux[0][9][82]$a$11010 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [8] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [16] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [12] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [13:12] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [6] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11010 [8:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [13] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [17] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [21] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [14] 1'1 $memory\instruction_memory$rdmux[0][9][82]$b$11011 [17] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [13] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [15:13] 2'10 $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [4] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][41]$a$10119 [30] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [26:20] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [18:11] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$a$10119 [31] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [29:27] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [19] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [10] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [3] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [1:0] } = { $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [4] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][83]$11012:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][83]$a$11013, B=$memory\instruction_memory$rdmux[0][9][83]$b$11014, Y=$memory\instruction_memory$rdmux[0][8][41]$b$10120
      New ports: A={ $memory\instruction_memory$rdmux[0][9][83]$a$11013 [25] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [18] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [4] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11013 [8] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11013 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11013 [5:2] }, B={ 4'0000 $memory\instruction_memory$rdmux[0][9][83]$b$11014 [7] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [15] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [7] 1'1 $memory\instruction_memory$rdmux[0][9][83]$b$11014 [9:7] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11014 [5:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][8][41]$b$10120 [25] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [23:20] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [18] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [16:15] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [12] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$b$10120 [31:26] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [24] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [19] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [17] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [14:13] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [11] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [1:0] } = { $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [25] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [25] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [3] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [6] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [12] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][84]$11015:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][84]$a$11016, B=$memory\instruction_memory$rdmux[0][9][84]$b$11017, Y=$memory\instruction_memory$rdmux[0][8][42]$a$10122
      New ports: A={ $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [6] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [22] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [20] 1'1 $memory\instruction_memory$rdmux[0][9][84]$a$11016 [17:16] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [7] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [14] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [12] 1'1 $memory\instruction_memory$rdmux[0][9][84]$a$11016 [9:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [14] 2'00 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [16] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [16:14] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [9] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [9] 2'00 $memory\instruction_memory$rdmux[0][9][84]$b$11017 [5] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [5:4] $memory\instruction_memory$rdmux[0][9][84]$b$11017 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$a$10122 [27] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [25] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [22] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [20] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [18:14] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [12] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [10:4] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$a$10122 [31:28] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [26] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [24:23] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [21] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [19] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [13] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [11] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [3] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [1:0] } = { $memory\instruction_memory$rdmux[0][8][42]$a$10122 [27] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [27] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [27] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [27] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [25] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10122 [22] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][85]$11018:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][85]$a$11019, B=$memory\instruction_memory$rdmux[0][9][85]$b$11020, Y=$memory\instruction_memory$rdmux[0][8][42]$b$10123
      New ports: A={ $memory\instruction_memory$rdmux[0][9][85]$a$11019 [25] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [21:20] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [18] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [5] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [16] 5'00001 $memory\instruction_memory$rdmux[0][9][85]$a$11019 [9:7] $memory\instruction_memory$rdmux[0][9][85]$a$11019 [5:4] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [22] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [13] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [7] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [13] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [4] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [9] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11020 [7] $memory\instruction_memory$rdmux[0][9][85]$b$11020 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$b$10123 [25:20] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [18:12] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [10:7] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$b$10123 [31:26] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [19] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [11] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [6] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [3:0] } = { $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] 1'0 $memory\instruction_memory$rdmux[0][8][42]$b$10123 [5] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][86]$11021:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][86]$a$11022, B=$memory\instruction_memory$rdmux[0][9][86]$b$11023, Y=$memory\instruction_memory$rdmux[0][8][43]$a$10125
      New ports: A={ $memory\instruction_memory$rdmux[0][9][86]$a$11022 [7] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [5] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [5] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [6] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [6] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11022 [11:10] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [6] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [4] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [7:4] }, B={ $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [6] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [8] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [4] 1'1 $memory\instruction_memory$rdmux[0][9][86]$b$11023 [9:7] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [4] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [8] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [9] 2'01 $memory\instruction_memory$rdmux[0][9][86]$b$11023 [9:4] }, Y={ $memory\instruction_memory$rdmux[0][8][43]$a$10125 [30] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [23] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [20] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [18:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][43]$a$10125 [31] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [29:26] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [24] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [22:21] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [19] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [3:0] } = { $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10125 [16] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [11] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][87]$11024:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][87]$a$11025, B=$memory\instruction_memory$rdmux[0][9][87]$b$11026, Y=$memory\instruction_memory$rdmux[0][8][43]$b$10126
      New ports: A={ $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] 1'0 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [16] 1'1 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [3] 1'0 $memory\instruction_memory$rdmux[0][9][87]$a$11025 [9:7] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [2] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [2] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [7] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [2] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [6] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [11] 1'0 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] $memory\instruction_memory$rdmux[0][9][87]$b$11026 [7:6] 1'1 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [4] 1'0 $memory\instruction_memory$rdmux[0][9][87]$b$11026 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][43]$b$10126 [30] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [21:20] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [17:15] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [12:11] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][43]$b$10126 [31] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [29:22] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [19:18] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [14:13] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [10] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [1:0] } = { $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] 1'0 $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [21] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [16] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [12] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][88]$11027:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][88]$a$11028, B=$memory\instruction_memory$rdmux[0][9][88]$b$11029, Y=$memory\instruction_memory$rdmux[0][8][44]$a$10128
      New ports: A={ $memory\instruction_memory$rdmux[0][9][88]$a$11028 [5] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [23:22] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [5] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [15] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] 1'0 $memory\instruction_memory$rdmux[0][9][88]$a$11028 [9:7] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [5:4] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] $memory\instruction_memory$rdmux[0][9][88]$a$11028 [2] }, B={ $memory\instruction_memory$rdmux[0][9][88]$b$11029 [8] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [8] 2'00 $memory\instruction_memory$rdmux[0][9][88]$b$11029 [15] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [11] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [11] $memory\instruction_memory$rdmux[0][9][88]$b$11029 [9:4] 1'0 $memory\instruction_memory$rdmux[0][9][88]$b$11029 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][44]$a$10128 [30] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [23:22] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [20] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [15:14] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [11] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][44]$a$10128 [31] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [29:24] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [21] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [19:16] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [13:12] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [10] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [1:0] } = { $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] 2'00 $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [14] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [2] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [14] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][89]$11030:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][89]$a$11031, B=$memory\instruction_memory$rdmux[0][9][89]$b$11032, Y=$memory\instruction_memory$rdmux[0][8][44]$b$10129
      New ports: A={ $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] 1'0 $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] 1'0 $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [16:14] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [11:10] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [3] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [5] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [5:2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [11] 1'0 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [20] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [6] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [11] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [7:6] 1'1 $memory\instruction_memory$rdmux[0][9][89]$b$11032 [4] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] $memory\instruction_memory$rdmux[0][9][89]$b$11032 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][44]$b$10129 [30] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [27] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [24:23] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [21:20] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [16:14] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12:10] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [7:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][44]$b$10129 [31] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [29:28] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [26:25] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [22] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [19:17] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [13] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [9:8] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [1:0] } = { $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12] 1'0 $memory\instruction_memory$rdmux[0][8][44]$b$10129 [3] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [16] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [2] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [3] 1'0 $memory\instruction_memory$rdmux[0][8][44]$b$10129 [4] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][8]$10787:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][8]$a$10788, B=$memory\instruction_memory$rdmux[0][9][8]$b$10789, Y=$memory\instruction_memory$rdmux[0][8][4]$a$10008
      New ports: A={ $memory\instruction_memory$rdmux[0][9][8]$a$10788 [18] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [17] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [17] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [20] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [18:17] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [15] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [15] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [13] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10788 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [8] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10788 [6:4] $memory\instruction_memory$rdmux[0][9][8]$a$10788 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10789 [22] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [22] 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10789 [15] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [15] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [16:15] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [13] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [4] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [4] $memory\instruction_memory$rdmux[0][9][8]$b$10789 [7] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10789 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][4]$a$10008 [27:25] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [22:20] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [18:15] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [10:4] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$a$10008 [31:28] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [24:23] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [19] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [14] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [12:11] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [3] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [1:0] } = { $memory\instruction_memory$rdmux[0][8][4]$a$10008 [26] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [27] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [27:26] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [20] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [22] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10008 [6] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][90]$11033:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][90]$a$11034, B=$memory\instruction_memory$rdmux[0][9][90]$b$11035, Y=$memory\instruction_memory$rdmux[0][8][45]$a$10131
      New ports: A={ $memory\instruction_memory$rdmux[0][9][90]$a$11034 [30] 2'00 $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [20] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [20] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [16:15] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [12] 1'0 $memory\instruction_memory$rdmux[0][9][90]$a$11034 [10] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [7] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [7:6] 1'1 $memory\instruction_memory$rdmux[0][9][90]$a$11034 [4] $memory\instruction_memory$rdmux[0][9][90]$a$11034 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][90]$b$11035 [25] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [20] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [20] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [21:20] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [2] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [6] 2'11 $memory\instruction_memory$rdmux[0][9][90]$b$11035 [7:4] $memory\instruction_memory$rdmux[0][9][90]$b$11035 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][45]$a$10131 [30] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [25:24] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [22:20] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [16:15] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [13:9] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [7:4] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][45]$a$10131 [31] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [29:26] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [23] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [19:17] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [14] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [8] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [3] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][45]$a$10131 [24] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [22:21] 1'0 $memory\instruction_memory$rdmux[0][8][45]$a$10131 [13] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [15] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [13] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][91]$11036:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][91]$a$11037, B=$memory\instruction_memory$rdmux[0][9][91]$b$11038, Y=$memory\instruction_memory$rdmux[0][8][45]$b$10132
      New ports: A={ $memory\instruction_memory$rdmux[0][9][91]$a$11037 [30] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [4] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [5] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [20] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [17] 1'1 $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [14] 2'01 $memory\instruction_memory$rdmux[0][9][91]$a$11037 [7] 1'0 $memory\instruction_memory$rdmux[0][9][91]$a$11037 [5:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][91]$b$11038 [17:16] 2'00 $memory\instruction_memory$rdmux[0][9][91]$b$11038 [17:14] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [12] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [7:6] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [2] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [4] $memory\instruction_memory$rdmux[0][9][91]$b$11038 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][45]$b$10132 [30] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [23] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [21:20] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [17:14] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [12] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [8:4] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][45]$b$10132 [31] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [29:27] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [25:24] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [22] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [19:18] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [13] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [11:9] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [3] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][45]$b$10132 [26] 2'00 $memory\instruction_memory$rdmux[0][8][45]$b$10132 [20] 1'0 $memory\instruction_memory$rdmux[0][8][45]$b$10132 [16] 2'00 $memory\instruction_memory$rdmux[0][8][45]$b$10132 [8:7] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][92]$11039:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][92]$a$11040, B=$memory\instruction_memory$rdmux[0][9][92]$b$11041, Y=$memory\instruction_memory$rdmux[0][8][46]$a$10134
      New ports: A={ $memory\instruction_memory$rdmux[0][9][92]$a$11040 [9] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [4] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [5] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [20] $memory\instruction_memory$rdmux[0][9][92]$a$11040 [17:16] 1'0 $memory\instruction_memory$rdmux[0][9][92]$a$11040 [14] 2'00 $memory\instruction_memory$rdmux[0][9][92]$a$11040 [9] 3'100 $memory\instruction_memory$rdmux[0][9][92]$a$11040 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][92]$b$11041 [24] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] 1'0 $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [15] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [13:12] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [9] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [6] 1'1 $memory\instruction_memory$rdmux[0][9][92]$b$11041 [4] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][46]$a$10134 [24:23] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [21:20] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [17:12] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [9:4] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][46]$a$10134 [31:25] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [22] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [19:18] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [11:10] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [3] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][8][46]$a$10134 [17] 4'0000 $memory\instruction_memory$rdmux[0][8][46]$a$10134 [13] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [20] 1'0 $memory\instruction_memory$rdmux[0][8][46]$a$10134 [16] 1'0 $memory\instruction_memory$rdmux[0][8][46]$a$10134 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][93]$11042:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][93]$a$11043, B=$memory\instruction_memory$rdmux[0][9][93]$b$11044, Y=$memory\instruction_memory$rdmux[0][8][46]$b$10135
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [12] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [4] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [5] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [5] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] 1'1 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [14] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [12] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] 1'1 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [7] 1'0 $memory\instruction_memory$rdmux[0][9][93]$a$11043 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] 2'00 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [23] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] 1'0 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [16] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [6] 1'0 $memory\instruction_memory$rdmux[0][9][93]$b$11044 [7] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [9] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [4] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [7:4] $memory\instruction_memory$rdmux[0][9][93]$b$11044 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][46]$b$10135 [30] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [26] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [24:23] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [21:20] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [17:14] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [12] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [9:4] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][46]$b$10135 [31] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [29:27] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [25] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [22] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [19:18] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [13] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [11:10] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [3] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][46]$b$10135 [26] 1'0 $memory\instruction_memory$rdmux[0][8][46]$b$10135 [20] 1'0 $memory\instruction_memory$rdmux[0][8][46]$b$10135 [16] 2'00 $memory\instruction_memory$rdmux[0][8][46]$b$10135 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][94]$11045:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][94]$a$11046, B=$memory\instruction_memory$rdmux[0][9][94]$b$11047, Y=$memory\instruction_memory$rdmux[0][8][47]$a$10137
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [12] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [23] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [5] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [5] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] 1'1 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [14] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [12] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] 1'1 $memory\instruction_memory$rdmux[0][9][94]$a$11046 [7] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [5:4] 2'01 }, B={ $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [9] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] 1'0 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [16] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [2] 2'00 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [9] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [4] 1'0 $memory\instruction_memory$rdmux[0][9][94]$b$11047 [5:4] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [2] $memory\instruction_memory$rdmux[0][9][94]$b$11047 [0] }, Y={ $memory\instruction_memory$rdmux[0][8][47]$a$10137 [30] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [24:23] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [21:20] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [17:14] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [12] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [9:7] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [5:4] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [2] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][8][47]$a$10137 [31] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [29:25] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [22] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [19:18] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [13] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [11:10] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [6] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [3] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [1] } = { 3'000 $memory\instruction_memory$rdmux[0][8][47]$a$10137 [7] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [7] 1'0 $memory\instruction_memory$rdmux[0][8][47]$a$10137 [20] 1'0 $memory\instruction_memory$rdmux[0][8][47]$a$10137 [16] 2'00 $memory\instruction_memory$rdmux[0][8][47]$a$10137 [8] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [2] 1'0 $memory\instruction_memory$rdmux[0][8][47]$a$10137 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][9]$10790:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][9]$a$10791, B=$memory\instruction_memory$rdmux[0][9][9]$b$10792, Y=$memory\instruction_memory$rdmux[0][8][4]$b$10009
      New ports: A={ $memory\instruction_memory$rdmux[0][9][9]$a$10791 [26:24] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10791 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10791 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [4] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10791 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10791 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10792 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [22] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [23:22] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [11] 1'1 $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [7] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10792 [5:4] $memory\instruction_memory$rdmux[0][9][9]$b$10792 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26:22] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [11:10] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [8:4] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$b$10009 [31:27] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [21:17] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [15:14] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [12] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [9] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [3] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [1:0] } = { $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10009 [6] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][10]$10025:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][10]$a$10026, B=$memory\instruction_memory$rdmux[0][8][10]$b$10027, Y=$memory\instruction_memory$rdmux[0][7][5]$a$9627
      New ports: A={ $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [22] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [22] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [22:15] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [3] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [11:7] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [2] $memory\instruction_memory$rdmux[0][8][10]$a$10026 [4:2] }, B={ $memory\instruction_memory$rdmux[0][8][10]$b$10027 [30:26] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [24] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [22:21] 1'1 $memory\instruction_memory$rdmux[0][8][10]$b$10027 [16] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10027 [17:15] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [13:7] $memory\instruction_memory$rdmux[0][8][10]$b$10027 [5:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][7][5]$a$9627 [30:24] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [22:15] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [13:7] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$a$9627 [31] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [23] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [14] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [6] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [1:0] } = { $memory\instruction_memory$rdmux[0][7][5]$a$9627 [30] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [22] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [12] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][11]$10028:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][11]$a$10029, B=$memory\instruction_memory$rdmux[0][8][11]$b$10030, Y=$memory\instruction_memory$rdmux[0][7][5]$b$9628
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][8][11]$a$10029 [23] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [10] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [13] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [20] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10029 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10029 [14:7] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10029 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][11]$b$10030 [28:27] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [24:23] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [21] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [21:12] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [6] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [4] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [9:4] $memory\instruction_memory$rdmux[0][8][11]$b$10030 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][5]$b$9628 [28:27] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [24:4] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$b$9628 [31:29] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [26:25] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [3] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [1:0] } = { $memory\instruction_memory$rdmux[0][7][5]$b$9628 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [24] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [24] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][12]$10031:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][12]$a$10032, B=$memory\instruction_memory$rdmux[0][8][12]$b$10033, Y=$memory\instruction_memory$rdmux[0][7][6]$a$9630
      New ports: A={ $memory\instruction_memory$rdmux[0][8][12]$a$10032 [28] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [24] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [26] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [16] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [24:18] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [16] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10032 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10033 [27] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [23:20] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [5] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [5] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [11:7] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [5:4] $memory\instruction_memory$rdmux[0][8][12]$b$10033 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$a$9630 [28:18] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [16] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [5:4] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$a$9630 [31:29] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [17] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [15:14] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [6] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [3] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [13] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [13] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [13] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [5] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][13]$10034:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][13]$a$10035, B=$memory\instruction_memory$rdmux[0][8][13]$b$10036, Y=$memory\instruction_memory$rdmux[0][7][6]$b$9631
      New ports: A={ $memory\instruction_memory$rdmux[0][8][13]$a$10035 [12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [28:20] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [18] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [13:12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [12] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [13:7] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [5:4] $memory\instruction_memory$rdmux[0][8][13]$a$10035 [2] }, B={ $memory\instruction_memory$rdmux[0][8][13]$b$10036 [29] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [30:29] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [27] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [27] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [25:20] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [18] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [16:15] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [2] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [13:7] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [5:4] $memory\instruction_memory$rdmux[0][8][13]$b$10036 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$b$9631 [31:20] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [18] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [16:7] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [5:4] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$b$9631 [19] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [17] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [6] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [3] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$b$9631 [14] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [15] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [2] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][14]$10037:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][14]$a$10038, B=$memory\instruction_memory$rdmux[0][8][14]$b$10039, Y=$memory\instruction_memory$rdmux[0][7][7]$a$9633
      New ports: A={ $memory\instruction_memory$rdmux[0][8][14]$a$10038 [20] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [29] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [27] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [27:26] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [18] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [18] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [23:15] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [13] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [13:9] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [4] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [7] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [5:4] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [2] $memory\instruction_memory$rdmux[0][8][14]$a$10038 [2] }, B={ $memory\instruction_memory$rdmux[0][8][14]$b$10039 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [24] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [21] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [22:19] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [3] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [17:7] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [2] $memory\instruction_memory$rdmux[0][8][14]$b$10039 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$a$9633 [31] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [29:7] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$a$9633 [30] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [6] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$a$9633 [29] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][15]$10040:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][15]$a$10041, B=$memory\instruction_memory$rdmux[0][8][15]$b$10042, Y=$memory\instruction_memory$rdmux[0][7][7]$b$9634
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10041 [2] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [21] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [24:20] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [17] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [18:15] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [9] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [11:4] $memory\instruction_memory$rdmux[0][8][15]$a$10041 [2] }, B={ $memory\instruction_memory$rdmux[0][8][15]$b$10042 [15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [24] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [19:15] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [12:10] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10042 [8:7] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [4] $memory\instruction_memory$rdmux[0][8][15]$b$10042 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$b$9634 [31] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [27] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [25:15] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [12:4] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$b$9634 [30:28] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [26] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [14:13] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [3] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$b$9634 [27] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [27] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [21] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [23] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [9] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [9] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][16]$10043:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][16]$a$10044, B=$memory\instruction_memory$rdmux[0][8][16]$b$10045, Y=$memory\instruction_memory$rdmux[0][7][8]$a$9636
      New ports: A={ $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [28] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [21] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [23] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [21:19] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [5] 3'010 $memory\instruction_memory$rdmux[0][8][16]$a$10044 [13:9] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [4] $memory\instruction_memory$rdmux[0][8][16]$a$10044 [7:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][16]$b$10045 [5] 2'00 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [26] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [23] 1'0 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [20] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [17] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [18:15] 2'00 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [11] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [4] 1'0 $memory\instruction_memory$rdmux[0][8][16]$b$10045 [8:7] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [5:4] $memory\instruction_memory$rdmux[0][8][16]$b$10045 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][8]$a$9636 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [28:23] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [21:15] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [13:4] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$a$9636 [31] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [29] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [22] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [14] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [3] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [1:0] } = { $memory\instruction_memory$rdmux[0][7][8]$a$9636 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [25] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [21] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [13] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][17]$10046:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][17]$a$10047, B=$memory\instruction_memory$rdmux[0][8][17]$b$10048, Y=$memory\instruction_memory$rdmux[0][7][8]$b$9637
      New ports: A={ $memory\instruction_memory$rdmux[0][8][17]$a$10047 [29] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [29] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [27:22] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [20] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [20:15] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [13:9] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [7:4] $memory\instruction_memory$rdmux[0][8][17]$a$10047 [2] }, B={ $memory\instruction_memory$rdmux[0][8][17]$b$10048 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [24:23] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [21] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [21:18] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [15] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [16:11] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [4] $memory\instruction_memory$rdmux[0][8][17]$b$10048 [9:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][8]$b$9637 [30:29] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [27:4] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$b$9637 [31] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [28] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [3] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [1:0] } = { $memory\instruction_memory$rdmux[0][7][8]$b$9637 [25] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [25] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][18]$10049:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][18]$a$10050, B=$memory\instruction_memory$rdmux[0][8][18]$b$10051, Y=$memory\instruction_memory$rdmux[0][7][9]$a$9639
      New ports: A={ $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [30] 2'00 $memory\instruction_memory$rdmux[0][8][18]$a$10050 [24] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [21] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [22:19] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [5] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [17] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [5] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [6] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [11:4] $memory\instruction_memory$rdmux[0][8][18]$a$10050 [2] }, B={ $memory\instruction_memory$rdmux[0][8][18]$b$10051 [28] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [28] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [28:27] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [19] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [23:22] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [10] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [20:18] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [6] $memory\instruction_memory$rdmux[0][8][18]$b$10051 [16:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][9]$a$9639 [31:30] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [28:27] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [24:4] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$a$9639 [29] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [26:25] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [3] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [1:0] } = { $memory\instruction_memory$rdmux[0][7][9]$a$9639 [2] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9639 [2] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][19]$10052:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][19]$a$10053, B=$memory\instruction_memory$rdmux[0][8][19]$b$10054, Y=$memory\instruction_memory$rdmux[0][7][9]$b$9640
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][8][19]$a$10053 [25] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [25] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [23:20] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10053 [16] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [5] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [16] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [5] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [14:12] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10053 [10:9] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [4] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [7] $memory\instruction_memory$rdmux[0][8][19]$a$10053 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][19]$b$10054 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [25] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [25] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] 2'00 $memory\instruction_memory$rdmux[0][8][19]$b$10054 [12] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [19:15] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [12] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [13:7] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [4] $memory\instruction_memory$rdmux[0][8][19]$b$10054 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][9]$b$9640 [31] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [27:25] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [23:7] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [5:4] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$b$9640 [30:28] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [24] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [6] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [3] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [1:0] } = { $memory\instruction_memory$rdmux[0][7][9]$b$9640 [2] 1'0 $memory\instruction_memory$rdmux[0][7][9]$b$9640 [2] 1'0 $memory\instruction_memory$rdmux[0][7][9]$b$9640 [5] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][1]$9998:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][1]$a$9999, B=$memory\instruction_memory$rdmux[0][8][1]$b$10000, Y=$memory\instruction_memory$rdmux[0][7][0]$b$9613
      New ports: A={ $memory\instruction_memory$rdmux[0][8][1]$a$9999 [28] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [28] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [25] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [25] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [25:24] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [22:20] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [18] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [15] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [15] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [13] 1'0 $memory\instruction_memory$rdmux[0][8][1]$a$9999 [9] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [9:7] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [2] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [5:4] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [2] $memory\instruction_memory$rdmux[0][8][1]$a$9999 [2] }, B={ $memory\instruction_memory$rdmux[0][8][1]$b$10000 [27] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [25] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [27:24] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [22:20] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [18:17] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [15] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [10] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [8] $memory\instruction_memory$rdmux[0][8][1]$b$10000 [8:2] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$b$9613 [29:24] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [22:20] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [18:17] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [15] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [13:12] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$b$9613 [31:30] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [23] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [19] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [16] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [14] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [11] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [1:0] } = { $memory\instruction_memory$rdmux[0][7][0]$b$9613 [28] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [29] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [22] 1'0 $memory\instruction_memory$rdmux[0][7][0]$b$9613 [15] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][20]$10055:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][20]$a$10056, B=$memory\instruction_memory$rdmux[0][8][20]$b$10057, Y=$memory\instruction_memory$rdmux[0][7][10]$a$9642
      New ports: A={ $memory\instruction_memory$rdmux[0][8][20]$a$10056 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [28] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [24] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [22] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [22:20] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [15] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [18:12] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [8] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [10] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [8] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [8:7] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [4] $memory\instruction_memory$rdmux[0][8][20]$a$10056 [2] }, B={ $memory\instruction_memory$rdmux[0][8][20]$b$10057 [29] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [22] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [27] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [24] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [24:22] 1'0 $memory\instruction_memory$rdmux[0][8][20]$b$10057 [20] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [11:10] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [8:7] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [4] $memory\instruction_memory$rdmux[0][8][20]$b$10057 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][10]$a$9642 [29:27] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [25:7] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [4] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$a$9642 [31:30] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [26] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [6:5] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [3] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$a$9642 [13] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][21]$10058:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][21]$a$10059, B=$memory\instruction_memory$rdmux[0][8][21]$b$10060, Y=$memory\instruction_memory$rdmux[0][7][10]$b$9643
      New ports: A={ $memory\instruction_memory$rdmux[0][8][21]$a$10059 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [26:23] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [7] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [7] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [20] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [3] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [12] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [16] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [13:7] $memory\instruction_memory$rdmux[0][8][21]$a$10059 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [25:20] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [4] 1'0 $memory\instruction_memory$rdmux[0][8][21]$b$10060 [16] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [5] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [7] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [11:9] 1'0 $memory\instruction_memory$rdmux[0][8][21]$b$10060 [7] $memory\instruction_memory$rdmux[0][8][21]$b$10060 [5:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][7][10]$b$9643 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [18:16] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [13:7] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$b$9643 [31] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [29] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [27] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [19] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [15:14] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [6] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$b$9643 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [26] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [17] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [3] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [12] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][22]$10061:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][22]$a$10062, B=$memory\instruction_memory$rdmux[0][8][22]$b$10063, Y=$memory\instruction_memory$rdmux[0][7][11]$a$9645
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][22]$a$10062 [6] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [27:20] 1'0 $memory\instruction_memory$rdmux[0][8][22]$a$10062 [18] 1'0 $memory\instruction_memory$rdmux[0][8][22]$a$10062 [16:4] $memory\instruction_memory$rdmux[0][8][22]$a$10062 [2] }, B={ $memory\instruction_memory$rdmux[0][8][22]$b$10063 [28] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [28:27] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [25] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [25] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [16] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [23] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [21] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [21:19] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [10] $memory\instruction_memory$rdmux[0][8][22]$b$10063 [17:7] 1'0 $memory\instruction_memory$rdmux[0][8][22]$b$10063 [5] 1'1 $memory\instruction_memory$rdmux[0][8][22]$b$10063 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][11]$a$9645 [29:4] $memory\instruction_memory$rdmux[0][7][11]$a$9645 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$a$9645 [31:30] $memory\instruction_memory$rdmux[0][7][11]$a$9645 [3] $memory\instruction_memory$rdmux[0][7][11]$a$9645 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$a$9645 [29] $memory\instruction_memory$rdmux[0][7][11]$a$9645 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][23]$10064:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][23]$a$10065, B=$memory\instruction_memory$rdmux[0][8][23]$b$10066, Y=$memory\instruction_memory$rdmux[0][7][11]$b$9646
      New ports: A={ $memory\instruction_memory$rdmux[0][8][23]$a$10065 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [28:19] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [15] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [17:13] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [11] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [11:4] $memory\instruction_memory$rdmux[0][8][23]$a$10065 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][8][23]$b$10066 [6] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [6] 2'00 $memory\instruction_memory$rdmux[0][8][23]$b$10066 [17] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [23:17] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [13] $memory\instruction_memory$rdmux[0][8][23]$b$10066 [15:13] 1'0 $memory\instruction_memory$rdmux[0][8][23]$b$10066 [11:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][11]$b$9646 [29:4] $memory\instruction_memory$rdmux[0][7][11]$b$9646 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$b$9646 [31:30] $memory\instruction_memory$rdmux[0][7][11]$b$9646 [3] $memory\instruction_memory$rdmux[0][7][11]$b$9646 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$b$9646 [29] $memory\instruction_memory$rdmux[0][7][11]$b$9646 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][24]$10067:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][24]$a$10068, B=$memory\instruction_memory$rdmux[0][8][24]$b$10069, Y=$memory\instruction_memory$rdmux[0][7][12]$a$9648
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][24]$a$10068 [28:26] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [24:23] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [20] $memory\instruction_memory$rdmux[0][8][24]$a$10068 [21:15] 1'0 $memory\instruction_memory$rdmux[0][8][24]$a$10068 [13:4] 1'0 $memory\instruction_memory$rdmux[0][8][24]$a$10068 [2] }, B={ $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [24:20] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [18] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [3] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [16] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [13] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [3] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [11:7] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [3:2] $memory\instruction_memory$rdmux[0][8][24]$b$10069 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][7][12]$a$9648 [29:26] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [24:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$a$9648 [31:30] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [25] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$a$9648 [29] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [29] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [24] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][25]$10070:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][25]$a$10071, B=$memory\instruction_memory$rdmux[0][8][25]$b$10072, Y=$memory\instruction_memory$rdmux[0][7][12]$b$9649
      New ports: A={ $memory\instruction_memory$rdmux[0][8][25]$a$10071 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [26:25] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [20] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [23:18] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [9] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [16] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [14:12] 1'0 $memory\instruction_memory$rdmux[0][8][25]$a$10071 [10:9] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [4] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [7] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [5:4] $memory\instruction_memory$rdmux[0][8][25]$a$10071 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [25:23] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [7] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 2'00 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 1'1 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 2'10 $memory\instruction_memory$rdmux[0][8][25]$b$10072 [11:7] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] $memory\instruction_memory$rdmux[0][8][25]$b$10072 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][12]$b$9649 [31] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26:16] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [14:7] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [5:4] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$b$9649 [30:27] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [15] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [6] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [3] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [14] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][26]$10073:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][26]$a$10074, B=$memory\instruction_memory$rdmux[0][8][26]$b$10075, Y=$memory\instruction_memory$rdmux[0][7][13]$a$9651
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][8][26]$a$10074 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [25:24] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [22:19] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [11] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [17:15] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10074 [11:7] $memory\instruction_memory$rdmux[0][8][26]$a$10074 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10074 [2] }, B={ $memory\instruction_memory$rdmux[0][8][26]$b$10075 [19] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [28:26] 2'00 $memory\instruction_memory$rdmux[0][8][26]$b$10075 [21] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [21:18] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [12:7] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [5:4] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] $memory\instruction_memory$rdmux[0][8][26]$b$10075 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$a$9651 [29:24] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [22:15] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [12:7] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$a$9651 [31:30] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [23] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [14:13] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [6] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$a$9651 [28] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [28] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [22] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [3] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [3] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][27]$10076:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][27]$a$10077, B=$memory\instruction_memory$rdmux[0][8][27]$b$10078, Y=$memory\instruction_memory$rdmux[0][7][13]$b$9652
      New ports: A={ $memory\instruction_memory$rdmux[0][8][27]$a$10077 [28] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [28] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [25] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [25:22] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [16] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [20:19] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [15] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [17:15] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [12] $memory\instruction_memory$rdmux[0][8][27]$a$10077 [13:7] 1'0 $memory\instruction_memory$rdmux[0][8][27]$a$10077 [5] 2'10 $memory\instruction_memory$rdmux[0][8][27]$a$10077 [2] }, B={ $memory\instruction_memory$rdmux[0][8][27]$b$10078 [17] 1'0 $memory\instruction_memory$rdmux[0][8][27]$b$10078 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [5] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [24:23] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [21] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [21:7] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [5] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [5:4] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [2] $memory\instruction_memory$rdmux[0][8][27]$b$10078 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$b$9652 [29:28] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [26:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$b$9652 [31:30] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [27] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$b$9652 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [26] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][28]$10079:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][28]$a$10080, B=$memory\instruction_memory$rdmux[0][8][28]$b$10081, Y=$memory\instruction_memory$rdmux[0][7][14]$a$9654
      New ports: A={ $memory\instruction_memory$rdmux[0][8][28]$a$10080 [30:18] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [13:7] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [2] }, B={ $memory\instruction_memory$rdmux[0][8][28]$b$10081 [15] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [15] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [28:26] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [24] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [24:20] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [15] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [11:7] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [4] $memory\instruction_memory$rdmux[0][8][28]$b$10081 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][14]$a$9654 [30:18] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [16:15] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [13:7] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [5:4] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$a$9654 [31] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [17] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [14] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [6] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [3] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$a$9654 [29] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [2] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][29]$10082:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][29]$a$10083, B=$memory\instruction_memory$rdmux[0][8][29]$b$10084, Y=$memory\instruction_memory$rdmux[0][7][14]$b$9655
      New ports: A={ $memory\instruction_memory$rdmux[0][8][29]$a$10083 [30] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [24] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [24] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [24] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [10] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [22] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [10] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [20] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10083 [18] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10083 [16:15] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10083 [13:7] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10083 [2] }, B={ $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [28] 1'0 $memory\instruction_memory$rdmux[0][8][29]$b$10084 [2] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [25:24] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [22] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [22:19] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [2] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [17:13] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [11:7] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [5:4] $memory\instruction_memory$rdmux[0][8][29]$b$10084 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][14]$b$9655 [30:4] $memory\instruction_memory$rdmux[0][7][14]$b$9655 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$b$9655 [31] $memory\instruction_memory$rdmux[0][7][14]$b$9655 [3] $memory\instruction_memory$rdmux[0][7][14]$b$9655 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$b$9655 [29] $memory\instruction_memory$rdmux[0][7][14]$b$9655 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][2]$10001:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][2]$a$10002, B=$memory\instruction_memory$rdmux[0][8][2]$b$10003, Y=$memory\instruction_memory$rdmux[0][7][1]$a$9615
      New ports: A={ $memory\instruction_memory$rdmux[0][8][2]$a$10002 [23] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [27] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [13] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [25:22] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [20] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [15] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [13] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [11:7] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [5:4] $memory\instruction_memory$rdmux[0][8][2]$a$10002 [2] }, B={ $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [26:22] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [20] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [11:7] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [5:4] $memory\instruction_memory$rdmux[0][8][2]$b$10003 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$a$9615 [30] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [27:22] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [20] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [15] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [13] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [11:7] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [5:4] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$a$9615 [31] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [29:28] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [21] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [19:16] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [14] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [12] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [6] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [3] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [1:0] } = { $memory\instruction_memory$rdmux[0][7][1]$a$9615 [13] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [13] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [13] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [11] 1'0 $memory\instruction_memory$rdmux[0][7][1]$a$9615 [10] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [15] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [4] 2'00 $memory\instruction_memory$rdmux[0][7][1]$a$9615 [2] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][30]$10085:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][30]$a$10086, B=$memory\instruction_memory$rdmux[0][8][30]$b$10087, Y=$memory\instruction_memory$rdmux[0][7][15]$a$9657
      New ports: A={ $memory\instruction_memory$rdmux[0][8][30]$a$10086 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [20] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [24] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [24] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [22:15] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [12] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [12:7] $memory\instruction_memory$rdmux[0][8][30]$a$10086 [5:2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] 1'0 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [12] 3'000 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [19:15] 1'0 $memory\instruction_memory$rdmux[0][8][30]$b$10087 [12:7] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [4] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] $memory\instruction_memory$rdmux[0][8][30]$b$10087 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$a$9657 [30:26] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [24] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [22:15] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [13:7] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$a$9657 [31] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [25] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [23] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [14] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [6] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$a$9657 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [20] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [20] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [12] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][31]$10088:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][31]$a$10089, B=$memory\instruction_memory$rdmux[0][8][31]$b$10090, Y=$memory\instruction_memory$rdmux[0][7][15]$b$9658
      New ports: A={ $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] 1'0 $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [24] 4'0000 $memory\instruction_memory$rdmux[0][8][31]$a$10089 [19:16] 3'000 $memory\instruction_memory$rdmux[0][8][31]$a$10089 [10:9] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [7] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [2] }, B={ $memory\instruction_memory$rdmux[0][8][31]$b$10090 [27] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [25:15] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [13:12] $memory\instruction_memory$rdmux[0][8][31]$b$10090 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$b$9658 [27:15] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [13:12] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$b$9658 [31:28] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [14] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [11] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$b$9658 [26] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [26] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [27:26] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][32]$10091:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][32]$a$10092, B=$memory\instruction_memory$rdmux[0][8][32]$b$10093, Y=$memory\instruction_memory$rdmux[0][7][16]$a$9660
      New ports: A={ $memory\instruction_memory$rdmux[0][8][32]$a$10092 [24] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [5] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [22:21] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [13] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [11] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [17] $memory\instruction_memory$rdmux[0][8][32]$a$10092 [17:11] 1'1 $memory\instruction_memory$rdmux[0][8][32]$a$10092 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][32]$a$10092 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][8][32]$b$10093 [24:20] 2'01 $memory\instruction_memory$rdmux[0][8][32]$b$10093 [17:12] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [6] $memory\instruction_memory$rdmux[0][8][32]$b$10093 [9:4] }, Y={ $memory\instruction_memory$rdmux[0][7][16]$a$9660 [24:11] $memory\instruction_memory$rdmux[0][7][16]$a$9660 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$a$9660 [31:25] $memory\instruction_memory$rdmux[0][7][16]$a$9660 [10] $memory\instruction_memory$rdmux[0][7][16]$a$9660 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][7][16]$a$9660 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][33]$10094:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][33]$a$10095, B=$memory\instruction_memory$rdmux[0][8][33]$b$10096, Y=$memory\instruction_memory$rdmux[0][7][16]$b$9661
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][8][33]$a$10095 [26] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [24:21] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [8] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [19:18] $memory\instruction_memory$rdmux[0][8][33]$a$10095 [16:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][33]$b$10096 [28:27] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [20] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [22:20] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10096 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [16:4] $memory\instruction_memory$rdmux[0][8][33]$b$10096 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][16]$b$9661 [28:26] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [24:18] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [16:4] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$b$9661 [31:29] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [25] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [17] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [3] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [1:0] } = { $memory\instruction_memory$rdmux[0][7][16]$b$9661 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [24] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][34]$10097:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][34]$a$10098, B=$memory\instruction_memory$rdmux[0][8][34]$b$10099, Y=$memory\instruction_memory$rdmux[0][7][17]$a$9663
      New ports: A={ $memory\instruction_memory$rdmux[0][8][34]$a$10098 [30] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [2] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [27:20] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [18:17] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [15:11] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [4] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10098 [2] }, B={ $memory\instruction_memory$rdmux[0][8][34]$b$10099 [14] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [14] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [27] 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10099 [24:20] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [18] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [6] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [11] $memory\instruction_memory$rdmux[0][8][34]$b$10099 [15:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][17]$a$9663 [30] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [18:4] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$a$9663 [31] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [29] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [19] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [3] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$a$9663 [28] 1'0 $memory\instruction_memory$rdmux[0][7][17]$a$9663 [2] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][35]$10100:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][35]$a$10101, B=$memory\instruction_memory$rdmux[0][8][35]$b$10102, Y=$memory\instruction_memory$rdmux[0][7][17]$b$9664
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][8][35]$a$10101 [23] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [10] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [13] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [20] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [18] $memory\instruction_memory$rdmux[0][8][35]$a$10101 [16:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][35]$b$10102 [26:20] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [16] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [16] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [12] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [14] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [12] 1'0 $memory\instruction_memory$rdmux[0][8][35]$b$10102 [10] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [4] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [4] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [5] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [5:4] $memory\instruction_memory$rdmux[0][8][35]$b$10102 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][17]$b$9664 [26:20] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [18] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [16:4] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$b$9664 [31:27] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [19] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [17] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [3] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] 1'0 $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [24] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [16] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][36]$10103:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][36]$a$10104, B=$memory\instruction_memory$rdmux[0][8][36]$b$10105, Y=$memory\instruction_memory$rdmux[0][7][18]$a$9666
      New ports: A={ $memory\instruction_memory$rdmux[0][8][36]$a$10104 [26] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [28:22] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10104 [20] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [5] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10104 [10:7] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [5:4] $memory\instruction_memory$rdmux[0][8][36]$a$10104 [2] }, B={ $memory\instruction_memory$rdmux[0][8][36]$b$10105 [2] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [11] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [26] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [12] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [23] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [7] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [12] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [20] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [18] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [16] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10105 [14:4] $memory\instruction_memory$rdmux[0][8][36]$b$10105 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$a$9666 [29:20] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [18:4] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$a$9666 [31:30] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [19] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [3] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$a$9666 [28] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [28] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [15] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][37]$10106:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][37]$a$10107, B=$memory\instruction_memory$rdmux[0][8][37]$b$10108, Y=$memory\instruction_memory$rdmux[0][7][18]$b$9667
      New ports: A={ $memory\instruction_memory$rdmux[0][8][37]$a$10107 [30:27] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [25:21] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [13] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [18:16] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [5] $memory\instruction_memory$rdmux[0][8][37]$a$10107 [14:11] 1'1 $memory\instruction_memory$rdmux[0][8][37]$a$10107 [9:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [24:22] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [16] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10108 [13] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10108 [4] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [8] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [8:7] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [3] $memory\instruction_memory$rdmux[0][8][37]$b$10108 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$b$9667 [30:27] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [25:20] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$b$9667 [31] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [26] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [19] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$b$9667 [29] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [25] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][38]$10109:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][38]$a$10110, B=$memory\instruction_memory$rdmux[0][8][38]$b$10111, Y=$memory\instruction_memory$rdmux[0][7][19]$a$9669
      New ports: A={ $memory\instruction_memory$rdmux[0][8][38]$a$10110 [31] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [25] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [23] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [18] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [18] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [16] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [7] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [13] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][38]$a$10110 [7] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10110 [5] 1'1 $memory\instruction_memory$rdmux[0][8][38]$a$10110 [2] }, B={ $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [25:20] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [13] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [15:12] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [10] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10111 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [7] $memory\instruction_memory$rdmux[0][8][38]$b$10111 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][19]$a$9669 [31] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [18] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [16:12] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [10:7] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [5:4] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$a$9669 [30:26] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [19] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [17] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [6] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [3] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] 1'0 $memory\instruction_memory$rdmux[0][7][19]$a$9669 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][39]$10112:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][39]$a$10113, B=$memory\instruction_memory$rdmux[0][8][39]$b$10114, Y=$memory\instruction_memory$rdmux[0][7][19]$b$9670
      New ports: A={ $memory\instruction_memory$rdmux[0][8][39]$a$10113 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [22] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [3] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [3] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [24:21] 1'0 $memory\instruction_memory$rdmux[0][8][39]$a$10113 [18:15] 3'000 $memory\instruction_memory$rdmux[0][8][39]$a$10113 [10:7] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [2] $memory\instruction_memory$rdmux[0][8][39]$a$10113 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][39]$b$10114 [30] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [27] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [11] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [24:20] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [18] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [15] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [16:14] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [12:11] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [4] $memory\instruction_memory$rdmux[0][8][39]$b$10114 [9:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][7][19]$b$9670 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [27:20] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [18:14] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [12:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$b$9670 [31] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [29:28] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [19] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [13] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$b$9670 [11] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [11] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [26] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][3]$10004:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][3]$a$10005, B=$memory\instruction_memory$rdmux[0][8][3]$b$10006, Y=$memory\instruction_memory$rdmux[0][7][1]$b$9616
      New ports: A={ $memory\instruction_memory$rdmux[0][8][3]$a$10005 [27] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [25] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [27] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [25:23] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [21] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [21:20] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [18:17] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [15] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [6] 1'1 $memory\instruction_memory$rdmux[0][8][3]$a$10005 [8] $memory\instruction_memory$rdmux[0][8][3]$a$10005 [8:4] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10005 [2] }, B={ $memory\instruction_memory$rdmux[0][8][3]$b$10006 [28] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [28] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [25] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [25] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [25:24] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [21] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [22:20] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [18] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [15] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [15] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [13] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10006 [8] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [2] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [5:4] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [2] $memory\instruction_memory$rdmux[0][8][3]$b$10006 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$b$9616 [29:20] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [18:17] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [15] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [13:12] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$b$9616 [31:30] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [19] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [16] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [14] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [11] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [1:0] } = { $memory\instruction_memory$rdmux[0][7][1]$b$9616 [28] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [29] 1'0 $memory\instruction_memory$rdmux[0][7][1]$b$9616 [15] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][40]$10115:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][40]$a$10116, B=$memory\instruction_memory$rdmux[0][8][40]$b$10117, Y=$memory\instruction_memory$rdmux[0][7][20]$a$9672
      New ports: A={ $memory\instruction_memory$rdmux[0][8][40]$a$10116 [26] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [24] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [24] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [21] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [22:20] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [18:16] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [6] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [14:12] 1'0 $memory\instruction_memory$rdmux[0][8][40]$a$10116 [9] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [7] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [7:4] $memory\instruction_memory$rdmux[0][8][40]$a$10116 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10117 [25] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10117 [23] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [21:20] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [18] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [15] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [6] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [15] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [13] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [13:11] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [9:8] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10117 [6:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26:20] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [18:11] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [9:4] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$a$9672 [31:27] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [19] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [10] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [3] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [1:0] } = { $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][41]$10118:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][41]$a$10119, B=$memory\instruction_memory$rdmux[0][8][41]$b$10120, Y=$memory\instruction_memory$rdmux[0][7][20]$b$9673
      New ports: A={ $memory\instruction_memory$rdmux[0][8][41]$a$10119 [30] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [26:20] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [18:11] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [4] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] $memory\instruction_memory$rdmux[0][8][41]$a$10119 [2] }, B={ $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [25] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [25] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [25] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [23:20] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [18] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [6] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [16:15] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [12] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [12] $memory\instruction_memory$rdmux[0][8][41]$b$10120 [12] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10120 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][7][20]$b$9673 [30] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [28:20] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$b$9673 [31] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [29] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [19] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [1:0] } = { $memory\instruction_memory$rdmux[0][7][20]$b$9673 [28] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [28] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][42]$10121:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][42]$a$10122, B=$memory\instruction_memory$rdmux[0][8][42]$b$10123, Y=$memory\instruction_memory$rdmux[0][7][21]$a$9675
      New ports: A={ $memory\instruction_memory$rdmux[0][8][42]$a$10122 [27] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [25] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [25] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10122 [22] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [22] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10122 [20] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [18:14] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10122 [12] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10122 [10:4] $memory\instruction_memory$rdmux[0][8][42]$a$10122 [2] }, B={ $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [24] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [25:20] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [18:12] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [5] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [10:7] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [5] $memory\instruction_memory$rdmux[0][8][42]$b$10123 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][21]$a$9675 [27:20] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [18:4] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$a$9675 [31:28] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [19] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [3] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [1:0] } = { $memory\instruction_memory$rdmux[0][7][21]$a$9675 [27] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [27] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [27] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [27] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][43]$10124:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][43]$a$10125, B=$memory\instruction_memory$rdmux[0][8][43]$b$10126, Y=$memory\instruction_memory$rdmux[0][7][21]$b$9676
      New ports: A={ $memory\instruction_memory$rdmux[0][8][43]$a$10125 [30] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [25] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [23] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [16] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [11] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [20] $memory\instruction_memory$rdmux[0][8][43]$a$10125 [18:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][43]$b$10126 [30] 1'0 $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [21] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [21:20] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [16] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [17:15] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [12] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [3] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [12:11] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [8] $memory\instruction_memory$rdmux[0][8][43]$b$10126 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][7][21]$b$9676 [30] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [26:25] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [23:20] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$b$9676 [31] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [29:27] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [24] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [19] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [1:0] } = { $memory\instruction_memory$rdmux[0][7][21]$b$9676 [25] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [25] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [25] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [25] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [3] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][44]$10127:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][44]$a$10128, B=$memory\instruction_memory$rdmux[0][8][44]$b$10129, Y=$memory\instruction_memory$rdmux[0][7][22]$a$9678
      New ports: A={ $memory\instruction_memory$rdmux[0][8][44]$a$10128 [30] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] 1'0 $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [23:22] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [20] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [14] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [15:14] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [3] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [11] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [8] $memory\instruction_memory$rdmux[0][8][44]$a$10128 [9:2] }, B={ $memory\instruction_memory$rdmux[0][8][44]$b$10129 [30] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [27] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [24:23] 1'0 $memory\instruction_memory$rdmux[0][8][44]$b$10129 [21:20] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [16:14] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [12:10] 1'0 $memory\instruction_memory$rdmux[0][8][44]$b$10129 [4] $memory\instruction_memory$rdmux[0][8][44]$b$10129 [7:2] }, Y={ $memory\instruction_memory$rdmux[0][7][22]$a$9678 [30] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [27] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [25:20] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [16:14] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [12:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][22]$a$9678 [31] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [29:28] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [26] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [19:17] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [13] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [1:0] } = { $memory\instruction_memory$rdmux[0][7][22]$a$9678 [12] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [12] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [12] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [25] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [3] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [16] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [2] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][45]$10130:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][45]$a$10131, B=$memory\instruction_memory$rdmux[0][8][45]$b$10132, Y=$memory\instruction_memory$rdmux[0][7][22]$b$9679
      New ports: A={ $memory\instruction_memory$rdmux[0][8][45]$a$10131 [30] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [24] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [22] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [25:24] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [21] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [22:20] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [13] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [15] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [16:15] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [13] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [13:9] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [4] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [7:4] $memory\instruction_memory$rdmux[0][8][45]$a$10131 [2] }, B={ $memory\instruction_memory$rdmux[0][8][45]$b$10132 [30] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [26] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [26] 2'00 $memory\instruction_memory$rdmux[0][8][45]$b$10132 [23] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [20] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [21:20] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [16] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][45]$b$10132 [12] 1'0 $memory\instruction_memory$rdmux[0][8][45]$b$10132 [8:7] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [8:4] $memory\instruction_memory$rdmux[0][8][45]$b$10132 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][22]$b$9679 [30] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [27:20] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [18:4] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][22]$b$9679 [31] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [29:28] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [19] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [3] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [1:0] } = 7'0000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][46]$10133:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][46]$a$10134, B=$memory\instruction_memory$rdmux[0][8][46]$b$10135, Y=$memory\instruction_memory$rdmux[0][7][23]$a$9681
      New ports: A={ $memory\instruction_memory$rdmux[0][8][46]$a$10134 [17] 1'0 $memory\instruction_memory$rdmux[0][8][46]$a$10134 [24:23] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [21:20] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [17:12] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [9:4] $memory\instruction_memory$rdmux[0][8][46]$a$10134 [2] }, B={ $memory\instruction_memory$rdmux[0][8][46]$b$10135 [30] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [26] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [24:23] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [21:20] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][46]$b$10135 [12] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [9:4] $memory\instruction_memory$rdmux[0][8][46]$b$10135 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][23]$a$9681 [30] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [26] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [24:23] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [21:20] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [17:12] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [9:4] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][23]$a$9681 [31] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [29:27] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [25] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [22] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [19:18] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [11:10] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [3] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][7][23]$a$9681 [26] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [13] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [20] 1'0 $memory\instruction_memory$rdmux[0][7][23]$a$9681 [16] 1'0 $memory\instruction_memory$rdmux[0][7][23]$a$9681 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][47]$10136:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][47]$a$10137, B=0, Y=$memory\instruction_memory$rdmux[0][7][23]$b$9682
      New ports: A={ $memory\instruction_memory$rdmux[0][8][47]$a$10137 [30] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [24:23] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [21:20] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [17:14] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [12] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [9:7] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [5:4] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [2] $memory\instruction_memory$rdmux[0][8][47]$a$10137 [0] }, B=17'00000000000000000, Y={ $memory\instruction_memory$rdmux[0][7][23]$b$9682 [30] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [24:23] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [21:20] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [17:14] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [12] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [9:7] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [5:4] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [2] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][7][23]$b$9682 [31] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [29:25] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [22] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [19:18] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [13] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [11:10] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [6] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [3] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [1] } = { 3'000 $memory\instruction_memory$rdmux[0][7][23]$b$9682 [7] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [7] 1'0 $memory\instruction_memory$rdmux[0][7][23]$b$9682 [20] 1'0 $memory\instruction_memory$rdmux[0][7][23]$b$9682 [16] 2'00 $memory\instruction_memory$rdmux[0][7][23]$b$9682 [8] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [2] 1'0 $memory\instruction_memory$rdmux[0][7][23]$b$9682 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][4]$10007:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][4]$a$10008, B=$memory\instruction_memory$rdmux[0][8][4]$b$10009, Y=$memory\instruction_memory$rdmux[0][7][2]$a$9618
      New ports: A={ $memory\instruction_memory$rdmux[0][8][4]$a$10008 [27:25] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [20] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [22:20] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [18:15] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [6] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10008 [10:4] $memory\instruction_memory$rdmux[0][8][4]$a$10008 [2] }, B={ $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [26:22] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10009 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [6] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [11:10] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [7] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [8:4] $memory\instruction_memory$rdmux[0][8][4]$b$10009 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$a$9618 [27:20] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [13:4] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$a$9618 [31:28] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [19] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [14] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [3] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [1:0] } = { $memory\instruction_memory$rdmux[0][7][2]$a$9618 [26] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [27:26] 1'0 $memory\instruction_memory$rdmux[0][7][2]$a$9618 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][5]$10010:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][5]$a$10011, B=$memory\instruction_memory$rdmux[0][8][5]$b$10012, Y=$memory\instruction_memory$rdmux[0][7][2]$b$9619
      New ports: A={ $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [26:20] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10011 [4] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10011 [16] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10011 [5] $memory\instruction_memory$rdmux[0][8][5]$a$10011 [12:9] 3'000 $memory\instruction_memory$rdmux[0][8][5]$a$10011 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10012 [6] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [25] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [26:15] $memory\instruction_memory$rdmux[0][8][5]$b$10012 [13:4] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$b$9619 [29:15] $memory\instruction_memory$rdmux[0][7][2]$b$9619 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$b$9619 [31:30] $memory\instruction_memory$rdmux[0][7][2]$b$9619 [14] $memory\instruction_memory$rdmux[0][7][2]$b$9619 [3:0] } = { $memory\instruction_memory$rdmux[0][7][2]$b$9619 [29] $memory\instruction_memory$rdmux[0][7][2]$b$9619 [29] $memory\instruction_memory$rdmux[0][7][2]$b$9619 [12] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][0]$9995:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][0]$a$9996, B=$memory\instruction_memory$rdmux[0][8][0]$b$9997, Y=$memory\instruction_memory$rdmux[0][7][0]$a$9612
      New ports: A={ $memory\instruction_memory$rdmux[0][8][0]$a$9996 [30] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [26] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [26] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [10] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [24:23] $memory\instruction_memory$rdmux[0][8][0]$a$9996 [3] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9996 [9] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9996 [16] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9996 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9996 [10:8] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$9996 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [27] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [25] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [22] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [20] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [13] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [15] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [13:9] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [7] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [7] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [5] $memory\instruction_memory$rdmux[0][8][0]$b$9997 [2] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$9997 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$a$9612 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [27:20] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [16:15] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$a$9612 [31] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [29:28] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [19] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [17] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [14] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [6] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [1:0] } = { $memory\instruction_memory$rdmux[0][7][0]$a$9612 [26] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [26] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [26] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9612 [15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9612 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][6]$10013:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][6]$a$10014, B=$memory\instruction_memory$rdmux[0][8][6]$b$10015, Y=$memory\instruction_memory$rdmux[0][7][3]$a$9621
      New ports: A={ $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [26] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10014 [24:23] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [14] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [21:20] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10014 [18:17] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10014 [15:7] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10014 [5] 1'1 $memory\instruction_memory$rdmux[0][8][6]$a$10014 [2] }, B={ $memory\instruction_memory$rdmux[0][8][6]$b$10015 [29:24] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [21] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [22:19] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [15] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [17:15] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [12] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [13:4] $memory\instruction_memory$rdmux[0][8][6]$b$10015 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][3]$a$9621 [29:4] $memory\instruction_memory$rdmux[0][7][3]$a$9621 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$a$9621 [31:30] $memory\instruction_memory$rdmux[0][7][3]$a$9621 [3] $memory\instruction_memory$rdmux[0][7][3]$a$9621 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$a$9621 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9621 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][7]$10016:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][7]$a$10017, B=$memory\instruction_memory$rdmux[0][8][7]$b$10018, Y=$memory\instruction_memory$rdmux[0][7][3]$b$9622
      New ports: A={ $memory\instruction_memory$rdmux[0][8][7]$a$10017 [30] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [27] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [27] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [27] 2'00 $memory\instruction_memory$rdmux[0][8][7]$a$10017 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [11] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [20] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [11] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [17] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [17:15] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10017 [13:7] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10017 [5] 1'1 $memory\instruction_memory$rdmux[0][8][7]$a$10017 [2] }, B={ $memory\instruction_memory$rdmux[0][8][7]$b$10018 [29] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [29:28] 1'0 $memory\instruction_memory$rdmux[0][8][7]$b$10018 [26] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [14] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [23:4] $memory\instruction_memory$rdmux[0][8][7]$b$10018 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][3]$b$9622 [30:26] $memory\instruction_memory$rdmux[0][7][3]$b$9622 [24:4] $memory\instruction_memory$rdmux[0][7][3]$b$9622 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$b$9622 [31] $memory\instruction_memory$rdmux[0][7][3]$b$9622 [25] $memory\instruction_memory$rdmux[0][7][3]$b$9622 [3] $memory\instruction_memory$rdmux[0][7][3]$b$9622 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$b$9622 [29] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][8]$10019:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][8]$a$10020, B=$memory\instruction_memory$rdmux[0][8][8]$b$10021, Y=$memory\instruction_memory$rdmux[0][7][4]$a$9624
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][8][8]$a$10020 [26] 1'0 $memory\instruction_memory$rdmux[0][8][8]$a$10020 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [23:20] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [18:11] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [7] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [9:4] $memory\instruction_memory$rdmux[0][8][8]$a$10020 [2] }, B={ $memory\instruction_memory$rdmux[0][8][8]$b$10021 [31] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [28] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [23:22] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [20] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10021 [18] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12] $memory\instruction_memory$rdmux[0][8][8]$b$10021 [12:7] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10021 [5] 1'1 $memory\instruction_memory$rdmux[0][8][8]$b$10021 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][4]$a$9624 [31] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [28] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [26:4] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$a$9624 [30:29] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [3] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [1:0] } = { $memory\instruction_memory$rdmux[0][7][4]$a$9624 [28] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [28] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [25] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][9]$10022:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][9]$a$10023, B=$memory\instruction_memory$rdmux[0][8][9]$b$10024, Y=$memory\instruction_memory$rdmux[0][7][4]$b$9625
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][9]$a$10023 [25:22] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [11] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [8] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [9] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [13:7] $memory\instruction_memory$rdmux[0][8][9]$a$10023 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][9]$b$10024 [4] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [25:23] $memory\instruction_memory$rdmux[0][8][9]$b$10024 [7] 6'000010 $memory\instruction_memory$rdmux[0][8][9]$b$10024 [11] 1'0 $memory\instruction_memory$rdmux[0][8][9]$b$10024 [11:7] 1'0 $memory\instruction_memory$rdmux[0][8][9]$b$10024 [4] }, Y={ $memory\instruction_memory$rdmux[0][7][4]$b$9625 [26:22] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [20:15] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [13:7] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$b$9625 [31:27] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [21] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [14] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [6] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][7][4]$b$9625 [20] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [5] 5'00011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][0]$9611:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][0]$a$9612, B=$memory\instruction_memory$rdmux[0][7][0]$b$9613, Y=$memory\instruction_memory$rdmux[0][6][0]$a$9420
      New ports: A={ $memory\instruction_memory$rdmux[0][7][0]$a$9612 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [26] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [26] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [27:20] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [15] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [16:15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9612 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [3] $memory\instruction_memory$rdmux[0][7][0]$a$9612 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][0]$b$9613 [29] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [29:24] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [22] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [22:20] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [18:17] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [15] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [15] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [12] $memory\instruction_memory$rdmux[0][7][0]$b$9613 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][0]$b$9613 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][6][0]$a$9420 [30:20] $memory\instruction_memory$rdmux[0][6][0]$a$9420 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$a$9420 [31] $memory\instruction_memory$rdmux[0][6][0]$a$9420 [19] $memory\instruction_memory$rdmux[0][6][0]$a$9420 [1:0] } = { $memory\instruction_memory$rdmux[0][6][0]$a$9420 [28] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][10]$9641:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][10]$a$9642, B=$memory\instruction_memory$rdmux[0][7][10]$b$9643, Y=$memory\instruction_memory$rdmux[0][6][5]$a$9435
      New ports: A={ $memory\instruction_memory$rdmux[0][7][10]$a$9642 [13] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [29:27] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [25:7] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [4] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] $memory\instruction_memory$rdmux[0][7][10]$a$9642 [2] }, B={ $memory\instruction_memory$rdmux[0][7][10]$b$9643 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [26] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [17] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [18:16] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [3] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [12] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [13:7] $memory\instruction_memory$rdmux[0][7][10]$b$9643 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$a$9435 [31:7] $memory\instruction_memory$rdmux[0][6][5]$a$9435 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$a$9435 [6] $memory\instruction_memory$rdmux[0][6][5]$a$9435 [1:0] } = { $memory\instruction_memory$rdmux[0][6][5]$a$9435 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][17]$9662:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][17]$a$9663, B=$memory\instruction_memory$rdmux[0][7][17]$b$9664, Y=$memory\instruction_memory$rdmux[0][6][8]$b$9445
      New ports: A={ $memory\instruction_memory$rdmux[0][7][17]$a$9663 [30] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [18:4] $memory\instruction_memory$rdmux[0][7][17]$a$9663 [2] }, B={ $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [24] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [26:20] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [18] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [16] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [16:4] $memory\instruction_memory$rdmux[0][7][17]$b$9664 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][8]$b$9445 [30] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [18:4] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$b$9445 [31] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [29] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [19] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [3] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$b$9445 [28] 1'0 $memory\instruction_memory$rdmux[0][6][8]$b$9445 [2] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][23]$9680:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][23]$a$9681, B=$memory\instruction_memory$rdmux[0][7][23]$b$9682, Y=$memory\instruction_memory$rdmux[0][6][11]$b$9454
      New ports: A={ $memory\instruction_memory$rdmux[0][7][23]$a$9681 [30] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [26] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [24:23] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [21:20] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [17:12] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [9:4] $memory\instruction_memory$rdmux[0][7][23]$a$9681 [2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][7][23]$b$9682 [30] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [7] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [24:23] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [21:20] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [17:14] 1'0 $memory\instruction_memory$rdmux[0][7][23]$b$9682 [12] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [9:7] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [2] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [5:4] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [2] $memory\instruction_memory$rdmux[0][7][23]$b$9682 [0] }, Y={ $memory\instruction_memory$rdmux[0][6][11]$b$9454 [30] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [26] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [24:23] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [21:20] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [17:12] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [9:4] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [2] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][6][11]$b$9454 [31] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [29:27] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [25] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [22] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [19:18] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [11:10] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [3] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [1] } = { 3'000 $memory\instruction_memory$rdmux[0][6][11]$b$9454 [26] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [13] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [20] 1'0 $memory\instruction_memory$rdmux[0][6][11]$b$9454 [16] 1'0 $memory\instruction_memory$rdmux[0][6][11]$b$9454 [8] 1'0 $memory\instruction_memory$rdmux[0][6][11]$b$9454 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][4]$9623:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][4]$a$9624, B=$memory\instruction_memory$rdmux[0][7][4]$b$9625, Y=$memory\instruction_memory$rdmux[0][6][2]$a$9426
      New ports: A={ $memory\instruction_memory$rdmux[0][7][4]$a$9624 [31] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [28] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [25] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [26:4] $memory\instruction_memory$rdmux[0][7][4]$a$9624 [2] }, B={ 3'000 $memory\instruction_memory$rdmux[0][7][4]$b$9625 [26:22] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [20] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [20:15] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [5] $memory\instruction_memory$rdmux[0][7][4]$b$9625 [13:7] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9625 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][6][2]$a$9426 [31] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [28:4] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$a$9426 [30:29] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [3] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$a$9426 [28] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [28] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][13]$9650:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][13]$a$9651, B=$memory\instruction_memory$rdmux[0][7][13]$b$9652, Y=$memory\instruction_memory$rdmux[0][6][6]$b$9439
      New ports: A={ $memory\instruction_memory$rdmux[0][7][13]$a$9651 [28] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [29:24] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [22] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [22:15] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [3] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [3] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [12:7] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [5] $memory\instruction_memory$rdmux[0][7][13]$a$9651 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][13]$b$9652 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [29:28] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [26] $memory\instruction_memory$rdmux[0][7][13]$b$9652 [26:2] }, Y=$memory\instruction_memory$rdmux[0][6][6]$b$9439 [30:2]
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$b$9439 [31] $memory\instruction_memory$rdmux[0][6][6]$b$9439 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$b$9439 [30] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][12]$9647:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][12]$a$9648, B=$memory\instruction_memory$rdmux[0][7][12]$b$9649, Y=$memory\instruction_memory$rdmux[0][6][6]$a$9438
      New ports: A={ $memory\instruction_memory$rdmux[0][7][12]$a$9648 [29] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [29:26] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [24] $memory\instruction_memory$rdmux[0][7][12]$a$9648 [24:2] }, B={ $memory\instruction_memory$rdmux[0][7][12]$b$9649 [31] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [26:16] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [14] $memory\instruction_memory$rdmux[0][7][12]$b$9649 [14:7] 1'0 $memory\instruction_memory$rdmux[0][7][12]$b$9649 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][12]$b$9649 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][6]$a$9438 [31] $memory\instruction_memory$rdmux[0][6][6]$a$9438 [29:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$a$9438 [30] $memory\instruction_memory$rdmux[0][6][6]$a$9438 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$a$9438 [29] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][6]$9629:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][6]$a$9630, B=$memory\instruction_memory$rdmux[0][7][6]$b$9631, Y=$memory\instruction_memory$rdmux[0][6][3]$a$9429
      New ports: A={ $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [28:18] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [16] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [13] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [13] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [5] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [5:4] $memory\instruction_memory$rdmux[0][7][6]$a$9630 [2] }, B={ $memory\instruction_memory$rdmux[0][7][6]$b$9631 [31:20] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [14] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [18] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [16:7] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [2] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [5:4] $memory\instruction_memory$rdmux[0][7][6]$b$9631 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$a$9429 [31:18] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [16:4] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$a$9429 [17] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [3] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$a$9429 [15] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][7]$9632:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][7]$a$9633, B=$memory\instruction_memory$rdmux[0][7][7]$b$9634, Y=$memory\instruction_memory$rdmux[0][6][3]$b$9430
      New ports: A={ $memory\instruction_memory$rdmux[0][7][7]$a$9633 [31] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [29:7] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [3] $memory\instruction_memory$rdmux[0][7][7]$a$9633 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][7]$b$9634 [31] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [27] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [21] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [27] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [23] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [25:15] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [9] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [9] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [12:4] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [2] $memory\instruction_memory$rdmux[0][7][7]$b$9634 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$b$9430 [31] $memory\instruction_memory$rdmux[0][6][3]$b$9430 [29:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$b$9430 [30] $memory\instruction_memory$rdmux[0][6][3]$b$9430 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$b$9430 [29] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][20]$9671:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][20]$a$9672, B=$memory\instruction_memory$rdmux[0][7][20]$b$9673, Y=$memory\instruction_memory$rdmux[0][6][10]$a$9450
      New ports: A={ $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [26:20] $memory\instruction_memory$rdmux[0][7][20]$a$9672 [18:11] 1'1 $memory\instruction_memory$rdmux[0][7][20]$a$9672 [9:4] 1'0 $memory\instruction_memory$rdmux[0][7][20]$a$9672 [2] }, B={ $memory\instruction_memory$rdmux[0][7][20]$b$9673 [30] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [28:20] $memory\instruction_memory$rdmux[0][7][20]$b$9673 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$a$9450 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$a$9450 [31] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [29] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [19] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [1:0] } = { $memory\instruction_memory$rdmux[0][6][10]$a$9450 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][16]$9659:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][16]$a$9660, B=$memory\instruction_memory$rdmux[0][7][16]$b$9661, Y=$memory\instruction_memory$rdmux[0][6][8]$a$9444
      New ports: A={ 4'0000 $memory\instruction_memory$rdmux[0][7][16]$a$9660 [24:11] $memory\instruction_memory$rdmux[0][7][16]$a$9660 [4] $memory\instruction_memory$rdmux[0][7][16]$a$9660 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][7][16]$b$9661 [28:26] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [24] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [24:18] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [16] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [16:4] $memory\instruction_memory$rdmux[0][7][16]$b$9661 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][8]$a$9444 [28:4] $memory\instruction_memory$rdmux[0][6][8]$a$9444 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$a$9444 [31:29] $memory\instruction_memory$rdmux[0][6][8]$a$9444 [3] $memory\instruction_memory$rdmux[0][6][8]$a$9444 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$a$9444 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9444 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9444 [28] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][9]$9638:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][9]$a$9639, B=$memory\instruction_memory$rdmux[0][7][9]$b$9640, Y=$memory\instruction_memory$rdmux[0][6][4]$b$9433
      New ports: A={ $memory\instruction_memory$rdmux[0][7][9]$a$9639 [31:30] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [2] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [28:27] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9639 [2] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [24:4] $memory\instruction_memory$rdmux[0][7][9]$a$9639 [2] }, B={ $memory\instruction_memory$rdmux[0][7][9]$b$9640 [31] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [2] 1'0 $memory\instruction_memory$rdmux[0][7][9]$b$9640 [2] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [27:25] 1'0 $memory\instruction_memory$rdmux[0][7][9]$b$9640 [23:7] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [5] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [5:4] $memory\instruction_memory$rdmux[0][7][9]$b$9640 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][4]$b$9433 [31:4] $memory\instruction_memory$rdmux[0][6][4]$b$9433 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$b$9433 [3] $memory\instruction_memory$rdmux[0][6][4]$b$9433 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$b$9433 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][15]$9656:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][15]$a$9657, B=$memory\instruction_memory$rdmux[0][7][15]$b$9658, Y=$memory\instruction_memory$rdmux[0][6][7]$b$9442
      New ports: A={ $memory\instruction_memory$rdmux[0][7][15]$a$9657 [30:26] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [20] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [24] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [20] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [22:15] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [13:7] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [3] $memory\instruction_memory$rdmux[0][7][15]$a$9657 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][15]$b$9658 [26] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [27:26] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [27:15] $memory\instruction_memory$rdmux[0][7][15]$b$9658 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][15]$b$9658 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$b$9442 [30:15] $memory\instruction_memory$rdmux[0][6][7]$b$9442 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$b$9442 [31] $memory\instruction_memory$rdmux[0][6][7]$b$9442 [14] $memory\instruction_memory$rdmux[0][6][7]$b$9442 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$b$9442 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9442 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][5]$9626:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][5]$a$9627, B=$memory\instruction_memory$rdmux[0][7][5]$b$9628, Y=$memory\instruction_memory$rdmux[0][6][2]$b$9427
      New ports: A={ $memory\instruction_memory$rdmux[0][7][5]$a$9627 [30:24] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [22] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [22:15] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [12] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [13:7] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [5] $memory\instruction_memory$rdmux[0][7][5]$a$9627 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][5]$b$9628 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [28:27] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [24] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [24] $memory\instruction_memory$rdmux[0][7][5]$b$9628 [24:4] 1'0 $memory\instruction_memory$rdmux[0][7][5]$b$9628 [2] }, Y=$memory\instruction_memory$rdmux[0][6][2]$b$9427 [30:2]
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$b$9427 [31] $memory\instruction_memory$rdmux[0][6][2]$b$9427 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$b$9427 [30] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][18]$9665:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][18]$a$9666, B=$memory\instruction_memory$rdmux[0][7][18]$b$9667, Y=$memory\instruction_memory$rdmux[0][6][9]$a$9447
      New ports: A={ $memory\instruction_memory$rdmux[0][7][18]$a$9666 [28] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [28] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [29:20] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [15] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [18:4] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [2] $memory\instruction_memory$rdmux[0][7][18]$a$9666 [2] }, B={ $memory\instruction_memory$rdmux[0][7][18]$b$9667 [29] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [30:27] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9667 [25:20] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9667 [18:2] }, Y=$memory\instruction_memory$rdmux[0][6][9]$a$9447 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][6][9]$a$9447 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][14]$9653:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][14]$a$9654, B=$memory\instruction_memory$rdmux[0][7][14]$b$9655, Y=$memory\instruction_memory$rdmux[0][6][7]$a$9441
      New ports: A={ $memory\instruction_memory$rdmux[0][7][14]$a$9654 [30:18] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [16:15] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [13:7] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [2] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [5:4] $memory\instruction_memory$rdmux[0][7][14]$a$9654 [2] }, B={ $memory\instruction_memory$rdmux[0][7][14]$b$9655 [30:4] $memory\instruction_memory$rdmux[0][7][14]$b$9655 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$a$9441 [30:4] $memory\instruction_memory$rdmux[0][6][7]$a$9441 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$a$9441 [31] $memory\instruction_memory$rdmux[0][6][7]$a$9441 [3] $memory\instruction_memory$rdmux[0][6][7]$a$9441 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$a$9441 [29] $memory\instruction_memory$rdmux[0][6][7]$a$9441 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][19]$9668:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][19]$a$9669, B=$memory\instruction_memory$rdmux[0][7][19]$b$9670, Y=$memory\instruction_memory$rdmux[0][6][9]$b$9448
      New ports: A={ $memory\instruction_memory$rdmux[0][7][19]$a$9669 [31] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [18] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [9] $memory\instruction_memory$rdmux[0][7][19]$a$9669 [16:12] 1'0 $memory\instruction_memory$rdmux[0][7][19]$a$9669 [10:7] 1'0 $memory\instruction_memory$rdmux[0][7][19]$a$9669 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][19]$a$9669 [2] }, B={ $memory\instruction_memory$rdmux[0][7][19]$b$9670 [11] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [11] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [27:20] $memory\instruction_memory$rdmux[0][7][19]$b$9670 [18:14] 1'0 $memory\instruction_memory$rdmux[0][7][19]$b$9670 [12:2] }, Y={ $memory\instruction_memory$rdmux[0][6][9]$b$9448 [31:29] $memory\instruction_memory$rdmux[0][6][9]$b$9448 [27:20] $memory\instruction_memory$rdmux[0][6][9]$b$9448 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][9]$b$9448 [28] $memory\instruction_memory$rdmux[0][6][9]$b$9448 [19] $memory\instruction_memory$rdmux[0][6][9]$b$9448 [1:0] } = { $memory\instruction_memory$rdmux[0][6][9]$b$9448 [26] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][21]$9674:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][21]$a$9675, B=$memory\instruction_memory$rdmux[0][7][21]$b$9676, Y=$memory\instruction_memory$rdmux[0][6][10]$b$9451
      New ports: A={ $memory\instruction_memory$rdmux[0][7][21]$a$9675 [27] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [27:20] $memory\instruction_memory$rdmux[0][7][21]$a$9675 [18:4] 1'0 $memory\instruction_memory$rdmux[0][7][21]$a$9675 [2] }, B={ $memory\instruction_memory$rdmux[0][7][21]$b$9676 [30] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [25] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [26:25] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [3] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [23:20] $memory\instruction_memory$rdmux[0][7][21]$b$9676 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$b$9451 [30] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [27:20] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$b$9451 [31] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [29:28] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [19] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [1:0] } = { $memory\instruction_memory$rdmux[0][6][10]$b$9451 [27] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [27] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [27] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][8]$9635:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][8]$a$9636, B=$memory\instruction_memory$rdmux[0][7][8]$b$9637, Y=$memory\instruction_memory$rdmux[0][6][4]$a$9432
      New ports: A={ $memory\instruction_memory$rdmux[0][7][8]$a$9636 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [25] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [28:23] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [21] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [21:15] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [13] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [13:4] $memory\instruction_memory$rdmux[0][7][8]$a$9636 [2] }, B={ $memory\instruction_memory$rdmux[0][7][8]$b$9637 [25] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [30:29] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [25] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [27:4] $memory\instruction_memory$rdmux[0][7][8]$b$9637 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][4]$a$9432 [31:4] $memory\instruction_memory$rdmux[0][6][4]$a$9432 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$a$9432 [3] $memory\instruction_memory$rdmux[0][6][4]$a$9432 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$a$9432 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][11]$9644:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][11]$a$9645, B=$memory\instruction_memory$rdmux[0][7][11]$b$9646, Y=$memory\instruction_memory$rdmux[0][6][5]$b$9436
      New ports: A={ $memory\instruction_memory$rdmux[0][7][11]$a$9645 [29:4] $memory\instruction_memory$rdmux[0][7][11]$a$9645 [2] }, B={ $memory\instruction_memory$rdmux[0][7][11]$b$9646 [29:4] $memory\instruction_memory$rdmux[0][7][11]$b$9646 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$b$9436 [29:4] $memory\instruction_memory$rdmux[0][6][5]$b$9436 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$b$9436 [31:30] $memory\instruction_memory$rdmux[0][6][5]$b$9436 [3] $memory\instruction_memory$rdmux[0][6][5]$b$9436 [1:0] } = { $memory\instruction_memory$rdmux[0][6][5]$b$9436 [29] $memory\instruction_memory$rdmux[0][6][5]$b$9436 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][22]$9677:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][22]$a$9678, B=$memory\instruction_memory$rdmux[0][7][22]$b$9679, Y=$memory\instruction_memory$rdmux[0][6][11]$a$9453
      New ports: A={ $memory\instruction_memory$rdmux[0][7][22]$a$9678 [30] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [12] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [27] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [25] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [25:20] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [16] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [2] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [16:14] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [3] $memory\instruction_memory$rdmux[0][7][22]$a$9678 [12:2] }, B={ $memory\instruction_memory$rdmux[0][7][22]$b$9679 [30] 1'0 $memory\instruction_memory$rdmux[0][7][22]$b$9679 [27:20] $memory\instruction_memory$rdmux[0][7][22]$b$9679 [18:4] 1'0 $memory\instruction_memory$rdmux[0][7][22]$b$9679 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][11]$a$9453 [30] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [28:20] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][11]$a$9453 [31] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [29] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [19] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [1:0] } = { $memory\instruction_memory$rdmux[0][6][11]$a$9453 [28] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [28] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][1]$9614:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][1]$a$9615, B=$memory\instruction_memory$rdmux[0][7][1]$b$9616, Y=$memory\instruction_memory$rdmux[0][6][0]$b$9421
      New ports: A={ $memory\instruction_memory$rdmux[0][7][1]$a$9615 [30] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [13] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [13] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [27:22] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [11] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [20] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [10] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [15] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [4] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [15] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [13] 1'0 $memory\instruction_memory$rdmux[0][7][1]$a$9615 [11:7] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [2] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [5:4] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [2] $memory\instruction_memory$rdmux[0][7][1]$a$9615 [2] }, B={ $memory\instruction_memory$rdmux[0][7][1]$b$9616 [29] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [29:20] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [18:17] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [15] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [15] $memory\instruction_memory$rdmux[0][7][1]$b$9616 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][1]$b$9616 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][6][0]$b$9421 [30:20] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [18:15] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$b$9421 [31] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [19] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [14] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [1:0] } = { $memory\instruction_memory$rdmux[0][6][0]$b$9421 [28] 1'0 $memory\instruction_memory$rdmux[0][6][0]$b$9421 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][3]$9620:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][3]$a$9621, B=$memory\instruction_memory$rdmux[0][7][3]$b$9622, Y=$memory\instruction_memory$rdmux[0][6][1]$b$9424
      New ports: A={ $memory\instruction_memory$rdmux[0][7][3]$a$9621 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9621 [29:4] $memory\instruction_memory$rdmux[0][7][3]$a$9621 [2] }, B={ $memory\instruction_memory$rdmux[0][7][3]$b$9622 [30:26] 1'0 $memory\instruction_memory$rdmux[0][7][3]$b$9622 [24:4] $memory\instruction_memory$rdmux[0][7][3]$b$9622 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][1]$b$9424 [30:4] $memory\instruction_memory$rdmux[0][6][1]$b$9424 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$b$9424 [31] $memory\instruction_memory$rdmux[0][6][1]$b$9424 [3] $memory\instruction_memory$rdmux[0][6][1]$b$9424 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$b$9424 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][2]$9617:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][2]$a$9618, B=$memory\instruction_memory$rdmux[0][7][2]$b$9619, Y=$memory\instruction_memory$rdmux[0][6][1]$a$9423
      New ports: A={ $memory\instruction_memory$rdmux[0][7][2]$a$9618 [26] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [27:26] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [27:20] 1'0 $memory\instruction_memory$rdmux[0][7][2]$a$9618 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [13:4] $memory\instruction_memory$rdmux[0][7][2]$a$9618 [2] }, B={ $memory\instruction_memory$rdmux[0][7][2]$b$9619 [29] $memory\instruction_memory$rdmux[0][7][2]$b$9619 [29:15] $memory\instruction_memory$rdmux[0][7][2]$b$9619 [13:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][6][1]$a$9423 [31] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [29:15] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [13:4] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$a$9423 [30] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [14] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$a$9423 [29] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [12] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][6]$9437:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][6]$a$9438, B=$memory\instruction_memory$rdmux[0][6][6]$b$9439, Y=$memory\instruction_memory$rdmux[0][5][3]$a$9333
      New ports: A={ $memory\instruction_memory$rdmux[0][6][6]$a$9438 [31] $memory\instruction_memory$rdmux[0][6][6]$a$9438 [29] $memory\instruction_memory$rdmux[0][6][6]$a$9438 [29:2] }, B={ $memory\instruction_memory$rdmux[0][6][6]$b$9439 [30] $memory\instruction_memory$rdmux[0][6][6]$b$9439 [30:2] }, Y=$memory\instruction_memory$rdmux[0][5][3]$a$9333 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][3]$a$9333 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][0]$9419:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][0]$a$9420, B=$memory\instruction_memory$rdmux[0][6][0]$b$9421, Y=$memory\instruction_memory$rdmux[0][5][0]$a$9324
      New ports: A={ $memory\instruction_memory$rdmux[0][6][0]$a$9420 [30:20] $memory\instruction_memory$rdmux[0][6][0]$a$9420 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][0]$b$9421 [30:20] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [18:15] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [12] $memory\instruction_memory$rdmux[0][6][0]$b$9421 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][5][0]$a$9324 [30:20] $memory\instruction_memory$rdmux[0][5][0]$a$9324 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$a$9324 [31] $memory\instruction_memory$rdmux[0][5][0]$a$9324 [19] $memory\instruction_memory$rdmux[0][5][0]$a$9324 [1:0] } = { $memory\instruction_memory$rdmux[0][5][0]$a$9324 [28] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][8]$9443:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][8]$a$9444, B=$memory\instruction_memory$rdmux[0][6][8]$b$9445, Y=$memory\instruction_memory$rdmux[0][5][4]$a$9336
      New ports: A={ $memory\instruction_memory$rdmux[0][6][8]$a$9444 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9444 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9444 [28:4] 1'0 $memory\instruction_memory$rdmux[0][6][8]$a$9444 [2] }, B={ $memory\instruction_memory$rdmux[0][6][8]$b$9445 [30] 1'0 $memory\instruction_memory$rdmux[0][6][8]$b$9445 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [2] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [18:4] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [2] $memory\instruction_memory$rdmux[0][6][8]$b$9445 [2] }, Y=$memory\instruction_memory$rdmux[0][5][4]$a$9336 [30:2]
      New connections: { $memory\instruction_memory$rdmux[0][5][4]$a$9336 [31] $memory\instruction_memory$rdmux[0][5][4]$a$9336 [1:0] } = { $memory\instruction_memory$rdmux[0][5][4]$a$9336 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][3]$9428:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][3]$a$9429, B=$memory\instruction_memory$rdmux[0][6][3]$b$9430, Y=$memory\instruction_memory$rdmux[0][5][1]$b$9328
      New ports: A={ $memory\instruction_memory$rdmux[0][6][3]$a$9429 [31:18] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [15] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [16:4] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [2] $memory\instruction_memory$rdmux[0][6][3]$a$9429 [2] }, B={ $memory\instruction_memory$rdmux[0][6][3]$b$9430 [31] $memory\instruction_memory$rdmux[0][6][3]$b$9430 [29] $memory\instruction_memory$rdmux[0][6][3]$b$9430 [29:2] }, Y=$memory\instruction_memory$rdmux[0][5][1]$b$9328 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][1]$b$9328 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][9]$9446:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][9]$a$9447, B=$memory\instruction_memory$rdmux[0][6][9]$b$9448, Y=$memory\instruction_memory$rdmux[0][5][4]$b$9337
      New ports: A=$memory\instruction_memory$rdmux[0][6][9]$a$9447 [31:2], B={ $memory\instruction_memory$rdmux[0][6][9]$b$9448 [31:29] $memory\instruction_memory$rdmux[0][6][9]$b$9448 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9448 [27:20] 1'0 $memory\instruction_memory$rdmux[0][6][9]$b$9448 [18:2] }, Y=$memory\instruction_memory$rdmux[0][5][4]$b$9337 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][4]$b$9337 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][4]$9431:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][4]$a$9432, B=$memory\instruction_memory$rdmux[0][6][4]$b$9433, Y=$memory\instruction_memory$rdmux[0][5][2]$a$9330
      New ports: A={ $memory\instruction_memory$rdmux[0][6][4]$a$9432 [31:4] $memory\instruction_memory$rdmux[0][6][4]$a$9432 [2] }, B={ $memory\instruction_memory$rdmux[0][6][4]$b$9433 [31:4] $memory\instruction_memory$rdmux[0][6][4]$b$9433 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][2]$a$9330 [31:4] $memory\instruction_memory$rdmux[0][5][2]$a$9330 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][2]$a$9330 [3] $memory\instruction_memory$rdmux[0][5][2]$a$9330 [1:0] } = { $memory\instruction_memory$rdmux[0][5][2]$a$9330 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][5]$9434:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][5]$a$9435, B=$memory\instruction_memory$rdmux[0][6][5]$b$9436, Y=$memory\instruction_memory$rdmux[0][5][2]$b$9331
      New ports: A={ $memory\instruction_memory$rdmux[0][6][5]$a$9435 [31:7] $memory\instruction_memory$rdmux[0][6][5]$a$9435 [3] $memory\instruction_memory$rdmux[0][6][5]$a$9435 [5:2] }, B={ $memory\instruction_memory$rdmux[0][6][5]$b$9436 [29] $memory\instruction_memory$rdmux[0][6][5]$b$9436 [29] $memory\instruction_memory$rdmux[0][6][5]$b$9436 [29:4] 1'0 $memory\instruction_memory$rdmux[0][6][5]$b$9436 [2] }, Y=$memory\instruction_memory$rdmux[0][5][2]$b$9331 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][2]$b$9331 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][11]$9452:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][11]$a$9453, B=$memory\instruction_memory$rdmux[0][6][11]$b$9454, Y=$memory\instruction_memory$rdmux[0][5][5]$b$9340
      New ports: A={ $memory\instruction_memory$rdmux[0][6][11]$a$9453 [30] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [28:20] $memory\instruction_memory$rdmux[0][6][11]$a$9453 [18:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][6][11]$b$9454 [30] 1'0 $memory\instruction_memory$rdmux[0][6][11]$b$9454 [26] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [26] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [13] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [24:23] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [20] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [21:20] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [16] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [17:12] 1'0 $memory\instruction_memory$rdmux[0][6][11]$b$9454 [8] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [9:4] 1'0 $memory\instruction_memory$rdmux[0][6][11]$b$9454 [2] $memory\instruction_memory$rdmux[0][6][11]$b$9454 [0] }, Y={ $memory\instruction_memory$rdmux[0][5][5]$b$9340 [30] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [28:20] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [18:2] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][5][5]$b$9340 [31] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [29] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [19] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [1] } = { $memory\instruction_memory$rdmux[0][5][5]$b$9340 [28] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [28] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [3] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][1]$9422:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][1]$a$9423, B=$memory\instruction_memory$rdmux[0][6][1]$b$9424, Y=$memory\instruction_memory$rdmux[0][5][0]$b$9325
      New ports: A={ $memory\instruction_memory$rdmux[0][6][1]$a$9423 [31] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [29] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [29:15] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [12] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [13:4] $memory\instruction_memory$rdmux[0][6][1]$a$9423 [2] }, B={ $memory\instruction_memory$rdmux[0][6][1]$b$9424 [29] $memory\instruction_memory$rdmux[0][6][1]$b$9424 [30:4] $memory\instruction_memory$rdmux[0][6][1]$b$9424 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][0]$b$9325 [31:4] $memory\instruction_memory$rdmux[0][5][0]$b$9325 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$b$9325 [3] $memory\instruction_memory$rdmux[0][5][0]$b$9325 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][2]$9425:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][2]$a$9426, B=$memory\instruction_memory$rdmux[0][6][2]$b$9427, Y=$memory\instruction_memory$rdmux[0][5][1]$a$9327
      New ports: A={ $memory\instruction_memory$rdmux[0][6][2]$a$9426 [31] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [28] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [28] $memory\instruction_memory$rdmux[0][6][2]$a$9426 [28:4] 1'0 $memory\instruction_memory$rdmux[0][6][2]$a$9426 [2] }, B={ $memory\instruction_memory$rdmux[0][6][2]$b$9427 [30] $memory\instruction_memory$rdmux[0][6][2]$b$9427 [30:2] }, Y=$memory\instruction_memory$rdmux[0][5][1]$a$9327 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][1]$a$9327 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][10]$9449:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][10]$a$9450, B=$memory\instruction_memory$rdmux[0][6][10]$b$9451, Y=$memory\instruction_memory$rdmux[0][5][5]$a$9339
      New ports: A={ $memory\instruction_memory$rdmux[0][6][10]$a$9450 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9450 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][10]$b$9451 [30] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [27] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [27:20] $memory\instruction_memory$rdmux[0][6][10]$b$9451 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][5]$a$9339 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][5]$a$9339 [31] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [29] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [19] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [1:0] } = { $memory\instruction_memory$rdmux[0][5][5]$a$9339 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][7]$9440:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][7]$a$9441, B=$memory\instruction_memory$rdmux[0][6][7]$b$9442, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9334
      New ports: A={ $memory\instruction_memory$rdmux[0][6][7]$a$9441 [29] $memory\instruction_memory$rdmux[0][6][7]$a$9441 [30:4] $memory\instruction_memory$rdmux[0][6][7]$a$9441 [2] $memory\instruction_memory$rdmux[0][6][7]$a$9441 [2] }, B={ $memory\instruction_memory$rdmux[0][6][7]$b$9442 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9442 [30:15] $memory\instruction_memory$rdmux[0][6][7]$b$9442 [12] $memory\instruction_memory$rdmux[0][6][7]$b$9442 [13:2] }, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9334 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][3]$b$9334 [1:0] = 2'11
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][5]$9338:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][5]$a$9339, B=$memory\instruction_memory$rdmux[0][5][5]$b$9340, Y=$memory\instruction_memory$rdmux[0][4][2]$b$9283
      New ports: A={ $memory\instruction_memory$rdmux[0][5][5]$a$9339 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9339 [18:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][5][5]$b$9340 [30] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [28:20] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [18:2] $memory\instruction_memory$rdmux[0][5][5]$b$9340 [0] }, Y={ $memory\instruction_memory$rdmux[0][4][2]$b$9283 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][4][2]$b$9283 [31] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [29] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [19] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [1] } = { $memory\instruction_memory$rdmux[0][4][2]$b$9283 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][0]$9323:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][0]$a$9324, B=$memory\instruction_memory$rdmux[0][5][0]$b$9325, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9276
      New ports: A={ $memory\instruction_memory$rdmux[0][5][0]$a$9324 [28] $memory\instruction_memory$rdmux[0][5][0]$a$9324 [30:20] 1'0 $memory\instruction_memory$rdmux[0][5][0]$a$9324 [18:2] }, B={ $memory\instruction_memory$rdmux[0][5][0]$b$9325 [31:4] 1'0 $memory\instruction_memory$rdmux[0][5][0]$b$9325 [2] }, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9276 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][0]$a$9276 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][3]$9332:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][3]$a$9333, B=$memory\instruction_memory$rdmux[0][5][3]$b$9334, Y=$memory\instruction_memory$rdmux[0][4][1]$b$9280
      New ports: A=$memory\instruction_memory$rdmux[0][5][3]$a$9333 [31:2], B=$memory\instruction_memory$rdmux[0][5][3]$b$9334 [31:2], Y=$memory\instruction_memory$rdmux[0][4][1]$b$9280 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$b$9280 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][1]$9326:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][1]$a$9327, B=$memory\instruction_memory$rdmux[0][5][1]$b$9328, Y=$memory\instruction_memory$rdmux[0][4][0]$b$9277
      New ports: A=$memory\instruction_memory$rdmux[0][5][1]$a$9327 [31:2], B=$memory\instruction_memory$rdmux[0][5][1]$b$9328 [31:2], Y=$memory\instruction_memory$rdmux[0][4][0]$b$9277 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][0]$b$9277 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][2]$9329:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][2]$a$9330, B=$memory\instruction_memory$rdmux[0][5][2]$b$9331, Y=$memory\instruction_memory$rdmux[0][4][1]$a$9279
      New ports: A={ $memory\instruction_memory$rdmux[0][5][2]$a$9330 [31:4] $memory\instruction_memory$rdmux[0][5][2]$a$9330 [2] $memory\instruction_memory$rdmux[0][5][2]$a$9330 [2] }, B=$memory\instruction_memory$rdmux[0][5][2]$b$9331 [31:2], Y=$memory\instruction_memory$rdmux[0][4][1]$a$9279 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$a$9279 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][4]$9335:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][4]$a$9336, B=$memory\instruction_memory$rdmux[0][5][4]$b$9337, Y=$memory\instruction_memory$rdmux[0][4][2]$a$9282
      New ports: A={ $memory\instruction_memory$rdmux[0][5][4]$a$9336 [28] $memory\instruction_memory$rdmux[0][5][4]$a$9336 [30:2] }, B=$memory\instruction_memory$rdmux[0][5][4]$b$9337 [31:2], Y=$memory\instruction_memory$rdmux[0][4][2]$a$9282 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][2]$a$9282 [1:0] = 2'11
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][1]$9278:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9279, B=$memory\instruction_memory$rdmux[0][4][1]$b$9280, Y=$memory\instruction_memory$rdmux[0][3][0]$b$9253
      New ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9279 [31:2], B=$memory\instruction_memory$rdmux[0][4][1]$b$9280 [31:2], Y=$memory\instruction_memory$rdmux[0][3][0]$b$9253 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$b$9253 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][0]$9275:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9276, B=$memory\instruction_memory$rdmux[0][4][0]$b$9277, Y=$memory\instruction_memory$rdmux[0][3][0]$a$9252
      New ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9276 [31:2], B=$memory\instruction_memory$rdmux[0][4][0]$b$9277 [31:2], Y=$memory\instruction_memory$rdmux[0][3][0]$a$9252 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$a$9252 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][2]$9281:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][2]$a$9282, B=$memory\instruction_memory$rdmux[0][4][2]$b$9283, Y=$memory\instruction_memory$rdmux[0][3][1]$a$9255
      New ports: A={ $memory\instruction_memory$rdmux[0][4][2]$a$9282 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][4][2]$b$9283 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9283 [0] }, Y={ $memory\instruction_memory$rdmux[0][3][1]$a$9255 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9255 [0] }
      New connections: $memory\instruction_memory$rdmux[0][3][1]$a$9255 [1] = $memory\instruction_memory$rdmux[0][3][1]$a$9255 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][0]$9251:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9252, B=$memory\instruction_memory$rdmux[0][3][0]$b$9253, Y=$memory\instruction_memory$rdmux[0][2][0]$a$9240
      New ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9252 [31:2], B=$memory\instruction_memory$rdmux[0][3][0]$b$9253 [31:2], Y=$memory\instruction_memory$rdmux[0][2][0]$a$9240 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][2][0]$a$9240 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][1]$9254:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][1]$a$9255, B=0, Y=$memory\instruction_memory$rdmux[0][2][0]$b$9241
      New ports: A={ $memory\instruction_memory$rdmux[0][3][1]$a$9255 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9255 [0] }, B=31'0000000000000000000000000000000, Y={ $memory\instruction_memory$rdmux[0][2][0]$b$9241 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9241 [0] }
      New connections: $memory\instruction_memory$rdmux[0][2][0]$b$9241 [1] = $memory\instruction_memory$rdmux[0][2][0]$b$9241 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][2][0]$9239:
      Old ports: A=$memory\instruction_memory$rdmux[0][2][0]$a$9240, B=$memory\instruction_memory$rdmux[0][2][0]$b$9241, Y=$memory\instruction_memory$rdmux[0][1][0]$a$9234
      New ports: A={ $memory\instruction_memory$rdmux[0][2][0]$a$9240 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][2][0]$b$9241 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9241 [0] }, Y={ $memory\instruction_memory$rdmux[0][1][0]$a$9234 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9234 [0] }
      New connections: $memory\instruction_memory$rdmux[0][1][0]$a$9234 [1] = $memory\instruction_memory$rdmux[0][1][0]$a$9234 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][1][0]$9233:
      Old ports: A=$memory\instruction_memory$rdmux[0][1][0]$a$9234, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\instruction_memory$rdmux[0][0][0]$a$9231
      New ports: A={ $memory\instruction_memory$rdmux[0][1][0]$a$9234 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9234 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\instruction_memory$rdmux[0][0][0]$a$9231 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9231 [0] }
      New connections: $memory\instruction_memory$rdmux[0][0][0]$a$9231 [1] = $memory\instruction_memory$rdmux[0][0][0]$a$9231 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][0][0]$9230:
      Old ports: A=$memory\instruction_memory$rdmux[0][0][0]$a$9231, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\out
      New ports: A={ $memory\instruction_memory$rdmux[0][0][0]$a$9231 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9231 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \out [31:2] \out [0] }
      New connections: \out [1] = \out [0]
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 763 changes.

19.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~1146 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 382 cells.

19.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3714 unused wires.
<suppressed ~1 debug messages>

19.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.16. Rerunning OPT passes. (Maybe there is more to do..)

19.26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

19.26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][105]$12614:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$b$10921 [20] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [17] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [18] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [21] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [7] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [27] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [9] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$b$10921 [20] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [18] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [21] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [27] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$b$10921 [17] $memory\instruction_memory$rdmux[0][9][52]$b$10921 [7] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][111]$12632:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$b$10930 [23] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [20] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [11:8] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [25] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [31] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$b$10930 [20] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [11:10] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [8] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [25] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$b$10930 [23] $memory\instruction_memory$rdmux[0][9][55]$b$10930 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][112]$12635:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][56]$a$10932 [21] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [27] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [19] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [10] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [11] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [8] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][56]$a$10932 [21] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [19] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [10] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [11] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$a$10932 [27] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [8] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][113]$12638:
      Old ports: A={ 3'100 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][56]$b$10933 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [15] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [18] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [20] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [30] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [5] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [21] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [6] }
      New ports: A={ 3'100 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][56]$b$10933 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [15] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [18] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31:30] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [5] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [21] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][56]$b$10933 [20] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12644:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'110 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10936 [26] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [10] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [8] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [27] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [31] }
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10936 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [10] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [11] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [27] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$b$10936 [26] $memory\instruction_memory$rdmux[0][9][57]$b$10936 [8] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12656:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10942 [28] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [19] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [21] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [31] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [10] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [26] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10942 [28] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [19] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [31] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [10] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [26] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$b$10942 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10942 [21] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][121]$12662:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][60]$b$10945 [19:18] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [16] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [31] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [14] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [10] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [11] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 5'01110 }, Y={ $memory\instruction_memory$rdmux[0][9][60]$b$10945 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [16] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [31] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [14] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [22] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [11] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$b$10945 [19] $memory\instruction_memory$rdmux[0][9][60]$b$10945 [10] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12665:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 4'0011 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10947 [18:17] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [15] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [24] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [19] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [10] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [7] }
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 4'0011 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10947 [17] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [15] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [24] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [19] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [10] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10947 [7] }
      New connections: $memory\instruction_memory$rdmux[0][9][61]$a$10947 [18] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12668:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10948 [19:17] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [11] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [8:7] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [29] }
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 4'0110 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10948 [19] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [17] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [11] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [29] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$b$10948 [18] $memory\instruction_memory$rdmux[0][9][61]$b$10948 [7] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12671:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10950 [18:16] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [7] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [10] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [29] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10950 [17:16] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [10] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [29] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$10950 [18] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [7] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12674:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10951 [19:18] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [16] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [10:9] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [7] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [8] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [29] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 4'1010 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10951 [19] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [16] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [10:8] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [29] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$b$10951 [18] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [7] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][131]$12692:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 3'011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][65]$b$10960 [22] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [20] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [14:13] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [9:8] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [17] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [10] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 3'011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][65]$b$10960 [22] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [20] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [14:13] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [9] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [17] $memory\instruction_memory$rdmux[0][9][65]$b$10960 [10] }
      New connections: $memory\instruction_memory$rdmux[0][9][65]$b$10960 [8] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][132]$12695:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$a$10962 [23] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [18:17] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [26:25] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [19] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [12] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [14] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [15] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$a$10962 [23] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [17] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [26:25] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [19] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [12] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [14] $memory\instruction_memory$rdmux[0][9][66]$a$10962 [15] }
      New connections: $memory\instruction_memory$rdmux[0][9][66]$a$10962 [18] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12704:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10966 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [18] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [26] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [15:14] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [27] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [31] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [5] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10966 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [18] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [26] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [14] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [27] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [31] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$b$10966 [15] $memory\instruction_memory$rdmux[0][9][67]$b$10966 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12710:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'111 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10969 [23] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [27:26] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [7] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [30] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [10] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [31] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'111 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 5'00110 }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10969 [23] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [27:26] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [7] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [10] $memory\instruction_memory$rdmux[0][9][68]$b$10969 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][68]$b$10969 [30] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][13]$12338:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 4'1010 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][6]$b$10783 [31] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [24] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [30] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [23] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [16] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [26] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [9] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [14] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [5:4] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [2] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 5'10101 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][6]$b$10783 [31] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [24] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [30] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [23] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [16] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [26] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [9] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [14] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10783 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][6]$b$10783 [5] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12722:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10975 [23] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [18] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [21] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [15] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [7:6] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [9] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'01 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10975 [18] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [21] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [15] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [6] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$b$10975 [23] $memory\instruction_memory$rdmux[0][9][70]$b$10975 [7] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][144]$12731:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$a$10980 [29] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [25] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [20:19] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [10] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [31] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][72]$a$10980 [29] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [25] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [20:19] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$a$10980 [10] $memory\instruction_memory$rdmux[0][9][72]$a$10980 [31] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][153]$12758:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$b$10993 [31:30] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [23] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [24] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [14] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [12] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [17] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [5] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'100 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$b$10993 [31:30] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [23] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [14] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [12] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [21] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [17] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$b$10993 [24] $memory\instruction_memory$rdmux[0][9][76]$b$10993 [5] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][157]$12770:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][78]$b$10999 [23] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [27] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [30] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [24] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [5] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [21] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [28] }
      New ports: A={ 3'101 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][78]$b$10999 [23] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [30] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [24] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [21] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [28] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$b$10999 [27] $memory\instruction_memory$rdmux[0][9][78]$b$10999 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12773:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11001 [27] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [21] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [25:24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 }, B={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11001 [27] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [21] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11001 [7] }
      New connections: $memory\instruction_memory$rdmux[0][9][79]$a$11001 [25:24] = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][160]$12779:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'011 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$a$11004 [18] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [13:12] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [9:8] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [17] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [23:22] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'011 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$a$11004 [13:12] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [17] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [23:22] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$a$11004 [18] $memory\instruction_memory$rdmux[0][9][80]$a$11004 [8] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][162]$12785:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][81]$a$11007 [23] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [21] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [25] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [5] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [22] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][81]$a$11007 [21] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [25] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [5] $memory\instruction_memory$rdmux[0][9][81]$a$11007 [22] }
      New connections: $memory\instruction_memory$rdmux[0][9][81]$a$11007 [23] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12794:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 4'0010 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11011 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [21] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [22] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [15] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [25] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [27] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [10] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [31] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 4'0010 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11011 [23:22] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [15] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [25] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [27] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [10] $memory\instruction_memory$rdmux[0][9][82]$b$11011 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][82]$b$11011 [21] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][168]$12803:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 4'0110 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][84]$a$11016 [23] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [20] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [17:16] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [14] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [12] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [9:8] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [15] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [31] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [5:4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'010 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 4'0110 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][84]$a$11016 [23] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [20] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [17:16] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [14] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [12] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [9:8] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [31] $memory\instruction_memory$rdmux[0][9][84]$a$11016 [5:4] }
      New connections: $memory\instruction_memory$rdmux[0][9][84]$a$11016 [15] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][172]$12815:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][86]$a$11022 [22] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [31] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [10] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [30] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [23] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [8] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] }, B={ 3'101 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][86]$a$11022 [22] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [31] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [10] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [30] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [23] }
      New connections: { $memory\instruction_memory$rdmux[0][9][86]$a$11022 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11022 [8] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][173]$12818:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][86]$b$11023 [17] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [23] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [15] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [31] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [5] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [20] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][86]$b$11023 [17] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [23] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [31] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [5] $memory\instruction_memory$rdmux[0][9][86]$b$11023 [20] }
      New connections: $memory\instruction_memory$rdmux[0][9][86]$b$11023 [15] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][174]$12821:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][87]$a$11025 [18] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [9] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [10] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [7] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [4] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [31] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [6] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][87]$a$11025 [18] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [9] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [10] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [7] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][87]$a$11025 [4] $memory\instruction_memory$rdmux[0][9][87]$a$11025 [6] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][178]$12833:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'100 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][89]$a$11031 [18] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [15:14] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [11:10] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [6] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [8] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [31] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [17] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'100 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][89]$a$11031 [18] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [15:14] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [11] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [6] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [8] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][89]$a$11031 [10] $memory\instruction_memory$rdmux[0][9][89]$a$11031 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][182]$12845:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][91]$a$11037 [30] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [22] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [17] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [14] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [27] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [21] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [23] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][91]$a$11037 [30] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [22] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [17] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [14] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [27] $memory\instruction_memory$rdmux[0][9][91]$a$11037 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][91]$a$11037 [21] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][185]$12854:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][92]$b$11041 [24] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [15] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [25] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [12] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [9] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [6] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [10] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][92]$b$11041 [24] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [15] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [25] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [12] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [9] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][92]$b$11041 [6] $memory\instruction_memory$rdmux[0][9][92]$b$11041 [10] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][186]$12857:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][93]$a$11043 [14] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [24] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [27] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [22] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [23] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][93]$a$11043 [24] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [27] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [22] $memory\instruction_memory$rdmux[0][9][93]$a$11043 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][93]$a$11043 [14] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][188]$12863:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][94]$a$11046 [23] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [14] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [24] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [27] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [22] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][94]$a$11046 [24] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [27] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [22] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][94]$a$11046 [23] $memory\instruction_memory$rdmux[0][9][94]$a$11046 [14] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][23]$12368:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][11]$b$10798 [27:26] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [17] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [19] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [23] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [9] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [28] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [8] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'011 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$b$10798 [27:26] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [17] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [19] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [23] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$b$10798 [28] $memory\instruction_memory$rdmux[0][9][11]$b$10798 [8] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12374:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10801 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [11:7] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [23] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10801 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [9:7] $memory\instruction_memory$rdmux[0][9][12]$b$10801 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][12]$b$10801 [11:10] = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12380:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10804 [28] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [26:25] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [27] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [9] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [18] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [8] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'011 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10804 [28] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [26:25] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [27] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [9] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10804 [18] $memory\instruction_memory$rdmux[0][9][13]$b$10804 [8] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12383:
      Old ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10806 [20] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [14] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [12] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [21] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [31:30] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [23] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 4'0101 }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10806 [20] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [14] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [12] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [21] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [31] $memory\instruction_memory$rdmux[0][9][14]$a$10806 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][14]$a$10806 [30] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][2]$12305:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$a$10767 [27] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [31] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [17] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [18] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [12] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [10] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [5:4] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$a$10767 [27] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [31] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [17] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [12] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [10] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$a$10767 [18] $memory\instruction_memory$rdmux[0][9][1]$a$10767 [4] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][30]$12389:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 4'0001 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$a$10809 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [12] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [24] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [9] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [22] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 5'00011 }, B={ 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$a$10809 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [12] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [24] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [9] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10809 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][15]$a$10809 [22] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12413:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10821 [24:23] $memory\instruction_memory$rdmux[0][9][19]$a$10821 [9:8] $memory\instruction_memory$rdmux[0][9][19]$a$10821 [22] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10821 [24:23] $memory\instruction_memory$rdmux[0][9][19]$a$10821 [9:8] }
      New connections: $memory\instruction_memory$rdmux[0][9][19]$a$10821 [22] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12422:
      Old ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'11 }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10825 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [19:18] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [10:9] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [7] }
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'11 }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10825 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [19:18] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [10:9] $memory\instruction_memory$rdmux[0][9][20]$b$10825 [7] }
      New connections: $memory\instruction_memory$rdmux[0][9][20]$b$10825 [16] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][42]$12425:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][21]$a$10827 [27] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [21] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [31] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [10] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [29] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [9] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][21]$a$10827 [27] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [21] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [31] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$a$10827 [29] $memory\instruction_memory$rdmux[0][9][21]$a$10827 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][46]$12437:
      Old ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$a$10833 [31] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [19] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [26] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [14] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [27] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [5] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [2] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$a$10833 [31] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [19] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [26] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [14] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [27] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$a$10833 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10833 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][48]$12443:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 4'1110 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][24]$a$10836 [26] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [23] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [25] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [11:10] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [27] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [19] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [9] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [31] }
      New ports: A={ 4'1110 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][24]$a$10836 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [23] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [25] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [11:10] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [27] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [19] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [9] $memory\instruction_memory$rdmux[0][9][24]$a$10836 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][24]$a$10836 [26] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12449:
      Old ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10839 [23] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [20] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [10] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [11] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [8] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [18] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [7] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [31] }
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10839 [23] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [20] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [10] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [8] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [18] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [7] $memory\instruction_memory$rdmux[0][9][25]$a$10839 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][25]$a$10839 [11] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12461:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10845 [26] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [16] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [17] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [10] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [31:30] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [5] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10845 [26] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [16] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [17] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [10] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [30] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10845 [31] $memory\instruction_memory$rdmux[0][9][27]$a$10845 [5] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12464:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10846 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [10] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [11] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [8:7] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [4] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [31] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'110 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10846 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [11] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [8:7] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [4] $memory\instruction_memory$rdmux[0][9][27]$b$10846 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][27]$b$10846 [10] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12467:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10848 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [19] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [15] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [7] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [16] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [22] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10848 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [19] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [15] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [16] $memory\instruction_memory$rdmux[0][9][28]$a$10848 [22] }
      New connections: $memory\instruction_memory$rdmux[0][9][28]$a$10848 [7] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][59]$12476:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'100 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$b$10852 [31] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [19] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [16] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [14] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [12] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [7] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [5] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 4'1001 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$b$10852 [31] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [19] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [16] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [14] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [7] $memory\instruction_memory$rdmux[0][9][29]$b$10852 [5] }
      New connections: $memory\instruction_memory$rdmux[0][9][29]$b$10852 [12] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12314:
      Old ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10771 [21:20] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [31] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [18] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [17] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [24] }
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'11 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10771 [21:20] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [18] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [17] $memory\instruction_memory$rdmux[0][9][2]$b$10771 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][2]$b$10771 [31] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][60]$12479:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'01 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'001 }, Y={ $memory\instruction_memory$rdmux[0][9][30]$a$10854 [18] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [22] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [10] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [19] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [28] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [24] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B=5'01001, Y={ $memory\instruction_memory$rdmux[0][9][30]$a$10854 [22] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [10] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [28] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [24] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$a$10854 [18] $memory\instruction_memory$rdmux[0][9][30]$a$10854 [19] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][63]$12488:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][31]$b$10858 [19:16] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [24] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [30] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'010 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][31]$b$10858 [19] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [17:16] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [24] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [30] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$b$10858 [18] $memory\instruction_memory$rdmux[0][9][31]$b$10858 [7] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12491:
      Old ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'110 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10860 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [24] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [20] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [14] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [9] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [12] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [18] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [8] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'110 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10860 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [24] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [20] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [14] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [12] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [18] $memory\instruction_memory$rdmux[0][9][32]$a$10860 [8] }
      New connections: $memory\instruction_memory$rdmux[0][9][32]$a$10860 [9] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][67]$12500:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][33]$b$10864 [18] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [11] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [19] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [10] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [30] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][33]$b$10864 [11] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [19] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [10] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [30] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$b$10864 [18] $memory\instruction_memory$rdmux[0][9][33]$b$10864 [7] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12503:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10866 [24] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [18] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [19] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [16:15] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [7] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [30] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'010 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10866 [24] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [19] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [16:15] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [30] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$a$10866 [18] $memory\instruction_memory$rdmux[0][9][34]$a$10866 [7] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12521:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'100 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 4'1011 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10875 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [24] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [27] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [13:12] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [8] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 3'100 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 4'1011 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10875 [24] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [27] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [13:12] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10875 [8] }
      New connections: $memory\instruction_memory$rdmux[0][9][37]$a$10875 [18] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][78]$12533:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$a$10881 [19] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [20] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [11] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [9:8] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [10] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [31] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$a$10881 [20] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [11] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [9:8] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [10] $memory\instruction_memory$rdmux[0][9][39]$a$10881 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][39]$a$10881 [19] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][7]$12320:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [17] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [18] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [31] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [9] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [5] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$b$10774 [26] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [17] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [18] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [9] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [5] $memory\instruction_memory$rdmux[0][9][3]$b$10774 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][3]$b$10774 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][81]$12542:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][40]$b$10885 [17] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [18] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [19] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [11] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [7] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [31] }
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][40]$b$10885 [17] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [19] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [11] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [7] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [4] $memory\instruction_memory$rdmux[0][9][40]$b$10885 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][40]$b$10885 [18] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][82]$12545:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][41]$a$10887 [29] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [8] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [31] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] }, Y={ $memory\instruction_memory$rdmux[0][9][41]$a$10887 [29] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$a$10887 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10887 [31] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][84]$12551:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][42]$a$10890 [27] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [20:19] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [11] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [9] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [10] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [4] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [31] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][42]$a$10890 [20:19] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [11] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [9] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [10] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [4] $memory\instruction_memory$rdmux[0][9][42]$a$10890 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][42]$a$10890 [27] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][86]$12557:
      Old ports: A={ 4'0011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'010 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][43]$a$10893 [25] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [31] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [24] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [16] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [11:10] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [14:13] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [21] }
      New ports: A={ 4'0011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$a$10893 [25] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [31] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [24] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [16] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [11:10] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [14] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$a$10893 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10893 [21] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][93]$12578:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'011 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10903 [21:20] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [16] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [18] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [19] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [10:9] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [23] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [2] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 3'011 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10903 [21:20] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [16] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [19] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [10:9] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [23] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [8] $memory\instruction_memory$rdmux[0][9][46]$b$10903 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][46]$b$10903 [18] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][94]$12581:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][47]$a$10905 [23] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [20] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [24] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [15] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [19] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [16] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [10] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [22] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] 1'1 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12301 [30] $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22] }, Y={ $memory\instruction_memory$rdmux[0][9][47]$a$10905 [23] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [20] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [24] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [19] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [16] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [10] $memory\instruction_memory$rdmux[0][9][47]$a$10905 [22] }
      New connections: $memory\instruction_memory$rdmux[0][9][47]$a$10905 [15] = $memory\instruction_memory$rdmux[0][10][0]$b$12301 [22]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12584:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'011 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 2'01 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'101 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][47]$b$10906 [23] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [21:18] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [9] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [10] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [28] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 5'01101 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'101 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][47]$b$10906 [23] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [21:18] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [9] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [10] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [28] $memory\instruction_memory$rdmux[0][9][47]$b$10906 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][47]$b$10906 [7] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][98]$12593:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'000 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$a$10911 [19] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [11:10] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [21] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [31] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] 3'000 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$a$10911 [11:10] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [21] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10911 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][49]$a$10911 [19] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][56]$10931:
      Old ports: A={ $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10932 [27:26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [27:26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [27:26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [21] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [27] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [19] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [19] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [11:10] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [11] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [8] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] }, B={ $memory\instruction_memory$rdmux[0][9][56]$b$10933 [30] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [25] 1'1 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22:20] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [18] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [20] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [15] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [18] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [20] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [30] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [5] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [21] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [6] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$a$10080 [30] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [31] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [28:18] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [17] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [12:7] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [26] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [26] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [21] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [19] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [19] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [11:10] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [11] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [26] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10932 [31] }, B={ $memory\instruction_memory$rdmux[0][9][56]$b$10933 [30] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [25] 1'1 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22:21] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [18] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [15] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [22] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [18] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [31:30] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [5] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [21] $memory\instruction_memory$rdmux[0][9][56]$b$10933 [6] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$a$10080 [30] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [31] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [28:18] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [17] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [12:9] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [7] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10080 [6] }
      New connections: $memory\instruction_memory$rdmux[0][8][28]$a$10080 [8] = $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][62]$10949:
      Old ports: A={ $memory\instruction_memory$rdmux[0][9][62]$a$10950 [29] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$10950 [18:16] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [10:9] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [7] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [10] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [29] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [19:18] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [16] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [10:9] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [7] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [8] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [29] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$a$10089 [24] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [19:16] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [10:9] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [7] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [8] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [29] }
      New ports: A={ $memory\instruction_memory$rdmux[0][9][62]$a$10950 [29] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$10950 [17:16] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [10:9] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [10] $memory\instruction_memory$rdmux[0][9][62]$a$10950 [29] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [19] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10951 [16] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [10:8] $memory\instruction_memory$rdmux[0][9][62]$b$10951 [29] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$a$10089 [24] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [19] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [17:16] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [10:8] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [29] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$a$10089 [18] $memory\instruction_memory$rdmux[0][8][31]$a$10089 [7] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12601 [13] $memory\instruction_memory$rdmux[0][10][100]$b$12601 [31] }
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 68 changes.

19.26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~3 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 1 cells.

19.26.20. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

19.26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.23. Rerunning OPT passes. (Maybe there is more to do..)

19.26.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

19.26.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.26.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.27. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.26.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.30. Finished OPT passes. (There is nothing left to do.)

19.27. Executing ICE40_WRAPCARRY pass (wrap carries).

19.28. Executing TECHMAP pass (map to technology primitives).

19.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

19.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

19.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=11 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
No more expansions possible.
<suppressed ~2167 debug messages>

19.29. Executing OPT pass (performing simple optimizations).

19.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~254 debug messages>
Optimizing module ForwardingUnit.
Optimizing module adder.
<suppressed ~32 debug messages>
Optimizing module alu.
<suppressed ~221 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~32 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~296 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
<suppressed ~54 debug messages>
Optimizing module instruction_memory.
<suppressed ~162 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~16 debug messages>
Optimizing module top.

19.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~270 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~909 debug messages>
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~240 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
<suppressed ~273 debug messages>
Finding identical cells in module `\instruction_memory'.
<suppressed ~8121 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
<suppressed ~9 debug messages>
Finding identical cells in module `\top'.
Removed a total of 3210 cells.

19.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 154 unused cells and 1015 unused wires.
<suppressed ~163 debug messages>

19.29.5. Finished fast OPT passes.

19.30. Executing ICE40_OPT pass (performing simple optimizations).

19.30.1. Running ICE40 specific optimizations.

19.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~28 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~100 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~78 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 26 cells.

19.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

19.30.6. Rerunning OPT passes. (Removed registers in this run.)

19.30.7. Running ICE40 specific optimizations.

19.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

20.30.12. Rerunning OPT passes. (Removed registers in this run.)

20.30.13. Running ICE40 specific optimizations.

20.30.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module DSPAdd.
Optimizing module DSPSub.
Optimizing module ForwardingUnit.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

20.30.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\DSPAdd'.
Finding identical cells in module `\DSPSub'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.30.16. Executing OPT_RMDFF pass (remove dff with constant values).

20.30.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \DSPAdd..
Finding unused cells or wires in module \DSPSub..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

20.30.18. Finished OPT passes. (There is nothing left to do.)

19.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module ALUControl:
Transforming FF to FF+Enable cells in module ForwardingUnit:
Transforming FF to FF+Enable cells in module adder:
Transforming FF to FF+Enable cells in module alu:
Transforming FF to FF+Enable cells in module branch_decision:
Transforming FF to FF+Enable cells in module branch_predictor:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26967 to $_DFFE_PP_ for $0\s[1:0] [0] -> \s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26968 to $_DFFE_PP_ for $0\s[1:0] [1] -> \s [1].
Transforming FF to FF+Enable cells in module control:
Transforming FF to FF+Enable cells in module cpu:
Transforming FF to FF+Enable cells in module csr_file:
Transforming FF to FF+Enable cells in module data_mem:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33627 to $_DFFE_PP_ for $0\read_data[31:0] [0] -> \read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33628 to $_DFFE_PP_ for $0\read_data[31:0] [1] -> \read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33629 to $_DFFE_PP_ for $0\read_data[31:0] [2] -> \read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33630 to $_DFFE_PP_ for $0\read_data[31:0] [3] -> \read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33631 to $_DFFE_PP_ for $0\read_data[31:0] [4] -> \read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33632 to $_DFFE_PP_ for $0\read_data[31:0] [5] -> \read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33633 to $_DFFE_PP_ for $0\read_data[31:0] [6] -> \read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33634 to $_DFFE_PP_ for $0\read_data[31:0] [7] -> \read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33635 to $_DFFE_PP_ for $0\read_data[31:0] [8] -> \read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33636 to $_DFFE_PP_ for $0\read_data[31:0] [9] -> \read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33637 to $_DFFE_PP_ for $0\read_data[31:0] [10] -> \read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33638 to $_DFFE_PP_ for $0\read_data[31:0] [11] -> \read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33639 to $_DFFE_PP_ for $0\read_data[31:0] [12] -> \read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33640 to $_DFFE_PP_ for $0\read_data[31:0] [13] -> \read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33641 to $_DFFE_PP_ for $0\read_data[31:0] [14] -> \read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33642 to $_DFFE_PP_ for $0\read_data[31:0] [15] -> \read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33643 to $_DFFE_PP_ for $0\read_data[31:0] [16] -> \read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33644 to $_DFFE_PP_ for $0\read_data[31:0] [17] -> \read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33645 to $_DFFE_PP_ for $0\read_data[31:0] [18] -> \read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33646 to $_DFFE_PP_ for $0\read_data[31:0] [19] -> \read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33647 to $_DFFE_PP_ for $0\read_data[31:0] [20] -> \read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33648 to $_DFFE_PP_ for $0\read_data[31:0] [21] -> \read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33649 to $_DFFE_PP_ for $0\read_data[31:0] [22] -> \read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33650 to $_DFFE_PP_ for $0\read_data[31:0] [23] -> \read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33651 to $_DFFE_PP_ for $0\read_data[31:0] [24] -> \read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33652 to $_DFFE_PP_ for $0\read_data[31:0] [25] -> \read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33653 to $_DFFE_PP_ for $0\read_data[31:0] [26] -> \read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33654 to $_DFFE_PP_ for $0\read_data[31:0] [27] -> \read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33655 to $_DFFE_PP_ for $0\read_data[31:0] [28] -> \read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33656 to $_DFFE_PP_ for $0\read_data[31:0] [29] -> \read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33657 to $_DFFE_PP_ for $0\read_data[31:0] [30] -> \read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33658 to $_DFFE_PP_ for $0\read_data[31:0] [31] -> \read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33659 to $_DFFE_PP_ for $0\clk_stall[0:0] -> \clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33660 to $_DFFE_PP_ for $0\state[31:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33661 to $_DFFE_PP_ for $0\state[31:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33662 to $_DFFE_PP_ for $0\state[31:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33663 to $_DFFE_PP_ for $0\state[31:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33664 to $_DFFE_PP_ for $0\state[31:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33665 to $_DFFE_PP_ for $0\state[31:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33666 to $_DFFE_PP_ for $0\state[31:0] [6] -> \state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33667 to $_DFFE_PP_ for $0\state[31:0] [7] -> \state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33668 to $_DFFE_PP_ for $0\state[31:0] [8] -> \state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33669 to $_DFFE_PP_ for $0\state[31:0] [9] -> \state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33670 to $_DFFE_PP_ for $0\state[31:0] [10] -> \state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33671 to $_DFFE_PP_ for $0\state[31:0] [11] -> \state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33672 to $_DFFE_PP_ for $0\state[31:0] [12] -> \state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33673 to $_DFFE_PP_ for $0\state[31:0] [13] -> \state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33674 to $_DFFE_PP_ for $0\state[31:0] [14] -> \state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33675 to $_DFFE_PP_ for $0\state[31:0] [15] -> \state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33676 to $_DFFE_PP_ for $0\state[31:0] [16] -> \state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33677 to $_DFFE_PP_ for $0\state[31:0] [17] -> \state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33678 to $_DFFE_PP_ for $0\state[31:0] [18] -> \state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33679 to $_DFFE_PP_ for $0\state[31:0] [19] -> \state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33680 to $_DFFE_PP_ for $0\state[31:0] [20] -> \state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33681 to $_DFFE_PP_ for $0\state[31:0] [21] -> \state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33682 to $_DFFE_PP_ for $0\state[31:0] [22] -> \state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33683 to $_DFFE_PP_ for $0\state[31:0] [23] -> \state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33684 to $_DFFE_PP_ for $0\state[31:0] [24] -> \state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33685 to $_DFFE_PP_ for $0\state[31:0] [25] -> \state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33686 to $_DFFE_PP_ for $0\state[31:0] [26] -> \state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33687 to $_DFFE_PP_ for $0\state[31:0] [27] -> \state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33688 to $_DFFE_PP_ for $0\state[31:0] [28] -> \state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33689 to $_DFFE_PP_ for $0\state[31:0] [29] -> \state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33690 to $_DFFE_PP_ for $0\state[31:0] [30] -> \state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33691 to $_DFFE_PP_ for $0\state[31:0] [31] -> \state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33692 to $_DFFE_PP_ for $0\memread_buf[0:0] -> \memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33693 to $_DFFE_PP_ for $0\memwrite_buf[0:0] -> \memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33694 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [0] -> \write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33695 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [1] -> \write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33696 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [2] -> \write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33697 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [3] -> \write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33698 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [4] -> \write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33699 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [5] -> \write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33700 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [6] -> \write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33701 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [7] -> \write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33702 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [8] -> \write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33703 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [9] -> \write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33704 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [10] -> \write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33705 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [11] -> \write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33706 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [12] -> \write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33707 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [13] -> \write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33708 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [14] -> \write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33709 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [15] -> \write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33710 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [16] -> \write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33711 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [17] -> \write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33712 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [18] -> \write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33713 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [19] -> \write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33714 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [20] -> \write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33715 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [21] -> \write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33716 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [22] -> \write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33717 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [23] -> \write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33718 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [24] -> \write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33719 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [25] -> \write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33720 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [26] -> \write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33721 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [27] -> \write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33722 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [28] -> \write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33723 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [29] -> \write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33724 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [30] -> \write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33725 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [31] -> \write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33726 to $_DFFE_PP_ for $0\addr_buf[31:0] [0] -> \addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33727 to $_DFFE_PP_ for $0\addr_buf[31:0] [1] -> \addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33728 to $_DFFE_PP_ for $0\addr_buf[31:0] [2] -> \addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33729 to $_DFFE_PP_ for $0\addr_buf[31:0] [3] -> \addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33730 to $_DFFE_PP_ for $0\addr_buf[31:0] [4] -> \addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33731 to $_DFFE_PP_ for $0\addr_buf[31:0] [5] -> \addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33732 to $_DFFE_PP_ for $0\addr_buf[31:0] [6] -> \addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33733 to $_DFFE_PP_ for $0\addr_buf[31:0] [7] -> \addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33734 to $_DFFE_PP_ for $0\addr_buf[31:0] [8] -> \addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33735 to $_DFFE_PP_ for $0\addr_buf[31:0] [9] -> \addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33736 to $_DFFE_PP_ for $0\addr_buf[31:0] [10] -> \addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33737 to $_DFFE_PP_ for $0\addr_buf[31:0] [11] -> \addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33759 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [1] -> \sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33760 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [2] -> \sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33761 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [3] -> \sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33762 to $_DFFE_PP_ for $0\led_reg[31:0] [0] -> \led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33763 to $_DFFE_PP_ for $0\led_reg[31:0] [1] -> \led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33764 to $_DFFE_PP_ for $0\led_reg[31:0] [2] -> \led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33765 to $_DFFE_PP_ for $0\led_reg[31:0] [3] -> \led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33766 to $_DFFE_PP_ for $0\led_reg[31:0] [4] -> \led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33767 to $_DFFE_PP_ for $0\led_reg[31:0] [5] -> \led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33768 to $_DFFE_PP_ for $0\led_reg[31:0] [6] -> \led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33769 to $_DFFE_PP_ for $0\led_reg[31:0] [7] -> \led_reg [7].
Transforming FF to FF+Enable cells in module ex_mem:
Transforming FF to FF+Enable cells in module id_ex:
Transforming FF to FF+Enable cells in module if_id:
Transforming FF to FF+Enable cells in module imm_gen:
Transforming FF to FF+Enable cells in module instruction_memory:
Transforming FF to FF+Enable cells in module mem_wb:
Transforming FF to FF+Enable cells in module mux2to1:
Transforming FF to FF+Enable cells in module program_counter:
Transforming FF to FF+Enable cells in module regfile:
Transforming FF to FF+Enable cells in module sign_mask_gen:
Transforming FF to FF+Enable cells in module top:

19.32. Executing TECHMAP pass (map to technology primitives).

19.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.32.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~719 debug messages>

19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~4 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~244 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).

19.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in ALUControl.
Handling FF init values in ForwardingUnit.
Handling FF init values in adder.
Handling FF init values in alu.
Handling FF init values in branch_decision.
Handling FF init values in branch_predictor.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26968 (SB_DFFE): \s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26969 (SB_DFFN): \branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26967 (SB_DFFE): \s [0] = 0
Handling FF init values in control.
Handling FF init values in cpu.
Handling FF init values in csr_file.
Handling FF init values in data_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33661 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33659 (SB_DFFE): \clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33662 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33663 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33664 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33665 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33666 (SB_DFFE): \state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33667 (SB_DFFE): \state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33668 (SB_DFFE): \state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33669 (SB_DFFE): \state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33670 (SB_DFFE): \state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33671 (SB_DFFE): \state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33672 (SB_DFFE): \state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33673 (SB_DFFE): \state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33674 (SB_DFFE): \state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33675 (SB_DFFE): \state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33676 (SB_DFFE): \state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33677 (SB_DFFE): \state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33678 (SB_DFFE): \state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33679 (SB_DFFE): \state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33680 (SB_DFFE): \state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33681 (SB_DFFE): \state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33682 (SB_DFFE): \state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33683 (SB_DFFE): \state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33684 (SB_DFFE): \state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33685 (SB_DFFE): \state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33686 (SB_DFFE): \state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33687 (SB_DFFE): \state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33688 (SB_DFFE): \state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33689 (SB_DFFE): \state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33690 (SB_DFFE): \state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33691 (SB_DFFE): \state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$33660 (SB_DFFE): \state [0] = 0
Handling FF init values in ex_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26464 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26469 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26467 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26470 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26479 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26472 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26471 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26473 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26480 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26474 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26481 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26603 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26539 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26508 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26493 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26486 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26483 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26482 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26484 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26487 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26485 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26488 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26494 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26490 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26489 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26491 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26495 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26492 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26496 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26509 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26501 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26498 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26497 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26499 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26502 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26500 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26503 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26510 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26505 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26504 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26506 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26511 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26507 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26512 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26540 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26524 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26517 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26514 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26513 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26515 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26518 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26516 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26519 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26525 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26521 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26520 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26522 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26526 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26523 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26527 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26541 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26532 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26529 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26528 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26530 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26533 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26531 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26534 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26542 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26536 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26535 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26537 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26543 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26538 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26544 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26604 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26571 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26556 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26549 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26546 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26545 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26547 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26550 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26548 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26551 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26557 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26553 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26552 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26554 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26558 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26555 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26559 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26572 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26564 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26561 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26560 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26562 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26565 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26563 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26566 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26573 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26568 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26567 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26569 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26574 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26570 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26575 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26605 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26587 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26580 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26577 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26576 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26578 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26581 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26579 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26582 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26588 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26584 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26583 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26585 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26589 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26586 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26590 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26606 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26595 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26592 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26591 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26593 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26596 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26594 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26597 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26607 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26599 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26598 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26600 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26608 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26601 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26609 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26466 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26602 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26475 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26476 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26477 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26614 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26611 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26610 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26612 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26615 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26613 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26616 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26478 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26618 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26617 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26465 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26468 (SB_DFF): \data_out [4] = 0
Handling FF init values in id_ex.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23333 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23209 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23210 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23211 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23212 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23213 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23214 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23215 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23216 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23217 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23218 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23219 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23220 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23221 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23222 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23337 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23224 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23223 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23226 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23227 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23228 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23229 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23230 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23231 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23232 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23233 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23234 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23235 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23236 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23237 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23238 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23239 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23240 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23241 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23242 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23243 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23244 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23225 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23246 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23245 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23248 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23249 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23250 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23251 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23252 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23253 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23254 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23255 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23256 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23257 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23258 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23259 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23260 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23261 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23262 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23263 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23264 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23265 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23266 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23247 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23268 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23267 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23270 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23271 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23272 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23273 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23274 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23275 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23276 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23277 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23278 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23279 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23280 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23281 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23282 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23283 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23284 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23285 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23286 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23287 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23288 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23269 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23290 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23289 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23292 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23293 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23294 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23295 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23296 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23297 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23298 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23299 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23300 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23301 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23302 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23303 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23304 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23305 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23306 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23307 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23308 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23309 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23310 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23291 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23312 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23311 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23314 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23315 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23316 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23317 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23318 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23319 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23320 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23321 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23322 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23323 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23324 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23325 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23326 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23327 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23328 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23329 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23330 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23331 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23332 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23313 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23334 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23386 (SB_DFF): \data_out [177] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23336 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23335 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23338 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23339 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23340 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23341 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23342 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23343 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23344 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23345 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23346 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23347 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23348 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23349 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23350 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23351 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23352 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23353 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23354 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23355 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23356 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23357 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23358 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23385 (SB_DFF): \data_out [176] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23360 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23361 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23362 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23363 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23364 (SB_DFF): \data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23365 (SB_DFF): \data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23366 (SB_DFF): \data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23367 (SB_DFF): \data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23368 (SB_DFF): \data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23369 (SB_DFF): \data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23370 (SB_DFF): \data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23359 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23372 (SB_DFF): \data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23373 (SB_DFF): \data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23374 (SB_DFF): \data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23375 (SB_DFF): \data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23376 (SB_DFF): \data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23377 (SB_DFF): \data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23378 (SB_DFF): \data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23379 (SB_DFF): \data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23380 (SB_DFF): \data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23381 (SB_DFF): \data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23382 (SB_DFF): \data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23383 (SB_DFF): \data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23384 (SB_DFF): \data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23371 (SB_DFF): \data_out [162] = 0
Handling FF init values in if_id.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21694 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21688 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21632 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21633 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21634 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21635 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21636 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21637 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21638 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21639 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21640 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21641 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21690 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21643 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21642 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21645 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21646 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21647 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21648 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21649 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21650 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21651 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21652 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21653 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21654 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21655 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21656 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21657 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21658 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21659 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21660 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21661 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21662 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21663 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21644 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21665 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21664 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21667 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21668 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21669 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21670 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21671 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21672 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21673 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21674 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21675 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21676 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21677 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21678 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21679 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21680 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21681 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21682 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21683 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21684 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21685 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21666 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21687 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21631 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21689 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21686 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21691 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21692 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21693 (SB_DFF): \data_out [62] = 0
Handling FF init values in imm_gen.
Handling FF init values in instruction_memory.
Handling FF init values in mem_wb.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26626 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26627 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26631 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26644 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26636 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26633 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26632 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26634 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26637 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26635 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26638 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26645 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26640 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26639 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26641 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26646 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26642 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26647 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26675 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26659 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26652 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26649 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26648 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26650 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26653 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26651 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26654 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26660 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26656 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26655 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26657 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26661 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26658 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26662 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26676 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26667 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26664 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26663 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26665 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26668 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26666 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26669 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26677 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26671 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26670 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26672 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26678 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26673 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26679 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26738 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26706 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26691 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26684 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26681 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26680 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26682 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26685 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26683 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26686 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26692 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26688 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26687 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26689 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26693 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26690 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26694 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26707 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26699 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26696 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26695 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26697 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26700 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26698 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26701 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26708 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26703 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26702 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26704 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26709 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26705 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26710 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26739 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26722 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26715 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26712 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26711 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26713 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26716 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26714 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26717 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26723 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26719 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26718 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26720 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26724 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26721 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26725 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26740 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26730 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26727 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26726 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26728 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26731 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26729 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26732 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26741 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26734 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26733 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26735 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26629 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26736 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26630 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26625 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26737 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26674 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26643 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26628 (SB_DFF): \data_out [3] = 0
Handling FF init values in mux2to1.
Handling FF init values in program_counter.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21630 (SB_DFF): \outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21621 (SB_DFF): \outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21600 (SB_DFF): \outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21601 (SB_DFF): \outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21602 (SB_DFF): \outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21603 (SB_DFF): \outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21604 (SB_DFF): \outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21605 (SB_DFF): \outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21606 (SB_DFF): \outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21607 (SB_DFF): \outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21608 (SB_DFF): \outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21609 (SB_DFF): \outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21610 (SB_DFF): \outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21611 (SB_DFF): \outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21612 (SB_DFF): \outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21613 (SB_DFF): \outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21614 (SB_DFF): \outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21615 (SB_DFF): \outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21616 (SB_DFF): \outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21617 (SB_DFF): \outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21618 (SB_DFF): \outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21599 (SB_DFF): \outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21620 (SB_DFF): \outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21619 (SB_DFF): \outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21622 (SB_DFF): \outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21623 (SB_DFF): \outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21624 (SB_DFF): \outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21625 (SB_DFF): \outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21626 (SB_DFF): \outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21627 (SB_DFF): \outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21628 (SB_DFF): \outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21629 (SB_DFF): \outAddr [30] = 0
Handling FF init values in regfile.
Handling FF init values in sign_mask_gen.
Handling FF init values in top.

19.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in ALUControl.
Merging set/reset $_MUX_ cells into SB_FFs in ForwardingUnit.
Merging set/reset $_MUX_ cells into SB_FFs in adder.
Merging set/reset $_MUX_ cells into SB_FFs in alu.
Merging set/reset $_MUX_ cells into SB_FFs in branch_decision.
Merging set/reset $_MUX_ cells into SB_FFs in branch_predictor.
Merging set/reset $_MUX_ cells into SB_FFs in control.
Merging set/reset $_MUX_ cells into SB_FFs in cpu.
Merging set/reset $_MUX_ cells into SB_FFs in csr_file.
Merging set/reset $_MUX_ cells into SB_FFs in data_mem.
Merging set/reset $_MUX_ cells into SB_FFs in ex_mem.
Merging set/reset $_MUX_ cells into SB_FFs in id_ex.
Merging set/reset $_MUX_ cells into SB_FFs in if_id.
Merging set/reset $_MUX_ cells into SB_FFs in imm_gen.
Merging set/reset $_MUX_ cells into SB_FFs in instruction_memory.
Merging set/reset $_MUX_ cells into SB_FFs in mem_wb.
Merging set/reset $_MUX_ cells into SB_FFs in mux2to1.
Merging set/reset $_MUX_ cells into SB_FFs in program_counter.
Merging set/reset $_MUX_ cells into SB_FFs in regfile.
Merging set/reset $_MUX_ cells into SB_FFs in sign_mask_gen.
Merging set/reset $_MUX_ cells into SB_FFs in top.

19.37. Executing ICE40_OPT pass (performing simple optimizations).

19.37.1. Running ICE40 specific optimizations.

19.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~11 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~33 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~8 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~108 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~1 debug messages>

19.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~243 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 81 cells.

19.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2622 unused wires.
<suppressed ~9 debug messages>

19.37.6. Rerunning OPT passes. (Removed registers in this run.)

19.37.7. Running ICE40 specific optimizations.

19.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.37.12. Finished OPT passes. (There is nothing left to do.)

19.38. Executing TECHMAP pass (map to technology primitives).

19.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

19.38.2. Continuing TECHMAP pass.
No more expansions possible.

19.39. Executing ABC pass (technology mapping using ABC).

19.39.1. Extracting gate netlist of module `\ALUControl' to `<abc-temp-dir>/input.blif'..
Extracted 167 gates and 179 wires to a netlist network with 11 inputs and 7 outputs.

19.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      14.
ABC: Participating nodes from both networks       =      38.
ABC: Participating nodes from the first network   =      13. (  38.24 % of nodes)
ABC: Participating nodes from the second network  =      25. (  73.53 % of nodes)
ABC: Node pairs (any polarity)                    =      13. (  38.24 % of names can be moved)
ABC: Node pairs (same polarity)                   =      10. (  29.41 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

20.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       33
ABC RESULTS:        internal signals:      161
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

19.39.2. Extracting gate netlist of module `\ForwardingUnit' to `<abc-temp-dir>/input.blif'..
Extracted 143 gates and 203 wires to a netlist network with 60 inputs and 4 outputs.

19.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      15.
ABC: Participating nodes from both networks       =      28.
ABC: Participating nodes from the first network   =      14. (  22.95 % of nodes)
ABC: Participating nodes from the second network  =      14. (  22.95 % of nodes)
ABC: Node pairs (any polarity)                    =      14. (  22.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =       6. (   9.84 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       60
ABC RESULTS:        internal signals:      139
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.3. Extracting gate netlist of module `\adder' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.4. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 1392 gates and 1532 wires to a netlist network with 139 inputs and 65 outputs.

19.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     306.
ABC: Participating nodes from both networks       =     666.
ABC: Participating nodes from the first network   =     305. (  47.58 % of nodes)
ABC: Participating nodes from the second network  =     361. (  56.32 % of nodes)
ABC: Node pairs (any polarity)                    =     305. (  47.58 % of names can be moved)
ABC: Node pairs (same polarity)                   =     137. (  21.37 % of names can be moved)
ABC: Total runtime =     0.03 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

20.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      640
ABC RESULTS:        internal signals:     1328
ABC RESULTS:           input signals:      139
ABC RESULTS:          output signals:       65
Removing temp directory.

19.39.5. Extracting gate netlist of module `\branch_decision' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

19.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       7.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       4. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.6. Extracting gate netlist of module `\branch_predictor' to `<abc-temp-dir>/input.blif'..
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 3 outputs.

19.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.7. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 36 gates and 43 wires to a netlist network with 7 inputs and 12 outputs.

19.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      13.
ABC: Participating nodes from both networks       =      24.
ABC: Participating nodes from the first network   =      12. (  85.71 % of nodes)
ABC: Participating nodes from the second network  =      12. (  85.71 % of nodes)
ABC: Node pairs (any polarity)                    =      12. (  85.71 % of names can be moved)
ABC: Node pairs (same polarity)                   =      12. (  85.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       13
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       12
Removing temp directory.

19.39.8. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

19.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.9. Extracting gate netlist of module `\csr_file' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.10. Extracting gate netlist of module `\data_mem' to `<abc-temp-dir>/input.blif'..
Extracted 608 gates and 746 wires to a netlist network with 137 inputs and 104 outputs.

19.39.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      91.
ABC: Participating nodes from both networks       =     303.
ABC: Participating nodes from the first network   =     120. (  50.63 % of nodes)
ABC: Participating nodes from the second network  =     183. (  77.22 % of nodes)
ABC: Node pairs (any polarity)                    =     120. (  50.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =     101. (  42.62 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.10.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      206
ABC RESULTS:        internal signals:      505
ABC RESULTS:           input signals:      137
ABC RESULTS:          output signals:      104
Removing temp directory.

19.39.11. Extracting gate netlist of module `\ex_mem' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.12. Extracting gate netlist of module `\id_ex' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.13. Extracting gate netlist of module `\if_id' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.14. Extracting gate netlist of module `\imm_gen' to `<abc-temp-dir>/input.blif'..
Extracted 231 gates and 260 wires to a netlist network with 29 inputs and 31 outputs.

19.39.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      48.
ABC: Participating nodes from both networks       =      95.
ABC: Participating nodes from the first network   =      47. (  88.68 % of nodes)
ABC: Participating nodes from the second network  =      48. (  90.57 % of nodes)
ABC: Node pairs (any polarity)                    =      47. (  88.68 % of names can be moved)
ABC: Node pairs (same polarity)                   =      46. (  86.79 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.14.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       52
ABC RESULTS:        internal signals:      200
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       31
Removing temp directory.

20.39.16. Extracting gate netlist of module `\instruction_memory' to `<abc-temp-dir>/input.blif'..
Extracted 2632 gates and 2644 wires to a netlist network with 10 inputs and 31 outputs.

19.39.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     453.
ABC: Participating nodes from both networks       =     957.
ABC: Participating nodes from the first network   =     452. (  22.15 % of nodes)
ABC: Participating nodes from the second network  =     505. (  24.74 % of nodes)
ABC: Node pairs (any polarity)                    =     452. (  22.15 % of names can be moved)
ABC: Node pairs (same polarity)                   =     222. (  10.88 % of names can be moved)
ABC: Total runtime =     0.41 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

20.39.16.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2040
ABC RESULTS:        internal signals:     2603
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       31
Removing temp directory.

19.39.16. Extracting gate netlist of module `\mem_wb' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.17. Extracting gate netlist of module `\mux2to1' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

19.39.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      33.
ABC: Participating nodes from both networks       =      64.
ABC: Participating nodes from the first network   =      32. (  96.97 % of nodes)
ABC: Participating nodes from the second network  =      32. (  96.97 % of nodes)
ABC: Node pairs (any polarity)                    =      32. (  96.97 % of names can be moved)
ABC: Node pairs (same polarity)                   =      32. (  96.97 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.17.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

19.39.18. Extracting gate netlist of module `\program_counter' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.19. Extracting gate netlist of module `\regfile' to `<abc-temp-dir>/input.blif'..
Extracted 98 gates and 216 wires to a netlist network with 118 inputs and 66 outputs.

19.39.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      69.
ABC: Participating nodes from both networks       =     138.
ABC: Participating nodes from the first network   =      69. (  84.15 % of nodes)
ABC: Participating nodes from the second network  =      69. (  84.15 % of nodes)
ABC: Node pairs (any polarity)                    =      69. (  84.15 % of names can be moved)
ABC: Node pairs (same polarity)                   =      67. (  81.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.19.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       81
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:      118
ABC RESULTS:          output signals:       66
Removing temp directory.

19.39.20. Extracting gate netlist of module `\sign_mask_gen' to `<abc-temp-dir>/input.blif'..
Extracted 13 gates and 16 wires to a netlist network with 3 inputs and 4 outputs.

19.39.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       5.
ABC: Participating nodes from both networks       =      11.
ABC: Participating nodes from the first network   =       4. (  80.00 % of nodes)
ABC: Participating nodes from the second network  =       7. ( 140.00 % of nodes)
ABC: Node pairs (any polarity)                    =       4. (  80.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  80.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.20.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.21. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

19.39.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       2.
ABC: Participating nodes from both networks       =       2.
ABC: Participating nodes from the first network   =       1. (  50.00 % of nodes)
ABC: Participating nodes from the second network  =       1. (  50.00 % of nodes)
ABC: Node pairs (any polarity)                    =       1. (  50.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       1. (  50.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.21.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

19.40. Executing ICE40_WRAPCARRY pass (wrap carries).

19.41. Executing TECHMAP pass (map to technology primitives).

19.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 64 unused cells and 1713 unused wires.

19.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       33
  2-LUT                4
  3-LUT               10
  4-LUT               19

Eliminating LUTs.
Number of LUTs:       33
  2-LUT                4
  3-LUT               10
  4-LUT               19

Combining LUTs.
Number of LUTs:       33
  2-LUT                4
  3-LUT               10
  4-LUT               19
Discovering LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Eliminating LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Combining LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47
Discovering LUTs.
Number of LUTs:      641
  1-LUT               32
  2-LUT               52
  3-LUT              189
  4-LUT              368

Eliminating LUTs.
Number of LUTs:      641
  1-LUT               32
  2-LUT               52
  3-LUT              189
  4-LUT              368

Combining LUTs.
Number of LUTs:      640
  1-LUT               32
  2-LUT               52
  3-LUT              187
  4-LUT              369
Discovering LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1
Discovering LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Eliminating LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Combining LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33
Discovering LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Eliminating LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Combining LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5
Discovering LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Eliminating LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Combining LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Eliminating LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Combining LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20
Discovering LUTs.
Number of LUTs:     2040
  2-LUT              180
  3-LUT              443
  4-LUT             1417

Eliminating LUTs.
Number of LUTs:     2040
  2-LUT              180
  3-LUT              443
  4-LUT             1417

Combining LUTs.
Number of LUTs:     2040
  2-LUT              180
  3-LUT              443
  4-LUT             1417
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       32
  3-LUT               32

Eliminating LUTs.
Number of LUTs:       32
  3-LUT               32

Combining LUTs.
Number of LUTs:       32
  3-LUT               32
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Eliminating LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Combining LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73
Discovering LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Eliminating LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Combining LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3
Discovering LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminating LUTs.
Number of LUTs:        1
  2-LUT                1

Combining LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminated 0 LUTs.
Combined 1 LUTs.
<suppressed ~20712 debug messages>

19.43. Executing TECHMAP pass (map to technology primitives).

19.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

19.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111101000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110101100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110011010010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101111011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001010110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011101011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111110111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110001011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100110111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011011011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101101110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011011111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011110111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000001000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000001101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010111001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111111111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001010100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001110011000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011111100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110001101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101111101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101010100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110111010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111011100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111011010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000001001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010110110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011111111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000101111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010111101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010011100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010110000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111011101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001111101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
No more expansions possible.
<suppressed ~8949 debug messages>
Removed 0 unused cells and 6407 unused wires.

20.44. Executing AUTONAME pass.
Renamed 157 objects in module ALUControl (10 iterations).
Renamed 356 objects in module ForwardingUnit (10 iterations).
Renamed 6100 objects in module alu (23 iterations).
Renamed 3 objects in module branch_decision (2 iterations).
Renamed 172 objects in module branch_predictor (5 iterations).
Renamed 16 objects in module control (4 iterations).
Renamed 3 objects in module cpu (2 iterations).
Renamed 8 objects in module csr_file (2 iterations).
Renamed 1375 objects in module data_mem (22 iterations).
Renamed 155 objects in module ex_mem (2 iterations).
Renamed 178 objects in module id_ex (2 iterations).
Renamed 64 objects in module if_id (2 iterations).
Renamed 169 objects in module imm_gen (12 iterations).
Renamed 16485 objects in module instruction_memory (23 iterations).
Renamed 117 objects in module mem_wb (2 iterations).
Renamed 32 objects in module mux2to1 (2 iterations).
Renamed 32 objects in module program_counter (2 iterations).
Renamed 262 objects in module regfile (14 iterations).
Renamed 4 objects in module sign_mask_gen (2 iterations).
Renamed 1 objects in module top (2 iterations).
<suppressed ~6918 debug messages>

19.45. Executing HIERARCHY pass (managing design hierarchy).

19.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

19.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

19.46. Printing statistics.

=== ALUControl ===

   Number of wires:                 29
   Number of wire bits:             44
   Number of public wires:          29
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     SB_LUT4                        33

=== DSPAdd ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_MAC16                        1

=== DSPSub ===

   Number of wires:                  5
   Number of wire bits:             98
   Number of public wires:           5
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_MAC16                        1

=== ForwardingUnit ===

   Number of wires:                 71
   Number of wire bits:            120
   Number of public wires:          71
   Number of public wire bits:     120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     SB_LUT4                        60

=== adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     SB_CARRY                       31
     SB_LUT4                        32

=== alu ===

   Number of wires:                621
   Number of wire bits:            844
   Number of public wires:         621
   Number of public wire bits:     844
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                706
     DSPAdd                          1
     DSPSub                          1
     SB_CARRY                       64
     SB_LUT4                       640

=== branch_decision ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     SB_LUT4                         3

=== branch_predictor ===

   Number of wires:                 12
   Number of wire bits:            138
   Number of public wires:          12
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     SB_CARRY                       31
     SB_DFFE                         2
     SB_DFFN                         1
     SB_LUT4                        35

=== control ===

   Number of wires:                 14
   Number of wire bits:             20
   Number of public wires:          14
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     SB_LUT4                        13

=== cpu ===

   Number of wires:                 72
   Number of wire bits:           1772
   Number of public wires:          72
   Number of public wire bits:    1772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     ALUControl                      1
     ForwardingUnit                  1
     SB_LUT4                         3
     adder                           2
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     csr_file                        1
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        24
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== csr_file ===

   Number of wires:                 14
   Number of wire bits:            218
   Number of public wires:          14
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     SB_RAM40_4K                     8

=== data_mem ===

   Number of wires:                180
   Number of wire bits:            847
   Number of public wires:         180
   Number of public wire bits:     847
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     SB_DFFE                       122
     SB_LUT4                       206
     SB_RAM40_4K                     8

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     SB_DFF                        155

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                178
     SB_DFF                        178

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     SB_DFF                         64

=== imm_gen ===

   Number of wires:                 23
   Number of wire bits:             85
   Number of public wires:          23
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     SB_LUT4                        52

=== instruction_memory ===

   Number of wires:               6107
   Number of wire bits:         133145
   Number of public wires:        6107
   Number of public wire bits:  133145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2040
     SB_LUT4                      2040

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     SB_DFF                        117

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_LUT4                        32

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_DFF                         32

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            273
   Number of public wires:          32
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     SB_DFF                         48
     SB_LUT4                        81
     SB_RAM40_4K                     4

=== sign_mask_gen ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     SB_LUT4                         4

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     SB_HFOSC                        1
     SB_LUT4                         1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       ALUControl                    1
       ForwardingUnit                1
       adder                         2
       alu                           1
       branch_decision               1
       branch_predictor              1
       control                       1
       csr_file                      1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      24
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:               7324
   Number of wire bits:         141513
   Number of public wires:        7324
   Number of public wire bits:  141513
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4778
     SB_CARRY                       95
     SB_DFF                        594
     SB_DFFE                       124
     SB_DFFN                         1
     SB_HFOSC                        1
     SB_LUT4                      3939
     SB_MAC16                        4
     SB_RAM40_4K                    20

19.47. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
Warning: Wire ALUControl.ALUCtl has an unprocessed 'init' attribute.
checking module ForwardingUnit..
checking module adder..
checking module alu..
Warning: Wire alu.ALUOut has an unprocessed 'init' attribute.
Warning: Wire alu.Branch_Enable has an unprocessed 'init' attribute.
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
Warning: Wire imm_gen.imm has an unprocessed 'init' attribute.
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 4 problems.

19.48. Executing BLIF backend.

20. Executing JSON backend.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 32213aa5d0, CPU: user 22.29s system 0.34s, MEM: 242.96 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 27% 16x opt_rmdff (6 sec), 16% 23x opt_clean (3 sec), ...
