
STM32F767-DHT22-I2C-LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000601c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08006220  08006220  00016220  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065dc  080065dc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080065dc  080065dc  000165dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065e4  080065e4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065e4  080065e4  000165e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065e8  080065e8  000165e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080065ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  200001d4  080067c0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  080067c0  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d9af  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002026  00000000  00000000  0002dbf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e30  00000000  00000000  0002fc20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000afe  00000000  00000000  00030a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000283b9  00000000  00000000  0003154e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011639  00000000  00000000  00059907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8cad  00000000  00000000  0006af40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004af4  00000000  00000000  00163bf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001686e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	08006204 	.word	0x08006204

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	08006204 	.word	0x08006204

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to your setup

void lcd_send_cmd (char cmd)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af02      	add	r7, sp, #8
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	f023 030f 	bic.w	r3, r3, #15
 80005fc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	011b      	lsls	r3, r3, #4
 8000602:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	f043 030c 	orr.w	r3, r3, #12
 800060a:	b2db      	uxtb	r3, r3
 800060c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 800060e:	7bfb      	ldrb	r3, [r7, #15]
 8000610:	f043 0308 	orr.w	r3, r3, #8
 8000614:	b2db      	uxtb	r3, r3
 8000616:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8000618:	7bbb      	ldrb	r3, [r7, #14]
 800061a:	f043 030c 	orr.w	r3, r3, #12
 800061e:	b2db      	uxtb	r3, r3
 8000620:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8000622:	7bbb      	ldrb	r3, [r7, #14]
 8000624:	f043 0308 	orr.w	r3, r3, #8
 8000628:	b2db      	uxtb	r3, r3
 800062a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800062c:	f107 0208 	add.w	r2, r7, #8
 8000630:	2364      	movs	r3, #100	; 0x64
 8000632:	9300      	str	r3, [sp, #0]
 8000634:	2304      	movs	r3, #4
 8000636:	214e      	movs	r1, #78	; 0x4e
 8000638:	4803      	ldr	r0, [pc, #12]	; (8000648 <lcd_send_cmd+0x5c>)
 800063a:	f001 f995 	bl	8001968 <HAL_I2C_Master_Transmit>
}
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	200001f0 	.word	0x200001f0

0800064c <lcd_send_data>:

void lcd_send_data (char data)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af02      	add	r7, sp, #8
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	f023 030f 	bic.w	r3, r3, #15
 800065c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	011b      	lsls	r3, r3, #4
 8000662:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000664:	7bfb      	ldrb	r3, [r7, #15]
 8000666:	f043 030d 	orr.w	r3, r3, #13
 800066a:	b2db      	uxtb	r3, r3
 800066c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	f043 0309 	orr.w	r3, r3, #9
 8000674:	b2db      	uxtb	r3, r3
 8000676:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 8000678:	7bbb      	ldrb	r3, [r7, #14]
 800067a:	f043 030d 	orr.w	r3, r3, #13
 800067e:	b2db      	uxtb	r3, r3
 8000680:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 8000682:	7bbb      	ldrb	r3, [r7, #14]
 8000684:	f043 0309 	orr.w	r3, r3, #9
 8000688:	b2db      	uxtb	r3, r3
 800068a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800068c:	f107 0208 	add.w	r2, r7, #8
 8000690:	2364      	movs	r3, #100	; 0x64
 8000692:	9300      	str	r3, [sp, #0]
 8000694:	2304      	movs	r3, #4
 8000696:	214e      	movs	r1, #78	; 0x4e
 8000698:	4803      	ldr	r0, [pc, #12]	; (80006a8 <lcd_send_data+0x5c>)
 800069a:	f001 f965 	bl	8001968 <HAL_I2C_Master_Transmit>
}
 800069e:	bf00      	nop
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	200001f0 	.word	0x200001f0

080006ac <lcd_clear>:

void lcd_clear (void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80006b2:	2080      	movs	r0, #128	; 0x80
 80006b4:	f7ff ff9a 	bl	80005ec <lcd_send_cmd>
	for (int i=0; i<70; i++)
 80006b8:	2300      	movs	r3, #0
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	e005      	b.n	80006ca <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 80006be:	2020      	movs	r0, #32
 80006c0:	f7ff ffc4 	bl	800064c <lcd_send_data>
	for (int i=0; i<70; i++)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3301      	adds	r3, #1
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b45      	cmp	r3, #69	; 0x45
 80006ce:	ddf6      	ble.n	80006be <lcd_clear+0x12>
	}
}
 80006d0:	bf00      	nop
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	b082      	sub	sp, #8
 80006de:	af00      	add	r7, sp, #0
 80006e0:	6078      	str	r0, [r7, #4]
 80006e2:	6039      	str	r1, [r7, #0]
    switch (row)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d003      	beq.n	80006f2 <lcd_put_cur+0x18>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d005      	beq.n	80006fc <lcd_put_cur+0x22>
 80006f0:	e009      	b.n	8000706 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006f8:	603b      	str	r3, [r7, #0]
            break;
 80006fa:	e004      	b.n	8000706 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000702:	603b      	str	r3, [r7, #0]
            break;
 8000704:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	b2db      	uxtb	r3, r3
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff ff6e 	bl	80005ec <lcd_send_cmd>
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <lcd_init>:


void lcd_init (void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800071c:	2032      	movs	r0, #50	; 0x32
 800071e:	f000 fd9f 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000722:	2030      	movs	r0, #48	; 0x30
 8000724:	f7ff ff62 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000728:	2005      	movs	r0, #5
 800072a:	f000 fd99 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x30);
 800072e:	2030      	movs	r0, #48	; 0x30
 8000730:	f7ff ff5c 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000734:	2001      	movs	r0, #1
 8000736:	f000 fd93 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x30);
 800073a:	2030      	movs	r0, #48	; 0x30
 800073c:	f7ff ff56 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(10);
 8000740:	200a      	movs	r0, #10
 8000742:	f000 fd8d 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000746:	2020      	movs	r0, #32
 8000748:	f7ff ff50 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(10);
 800074c:	200a      	movs	r0, #10
 800074e:	f000 fd87 	bl	8001260 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000752:	2028      	movs	r0, #40	; 0x28
 8000754:	f7ff ff4a 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(1);
 8000758:	2001      	movs	r0, #1
 800075a:	f000 fd81 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800075e:	2008      	movs	r0, #8
 8000760:	f7ff ff44 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(1);
 8000764:	2001      	movs	r0, #1
 8000766:	f000 fd7b 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800076a:	2001      	movs	r0, #1
 800076c:	f7ff ff3e 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(1);
 8000770:	2001      	movs	r0, #1
 8000772:	f000 fd75 	bl	8001260 <HAL_Delay>
	HAL_Delay(1);
 8000776:	2001      	movs	r0, #1
 8000778:	f000 fd72 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800077c:	2006      	movs	r0, #6
 800077e:	f7ff ff35 	bl	80005ec <lcd_send_cmd>
	HAL_Delay(1);
 8000782:	2001      	movs	r0, #1
 8000784:	f000 fd6c 	bl	8001260 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000788:	200c      	movs	r0, #12
 800078a:	f7ff ff2f 	bl	80005ec <lcd_send_cmd>
}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}

08000792 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	b082      	sub	sp, #8
 8000796:	af00      	add	r7, sp, #0
 8000798:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800079a:	e006      	b.n	80007aa <lcd_send_string+0x18>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	1c5a      	adds	r2, r3, #1
 80007a0:	607a      	str	r2, [r7, #4]
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff ff51 	bl	800064c <lcd_send_data>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d1f4      	bne.n	800079c <lcd_send_string+0xa>
}
 80007b2:	bf00      	nop
 80007b4:	bf00      	nop
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <delay_us>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* --- Microsecond delay using TIM6 --- */
void delay_us (uint16_t us)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	80fb      	strh	r3, [r7, #6]
	/*change your code here for the delay in microseconds*/
	__HAL_TIM_SET_COUNTER(&htim6, 0); // reset counter
 80007c6:	4b09      	ldr	r3, [pc, #36]	; (80007ec <delay_us+0x30>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim6)) < us); // wait until counter reaches us
 80007ce:	bf00      	nop
 80007d0:	4b06      	ldr	r3, [pc, #24]	; (80007ec <delay_us+0x30>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80007d6:	88fb      	ldrh	r3, [r7, #6]
 80007d8:	429a      	cmp	r2, r3
 80007da:	d3f9      	bcc.n	80007d0 <delay_us+0x14>
}
 80007dc:	bf00      	nop
 80007de:	bf00      	nop
 80007e0:	370c      	adds	r7, #12
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000244 	.word	0x20000244

080007f0 <Display_Temp>:

void Display_Temp  (float Temp)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b088      	sub	sp, #32
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = {0};
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
	lcd_put_cur(0,0);
 800080c:	2100      	movs	r1, #0
 800080e:	2000      	movs	r0, #0
 8000810:	f7ff ff63 	bl	80006da <lcd_put_cur>

	sprintf (str, "TEMP: %.2f ", Temp);
 8000814:	edd7 7a01 	vldr	s15, [r7, #4]
 8000818:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800081c:	f107 000c 	add.w	r0, r7, #12
 8000820:	ec53 2b17 	vmov	r2, r3, d7
 8000824:	4907      	ldr	r1, [pc, #28]	; (8000844 <Display_Temp+0x54>)
 8000826:	f003 fc19 	bl	800405c <siprintf>
	lcd_send_string(str);
 800082a:	f107 030c 	add.w	r3, r7, #12
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ffaf 	bl	8000792 <lcd_send_string>
	lcd_send_data('C');
 8000834:	2043      	movs	r0, #67	; 0x43
 8000836:	f7ff ff09 	bl	800064c <lcd_send_data>
}
 800083a:	bf00      	nop
 800083c:	3720      	adds	r7, #32
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	08006220 	.word	0x08006220

08000848 <Display_Rh>:

void Display_Rh  (float Rh)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b088      	sub	sp, #32
 800084c:	af00      	add	r7, sp, #0
 800084e:	ed87 0a01 	vstr	s0, [r7, #4]
	char str[20] = {0};
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
	lcd_put_cur(1,0);
 8000864:	2100      	movs	r1, #0
 8000866:	2001      	movs	r0, #1
 8000868:	f7ff ff37 	bl	80006da <lcd_put_cur>

	sprintf (str, "RH: %.2f ", Rh);
 800086c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000870:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000874:	f107 000c 	add.w	r0, r7, #12
 8000878:	ec53 2b17 	vmov	r2, r3, d7
 800087c:	4907      	ldr	r1, [pc, #28]	; (800089c <Display_Rh+0x54>)
 800087e:	f003 fbed 	bl	800405c <siprintf>
	lcd_send_string(str);
 8000882:	f107 030c 	add.w	r3, r7, #12
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff ff83 	bl	8000792 <lcd_send_string>
	lcd_send_data('%');
 800088c:	2025      	movs	r0, #37	; 0x25
 800088e:	f7ff fedd 	bl	800064c <lcd_send_data>
}
 8000892:	bf00      	nop
 8000894:	3720      	adds	r7, #32
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	0800622c 	.word	0x0800622c

080008a0 <Set_Pin_Output>:
float Temperature = 0;
float Humidity = 0;
uint8_t Presence = 0;

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b088      	sub	sp, #32
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	460b      	mov	r3, r1
 80008aa:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ac:	f107 030c 	add.w	r3, r7, #12
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
 80008b4:	605a      	str	r2, [r3, #4]
 80008b6:	609a      	str	r2, [r3, #8]
 80008b8:	60da      	str	r2, [r3, #12]
 80008ba:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80008bc:	887b      	ldrh	r3, [r7, #2]
 80008be:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80008c0:	2311      	movs	r3, #17
 80008c2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80008c8:	f107 030c 	add.w	r3, r7, #12
 80008cc:	4619      	mov	r1, r3
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f000 fdd0 	bl	8001474 <HAL_GPIO_Init>
}
 80008d4:	bf00      	nop
 80008d6:	3720      	adds	r7, #32
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	460b      	mov	r3, r1
 80008e6:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80008f8:	887b      	ldrh	r3, [r7, #2]
 80008fa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fc:	2300      	movs	r3, #0
 80008fe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000904:	f107 030c 	add.w	r3, r7, #12
 8000908:	4619      	mov	r1, r3
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f000 fdb2 	bl	8001474 <HAL_GPIO_Init>
}
 8000910:	bf00      	nop
 8000912:	3720      	adds	r7, #32
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}

08000918 <DHT22_Start>:
#define DHT22_PORT GPIOB
#define DHT22_PIN GPIO_PIN_1

/* --- Start DHT22 --- */
void DHT22_Start (void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
	Set_Pin_Output(DHT22_PORT, DHT22_PIN); // set the pin as output
 800091c:	2102      	movs	r1, #2
 800091e:	480d      	ldr	r0, [pc, #52]	; (8000954 <DHT22_Start+0x3c>)
 8000920:	f7ff ffbe 	bl	80008a0 <Set_Pin_Output>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0); // pulls the pin low
 8000924:	2200      	movs	r2, #0
 8000926:	2102      	movs	r1, #2
 8000928:	480a      	ldr	r0, [pc, #40]	; (8000954 <DHT22_Start+0x3c>)
 800092a:	f000 ff67 	bl	80017fc <HAL_GPIO_WritePin>
	delay_us(1200); // wait for > 1ms
 800092e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000932:	f7ff ff43 	bl	80007bc <delay_us>

	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 1); // pulls the pin high
 8000936:	2201      	movs	r2, #1
 8000938:	2102      	movs	r1, #2
 800093a:	4806      	ldr	r0, [pc, #24]	; (8000954 <DHT22_Start+0x3c>)
 800093c:	f000 ff5e 	bl	80017fc <HAL_GPIO_WritePin>
	delay_us(20); // wait for 30us
 8000940:	2014      	movs	r0, #20
 8000942:	f7ff ff3b 	bl	80007bc <delay_us>

	Set_Pin_Input(DHT22_PORT, DHT22_PIN); // set as input
 8000946:	2102      	movs	r1, #2
 8000948:	4802      	ldr	r0, [pc, #8]	; (8000954 <DHT22_Start+0x3c>)
 800094a:	f7ff ffc7 	bl	80008dc <Set_Pin_Input>
}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40020400 	.word	0x40020400

08000958 <DHT22_Check_Response>:

/* --- Check DHT22 response --- */
uint8_t DHT22_Check_Response(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	71fb      	strb	r3, [r7, #7]
	delay_us(40); // wait for 40us
 8000962:	2028      	movs	r0, #40	; 0x28
 8000964:	f7ff ff2a 	bl	80007bc <delay_us>
	if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) // if pin is low
 8000968:	2102      	movs	r1, #2
 800096a:	4811      	ldr	r0, [pc, #68]	; (80009b0 <DHT22_Check_Response+0x58>)
 800096c:	f000 ff2e 	bl	80017cc <HAL_GPIO_ReadPin>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d10e      	bne.n	8000994 <DHT22_Check_Response+0x3c>
	{
		delay_us(80); // wait for 80us
 8000976:	2050      	movs	r0, #80	; 0x50
 8000978:	f7ff ff20 	bl	80007bc <delay_us>

		if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1; // if the pin is high, response is ok
 800097c:	2102      	movs	r1, #2
 800097e:	480c      	ldr	r0, [pc, #48]	; (80009b0 <DHT22_Check_Response+0x58>)
 8000980:	f000 ff24 	bl	80017cc <HAL_GPIO_ReadPin>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d002      	beq.n	8000990 <DHT22_Check_Response+0x38>
 800098a:	2301      	movs	r3, #1
 800098c:	71fb      	strb	r3, [r7, #7]
 800098e:	e001      	b.n	8000994 <DHT22_Check_Response+0x3c>
		else Response = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))); // wait for the pin to go low
 8000994:	bf00      	nop
 8000996:	2102      	movs	r1, #2
 8000998:	4805      	ldr	r0, [pc, #20]	; (80009b0 <DHT22_Check_Response+0x58>)
 800099a:	f000 ff17 	bl	80017cc <HAL_GPIO_ReadPin>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d1f8      	bne.n	8000996 <DHT22_Check_Response+0x3e>
	return Response;
 80009a4:	79fb      	ldrb	r3, [r7, #7]
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40020400 	.word	0x40020400

080009b4 <DHT22_Read>:

/* --- Read 1 byte from DHT22 --- */
uint8_t DHT22_Read (void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
    uint8_t i = 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	71fb      	strb	r3, [r7, #7]
    uint8_t j;
    uint32_t timeout;

    for (j = 0; j < 8; j++)
 80009be:	2300      	movs	r3, #0
 80009c0:	71bb      	strb	r3, [r7, #6]
 80009c2:	e03e      	b.n	8000a42 <DHT22_Read+0x8e>
    {
    	timeout = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	603b      	str	r3, [r7, #0]
        while (!HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) // wait for HIGH
 80009c8:	e008      	b.n	80009dc <DHT22_Read+0x28>
        {
        	if (++timeout > 1000) return 0;
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	3301      	adds	r3, #1
 80009ce:	603b      	str	r3, [r7, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009d6:	d901      	bls.n	80009dc <DHT22_Read+0x28>
 80009d8:	2300      	movs	r3, #0
 80009da:	e036      	b.n	8000a4a <DHT22_Read+0x96>
        while (!HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN)) // wait for HIGH
 80009dc:	2102      	movs	r1, #2
 80009de:	481d      	ldr	r0, [pc, #116]	; (8000a54 <DHT22_Read+0xa0>)
 80009e0:	f000 fef4 	bl	80017cc <HAL_GPIO_ReadPin>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d0ef      	beq.n	80009ca <DHT22_Read+0x16>
        }
        delay_us(40);                                       // 40 Âµs
 80009ea:	2028      	movs	r0, #40	; 0x28
 80009ec:	f7ff fee6 	bl	80007bc <delay_us>

        if (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 80009f0:	2102      	movs	r1, #2
 80009f2:	4818      	ldr	r0, [pc, #96]	; (8000a54 <DHT22_Read+0xa0>)
 80009f4:	f000 feea 	bl	80017cc <HAL_GPIO_ReadPin>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d00b      	beq.n	8000a16 <DHT22_Read+0x62>
        	i |= (1 << (7 - j));
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	f1c3 0307 	rsb	r3, r3, #7
 8000a04:	2201      	movs	r2, #1
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	b25a      	sxtb	r2, r3
 8000a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	b25b      	sxtb	r3, r3
 8000a14:	71fb      	strb	r3, [r7, #7]

        timeout = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	603b      	str	r3, [r7, #0]
        while (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8000a1a:	e008      	b.n	8000a2e <DHT22_Read+0x7a>
        {
        	if (++timeout > 1000) return 0;
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	603b      	str	r3, [r7, #0]
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a28:	d901      	bls.n	8000a2e <DHT22_Read+0x7a>
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	e00d      	b.n	8000a4a <DHT22_Read+0x96>
        while (HAL_GPIO_ReadPin(DHT22_PORT, DHT22_PIN))
 8000a2e:	2102      	movs	r1, #2
 8000a30:	4808      	ldr	r0, [pc, #32]	; (8000a54 <DHT22_Read+0xa0>)
 8000a32:	f000 fecb 	bl	80017cc <HAL_GPIO_ReadPin>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d1ef      	bne.n	8000a1c <DHT22_Read+0x68>
    for (j = 0; j < 8; j++)
 8000a3c:	79bb      	ldrb	r3, [r7, #6]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	71bb      	strb	r3, [r7, #6]
 8000a42:	79bb      	ldrb	r3, [r7, #6]
 8000a44:	2b07      	cmp	r3, #7
 8000a46:	d9bd      	bls.n	80009c4 <DHT22_Read+0x10>
        }

    }
    return i;
 8000a48:	79fb      	ldrb	r3, [r7, #7]
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40020400 	.word	0x40020400

08000a58 <DHT22_Read_Data>:

/* --- Read Temperature & Humidity --- */
uint8_t DHT22_Read_Data(float *Temperature, float *Humidity)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
    uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2, SUM;
    uint16_t RH, TEMP;
    uint8_t Presence;

    DHT22_Start();
 8000a62:	f7ff ff59 	bl	8000918 <DHT22_Start>
    Presence = DHT22_Check_Response();
 8000a66:	f7ff ff77 	bl	8000958 <DHT22_Check_Response>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	75fb      	strb	r3, [r7, #23]
    if(Presence != 1) return 0; // no response
 8000a6e:	7dfb      	ldrb	r3, [r7, #23]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d001      	beq.n	8000a78 <DHT22_Read_Data+0x20>
 8000a74:	2300      	movs	r3, #0
 8000a76:	e04d      	b.n	8000b14 <DHT22_Read_Data+0xbc>

    Rh_byte1   = DHT22_Read();
 8000a78:	f7ff ff9c 	bl	80009b4 <DHT22_Read>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	75bb      	strb	r3, [r7, #22]
    Rh_byte2   = DHT22_Read();
 8000a80:	f7ff ff98 	bl	80009b4 <DHT22_Read>
 8000a84:	4603      	mov	r3, r0
 8000a86:	757b      	strb	r3, [r7, #21]
    Temp_byte1 = DHT22_Read();
 8000a88:	f7ff ff94 	bl	80009b4 <DHT22_Read>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	753b      	strb	r3, [r7, #20]
    Temp_byte2 = DHT22_Read();
 8000a90:	f7ff ff90 	bl	80009b4 <DHT22_Read>
 8000a94:	4603      	mov	r3, r0
 8000a96:	74fb      	strb	r3, [r7, #19]
    SUM        = DHT22_Read();
 8000a98:	f7ff ff8c 	bl	80009b4 <DHT22_Read>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	74bb      	strb	r3, [r7, #18]

    // Correct checksum: sum modulo 256
    if (((Rh_byte1 + Rh_byte2 + Temp_byte1 + Temp_byte2) & 0xFF) != SUM)
 8000aa0:	7dba      	ldrb	r2, [r7, #22]
 8000aa2:	7d7b      	ldrb	r3, [r7, #21]
 8000aa4:	441a      	add	r2, r3
 8000aa6:	7d3b      	ldrb	r3, [r7, #20]
 8000aa8:	441a      	add	r2, r3
 8000aaa:	7cfb      	ldrb	r3, [r7, #19]
 8000aac:	4413      	add	r3, r2
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	7cbb      	ldrb	r3, [r7, #18]
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	d001      	beq.n	8000aba <DHT22_Read_Data+0x62>
        return 0; // checksum fail
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	e02c      	b.n	8000b14 <DHT22_Read_Data+0xbc>

    RH   = (Rh_byte1 << 8) | Rh_byte2;
 8000aba:	7dbb      	ldrb	r3, [r7, #22]
 8000abc:	021b      	lsls	r3, r3, #8
 8000abe:	b21a      	sxth	r2, r3
 8000ac0:	7d7b      	ldrb	r3, [r7, #21]
 8000ac2:	b21b      	sxth	r3, r3
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	b21b      	sxth	r3, r3
 8000ac8:	823b      	strh	r3, [r7, #16]
    TEMP = (Temp_byte1 << 8) | Temp_byte2;
 8000aca:	7d3b      	ldrb	r3, [r7, #20]
 8000acc:	021b      	lsls	r3, r3, #8
 8000ace:	b21a      	sxth	r2, r3
 8000ad0:	7cfb      	ldrb	r3, [r7, #19]
 8000ad2:	b21b      	sxth	r3, r3
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	b21b      	sxth	r3, r3
 8000ad8:	81fb      	strh	r3, [r7, #14]

    *Humidity    = RH / 10.0;
 8000ada:	8a3b      	ldrh	r3, [r7, #16]
 8000adc:	ee07 3a90 	vmov	s15, r3
 8000ae0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000ae4:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8000ae8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000aec:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	edc3 7a00 	vstr	s15, [r3]
    *Temperature = TEMP / 10.0;
 8000af6:	89fb      	ldrh	r3, [r7, #14]
 8000af8:	ee07 3a90 	vmov	s15, r3
 8000afc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b00:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8000b04:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b08:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	edc3 7a00 	vstr	s15, [r3]

    return 1; // success
 8000b12:	2301      	movs	r3, #1
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3718      	adds	r7, #24
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b20:	f000 fb41 	bl	80011a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b24:	f000 f842 	bl	8000bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b28:	f000 f91e 	bl	8000d68 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b2c:	f000 f8a6 	bl	8000c7c <MX_I2C1_Init>
  MX_TIM6_Init();
 8000b30:	f000 f8e4 	bl	8000cfc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim6);
 8000b34:	4818      	ldr	r0, [pc, #96]	; (8000b98 <main+0x7c>)
 8000b36:	f002 fc01 	bl	800333c <HAL_TIM_Base_Start>

  lcd_init();
 8000b3a:	f7ff fded 	bl	8000718 <lcd_init>
  lcd_send_string ("Initializing....");
 8000b3e:	4817      	ldr	r0, [pc, #92]	; (8000b9c <main+0x80>)
 8000b40:	f7ff fe27 	bl	8000792 <lcd_send_string>
  HAL_Delay(2000);
 8000b44:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000b48:	f000 fb8a 	bl	8001260 <HAL_Delay>
  lcd_clear();
 8000b4c:	f7ff fdae 	bl	80006ac <lcd_clear>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    if(DHT22_Read_Data(&Temperature, &Humidity))
 8000b50:	4913      	ldr	r1, [pc, #76]	; (8000ba0 <main+0x84>)
 8000b52:	4814      	ldr	r0, [pc, #80]	; (8000ba4 <main+0x88>)
 8000b54:	f7ff ff80 	bl	8000a58 <DHT22_Read_Data>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d00e      	beq.n	8000b7c <main+0x60>
	    {
	        Display_Temp(Temperature);
 8000b5e:	4b11      	ldr	r3, [pc, #68]	; (8000ba4 <main+0x88>)
 8000b60:	edd3 7a00 	vldr	s15, [r3]
 8000b64:	eeb0 0a67 	vmov.f32	s0, s15
 8000b68:	f7ff fe42 	bl	80007f0 <Display_Temp>
	        Display_Rh(Humidity);
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <main+0x84>)
 8000b6e:	edd3 7a00 	vldr	s15, [r3]
 8000b72:	eeb0 0a67 	vmov.f32	s0, s15
 8000b76:	f7ff fe67 	bl	8000848 <Display_Rh>
 8000b7a:	e008      	b.n	8000b8e <main+0x72>
	    }
	    else
	    {
	        lcd_clear();
 8000b7c:	f7ff fd96 	bl	80006ac <lcd_clear>
	        lcd_put_cur(0,0);
 8000b80:	2100      	movs	r1, #0
 8000b82:	2000      	movs	r0, #0
 8000b84:	f7ff fda9 	bl	80006da <lcd_put_cur>
	        lcd_send_string("Checksum/Error");
 8000b88:	4807      	ldr	r0, [pc, #28]	; (8000ba8 <main+0x8c>)
 8000b8a:	f7ff fe02 	bl	8000792 <lcd_send_string>
	    }
	    HAL_Delay(2000); // wait 2s
 8000b8e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000b92:	f000 fb65 	bl	8001260 <HAL_Delay>
	    if(DHT22_Read_Data(&Temperature, &Humidity))
 8000b96:	e7db      	b.n	8000b50 <main+0x34>
 8000b98:	20000244 	.word	0x20000244
 8000b9c:	08006238 	.word	0x08006238
 8000ba0:	20000294 	.word	0x20000294
 8000ba4:	20000290 	.word	0x20000290
 8000ba8:	0800624c 	.word	0x0800624c

08000bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b094      	sub	sp, #80	; 0x50
 8000bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb2:	f107 031c 	add.w	r3, r7, #28
 8000bb6:	2234      	movs	r2, #52	; 0x34
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f003 fab1 	bl	8004122 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc0:	f107 0308 	add.w	r3, r7, #8
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bd0:	4b28      	ldr	r3, [pc, #160]	; (8000c74 <SystemClock_Config+0xc8>)
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd4:	4a27      	ldr	r2, [pc, #156]	; (8000c74 <SystemClock_Config+0xc8>)
 8000bd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bda:	6413      	str	r3, [r2, #64]	; 0x40
 8000bdc:	4b25      	ldr	r3, [pc, #148]	; (8000c74 <SystemClock_Config+0xc8>)
 8000bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000be8:	4b23      	ldr	r3, [pc, #140]	; (8000c78 <SystemClock_Config+0xcc>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000bf0:	4a21      	ldr	r2, [pc, #132]	; (8000c78 <SystemClock_Config+0xcc>)
 8000bf2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf6:	6013      	str	r3, [r2, #0]
 8000bf8:	4b1f      	ldr	r3, [pc, #124]	; (8000c78 <SystemClock_Config+0xcc>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c00:	603b      	str	r3, [r7, #0]
 8000c02:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c04:	2301      	movs	r3, #1
 8000c06:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c0c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c12:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c16:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c18:	2304      	movs	r3, #4
 8000c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000c1c:	2364      	movs	r3, #100	; 0x64
 8000c1e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c20:	2302      	movs	r3, #2
 8000c22:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c24:	2304      	movs	r3, #4
 8000c26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2c:	f107 031c 	add.w	r3, r7, #28
 8000c30:	4618      	mov	r0, r3
 8000c32:	f001 fa63 	bl	80020fc <HAL_RCC_OscConfig>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c3c:	f000 f8de 	bl	8000dfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c40:	230f      	movs	r3, #15
 8000c42:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c44:	2302      	movs	r3, #2
 8000c46:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c50:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c56:	f107 0308 	add.w	r3, r7, #8
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f001 fcfb 	bl	8002658 <HAL_RCC_ClockConfig>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000c68:	f000 f8c8 	bl	8000dfc <Error_Handler>
  }
}
 8000c6c:	bf00      	nop
 8000c6e:	3750      	adds	r7, #80	; 0x50
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40007000 	.word	0x40007000

08000c7c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c80:	4b1b      	ldr	r3, [pc, #108]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000c82:	4a1c      	ldr	r2, [pc, #112]	; (8000cf4 <MX_I2C1_Init+0x78>)
 8000c84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00606092;
 8000c86:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000c88:	4a1b      	ldr	r2, [pc, #108]	; (8000cf8 <MX_I2C1_Init+0x7c>)
 8000c8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c8c:	4b18      	ldr	r3, [pc, #96]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c92:	4b17      	ldr	r3, [pc, #92]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000c94:	2201      	movs	r2, #1
 8000c96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c98:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c9e:	4b14      	ldr	r3, [pc, #80]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ca4:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000caa:	4b11      	ldr	r3, [pc, #68]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cb0:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cb6:	480e      	ldr	r0, [pc, #56]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000cb8:	f000 fdba 	bl	8001830 <HAL_I2C_Init>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000cc2:	f000 f89b 	bl	8000dfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	4809      	ldr	r0, [pc, #36]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000cca:	f001 f97f 	bl	8001fcc <HAL_I2CEx_ConfigAnalogFilter>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000cd4:	f000 f892 	bl	8000dfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4805      	ldr	r0, [pc, #20]	; (8000cf0 <MX_I2C1_Init+0x74>)
 8000cdc:	f001 f9c1 	bl	8002062 <HAL_I2CEx_ConfigDigitalFilter>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ce6:	f000 f889 	bl	8000dfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200001f0 	.word	0x200001f0
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	00606092 	.word	0x00606092

08000cfc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d02:	1d3b      	adds	r3, r7, #4
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d0e:	4a15      	ldr	r2, [pc, #84]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 8000d12:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d14:	2231      	movs	r2, #49	; 0x31
 8000d16:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b11      	ldr	r3, [pc, #68]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000d1e:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d24:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d2c:	480c      	ldr	r0, [pc, #48]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d2e:	f002 faad 	bl	800328c <HAL_TIM_Base_Init>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000d38:	f000 f860 	bl	8000dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	4619      	mov	r1, r3
 8000d48:	4805      	ldr	r0, [pc, #20]	; (8000d60 <MX_TIM6_Init+0x64>)
 8000d4a:	f002 fc0d 	bl	8003568 <HAL_TIMEx_MasterConfigSynchronization>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000d54:	f000 f852 	bl	8000dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d58:	bf00      	nop
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000244 	.word	0x20000244
 8000d64:	40001000 	.word	0x40001000

08000d68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b088      	sub	sp, #32
 8000d6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6e:	f107 030c 	add.w	r3, r7, #12
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	4a1c      	ldr	r2, [pc, #112]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d88:	6313      	str	r3, [r2, #48]	; 0x30
 8000d8a:	4b1a      	ldr	r3, [pc, #104]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d92:	60bb      	str	r3, [r7, #8]
 8000d94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d96:	4b17      	ldr	r3, [pc, #92]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	4a16      	ldr	r2, [pc, #88]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000d9c:	f043 0302 	orr.w	r3, r3, #2
 8000da0:	6313      	str	r3, [r2, #48]	; 0x30
 8000da2:	4b14      	ldr	r3, [pc, #80]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4b11      	ldr	r3, [pc, #68]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	4a10      	ldr	r2, [pc, #64]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dba:	4b0e      	ldr	r3, [pc, #56]	; (8000df4 <MX_GPIO_Init+0x8c>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	603b      	str	r3, [r7, #0]
 8000dc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2102      	movs	r1, #2
 8000dca:	480b      	ldr	r0, [pc, #44]	; (8000df8 <MX_GPIO_Init+0x90>)
 8000dcc:	f000 fd16 	bl	80017fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	4619      	mov	r1, r3
 8000de6:	4804      	ldr	r0, [pc, #16]	; (8000df8 <MX_GPIO_Init+0x90>)
 8000de8:	f000 fb44 	bl	8001474 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000dec:	bf00      	nop
 8000dee:	3720      	adds	r7, #32
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40020400 	.word	0x40020400

08000dfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e00:	b672      	cpsid	i
}
 8000e02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e04:	e7fe      	b.n	8000e04 <Error_Handler+0x8>
	...

08000e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <HAL_MspInit+0x44>)
 8000e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e12:	4a0e      	ldr	r2, [pc, #56]	; (8000e4c <HAL_MspInit+0x44>)
 8000e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e18:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	; (8000e4c <HAL_MspInit+0x44>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e26:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <HAL_MspInit+0x44>)
 8000e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2a:	4a08      	ldr	r2, [pc, #32]	; (8000e4c <HAL_MspInit+0x44>)
 8000e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e30:	6453      	str	r3, [r2, #68]	; 0x44
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HAL_MspInit+0x44>)
 8000e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e3a:	603b      	str	r3, [r7, #0]
 8000e3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	40023800 	.word	0x40023800

08000e50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b0ae      	sub	sp, #184	; 0xb8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e68:	f107 0314 	add.w	r3, r7, #20
 8000e6c:	2290      	movs	r2, #144	; 0x90
 8000e6e:	2100      	movs	r1, #0
 8000e70:	4618      	mov	r0, r3
 8000e72:	f003 f956 	bl	8004122 <memset>
  if(hi2c->Instance==I2C1)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a22      	ldr	r2, [pc, #136]	; (8000f04 <HAL_I2C_MspInit+0xb4>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d13c      	bne.n	8000efa <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000e80:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e84:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e8a:	f107 0314 	add.w	r3, r7, #20
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f001 fdd4 	bl	8002a3c <HAL_RCCEx_PeriphCLKConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000e9a:	f7ff ffaf 	bl	8000dfc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9e:	4b1a      	ldr	r3, [pc, #104]	; (8000f08 <HAL_I2C_MspInit+0xb8>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea2:	4a19      	ldr	r2, [pc, #100]	; (8000f08 <HAL_I2C_MspInit+0xb8>)
 8000ea4:	f043 0302 	orr.w	r3, r3, #2
 8000ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eaa:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <HAL_I2C_MspInit+0xb8>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eae:	f003 0302 	and.w	r3, r3, #2
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eb6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000eba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ebe:	2312      	movs	r3, #18
 8000ec0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ed0:	2304      	movs	r3, #4
 8000ed2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000eda:	4619      	mov	r1, r3
 8000edc:	480b      	ldr	r0, [pc, #44]	; (8000f0c <HAL_I2C_MspInit+0xbc>)
 8000ede:	f000 fac9 	bl	8001474 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ee2:	4b09      	ldr	r3, [pc, #36]	; (8000f08 <HAL_I2C_MspInit+0xb8>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	4a08      	ldr	r2, [pc, #32]	; (8000f08 <HAL_I2C_MspInit+0xb8>)
 8000ee8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000eec:	6413      	str	r3, [r2, #64]	; 0x40
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <HAL_I2C_MspInit+0xb8>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000efa:	bf00      	nop
 8000efc:	37b8      	adds	r7, #184	; 0xb8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40005400 	.word	0x40005400
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40020400 	.word	0x40020400

08000f10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b085      	sub	sp, #20
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a0a      	ldr	r2, [pc, #40]	; (8000f48 <HAL_TIM_Base_MspInit+0x38>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10b      	bne.n	8000f3a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000f22:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <HAL_TIM_Base_MspInit+0x3c>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	4a09      	ldr	r2, [pc, #36]	; (8000f4c <HAL_TIM_Base_MspInit+0x3c>)
 8000f28:	f043 0310 	orr.w	r3, r3, #16
 8000f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <HAL_TIM_Base_MspInit+0x3c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	f003 0310 	and.w	r3, r3, #16
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000f3a:	bf00      	nop
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40001000 	.word	0x40001000
 8000f4c:	40023800 	.word	0x40023800

08000f50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f54:	e7fe      	b.n	8000f54 <NMI_Handler+0x4>

08000f56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f5a:	e7fe      	b.n	8000f5a <HardFault_Handler+0x4>

08000f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f60:	e7fe      	b.n	8000f60 <MemManage_Handler+0x4>

08000f62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f66:	e7fe      	b.n	8000f66 <BusFault_Handler+0x4>

08000f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f6c:	e7fe      	b.n	8000f6c <UsageFault_Handler+0x4>

08000f6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9c:	f000 f940 	bl	8001220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  return 1;
 8000fa8:	2301      	movs	r3, #1
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <_kill>:

int _kill(int pid, int sig)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fbe:	f003 f903 	bl	80041c8 <__errno>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2216      	movs	r2, #22
 8000fc6:	601a      	str	r2, [r3, #0]
  return -1;
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <_exit>:

void _exit (int status)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ffe7 	bl	8000fb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fe6:	e7fe      	b.n	8000fe6 <_exit+0x12>

08000fe8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	e00a      	b.n	8001010 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ffa:	f3af 8000 	nop.w
 8000ffe:	4601      	mov	r1, r0
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	1c5a      	adds	r2, r3, #1
 8001004:	60ba      	str	r2, [r7, #8]
 8001006:	b2ca      	uxtb	r2, r1
 8001008:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	3301      	adds	r3, #1
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	429a      	cmp	r2, r3
 8001016:	dbf0      	blt.n	8000ffa <_read+0x12>
  }

  return len;
 8001018:	687b      	ldr	r3, [r7, #4]
}
 800101a:	4618      	mov	r0, r3
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b086      	sub	sp, #24
 8001026:	af00      	add	r7, sp, #0
 8001028:	60f8      	str	r0, [r7, #12]
 800102a:	60b9      	str	r1, [r7, #8]
 800102c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
 8001032:	e009      	b.n	8001048 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	60ba      	str	r2, [r7, #8]
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	3301      	adds	r3, #1
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	697a      	ldr	r2, [r7, #20]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	429a      	cmp	r2, r3
 800104e:	dbf1      	blt.n	8001034 <_write+0x12>
  }
  return len;
 8001050:	687b      	ldr	r3, [r7, #4]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <_close>:

int _close(int file)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr

08001072 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001072:	b480      	push	{r7}
 8001074:	b083      	sub	sp, #12
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
 800107a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001082:	605a      	str	r2, [r3, #4]
  return 0;
 8001084:	2300      	movs	r3, #0
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr

08001092 <_isatty>:

int _isatty(int file)
{
 8001092:	b480      	push	{r7}
 8001094:	b083      	sub	sp, #12
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800109a:	2301      	movs	r3, #1
}
 800109c:	4618      	mov	r0, r3
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010cc:	4a14      	ldr	r2, [pc, #80]	; (8001120 <_sbrk+0x5c>)
 80010ce:	4b15      	ldr	r3, [pc, #84]	; (8001124 <_sbrk+0x60>)
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <_sbrk+0x64>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e0:	4b11      	ldr	r3, [pc, #68]	; (8001128 <_sbrk+0x64>)
 80010e2:	4a12      	ldr	r2, [pc, #72]	; (800112c <_sbrk+0x68>)
 80010e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010e6:	4b10      	ldr	r3, [pc, #64]	; (8001128 <_sbrk+0x64>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d207      	bcs.n	8001104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f4:	f003 f868 	bl	80041c8 <__errno>
 80010f8:	4603      	mov	r3, r0
 80010fa:	220c      	movs	r2, #12
 80010fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001102:	e009      	b.n	8001118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001104:	4b08      	ldr	r3, [pc, #32]	; (8001128 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110a:	4b07      	ldr	r3, [pc, #28]	; (8001128 <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	4a05      	ldr	r2, [pc, #20]	; (8001128 <_sbrk+0x64>)
 8001114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001116:	68fb      	ldr	r3, [r7, #12]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20080000 	.word	0x20080000
 8001124:	00000400 	.word	0x00000400
 8001128:	20000298 	.word	0x20000298
 800112c:	200003f0 	.word	0x200003f0

08001130 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <SystemInit+0x20>)
 8001136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800113a:	4a05      	ldr	r2, [pc, #20]	; (8001150 <SystemInit+0x20>)
 800113c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001140:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001154:	f8df d034 	ldr.w	sp, [pc, #52]	; 800118c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001158:	f7ff ffea 	bl	8001130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800115c:	480c      	ldr	r0, [pc, #48]	; (8001190 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800115e:	490d      	ldr	r1, [pc, #52]	; (8001194 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001160:	4a0d      	ldr	r2, [pc, #52]	; (8001198 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001164:	e002      	b.n	800116c <LoopCopyDataInit>

08001166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800116a:	3304      	adds	r3, #4

0800116c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800116c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800116e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001170:	d3f9      	bcc.n	8001166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001172:	4a0a      	ldr	r2, [pc, #40]	; (800119c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001174:	4c0a      	ldr	r4, [pc, #40]	; (80011a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001178:	e001      	b.n	800117e <LoopFillZerobss>

0800117a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800117a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800117c:	3204      	adds	r2, #4

0800117e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800117e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001180:	d3fb      	bcc.n	800117a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001182:	f003 f827 	bl	80041d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001186:	f7ff fcc9 	bl	8000b1c <main>
  bx  lr    
 800118a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800118c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001194:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001198:	080065ec 	.word	0x080065ec
  ldr r2, =_sbss
 800119c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80011a0:	200003ec 	.word	0x200003ec

080011a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011a4:	e7fe      	b.n	80011a4 <ADC_IRQHandler>

080011a6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011aa:	2003      	movs	r0, #3
 80011ac:	f000 f92e 	bl	800140c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b0:	2000      	movs	r0, #0
 80011b2:	f000 f805 	bl	80011c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011b6:	f7ff fe27 	bl	8000e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	bd80      	pop	{r7, pc}

080011c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <HAL_InitTick+0x54>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_InitTick+0x58>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011da:	fbb2 f3f3 	udiv	r3, r2, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 f93b 	bl	800145a <HAL_SYSTICK_Config>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e00e      	b.n	800120c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d80a      	bhi.n	800120a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f4:	2200      	movs	r2, #0
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	f04f 30ff 	mov.w	r0, #4294967295
 80011fc:	f000 f911 	bl	8001422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001200:	4a06      	ldr	r2, [pc, #24]	; (800121c <HAL_InitTick+0x5c>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e000      	b.n	800120c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000000 	.word	0x20000000
 8001218:	20000008 	.word	0x20000008
 800121c:	20000004 	.word	0x20000004

08001220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001224:	4b06      	ldr	r3, [pc, #24]	; (8001240 <HAL_IncTick+0x20>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_IncTick+0x24>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a04      	ldr	r2, [pc, #16]	; (8001244 <HAL_IncTick+0x24>)
 8001232:	6013      	str	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000008 	.word	0x20000008
 8001244:	2000029c 	.word	0x2000029c

08001248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return uwTick;
 800124c:	4b03      	ldr	r3, [pc, #12]	; (800125c <HAL_GetTick+0x14>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	2000029c 	.word	0x2000029c

08001260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001268:	f7ff ffee 	bl	8001248 <HAL_GetTick>
 800126c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001278:	d005      	beq.n	8001286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800127a:	4b0a      	ldr	r3, [pc, #40]	; (80012a4 <HAL_Delay+0x44>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	461a      	mov	r2, r3
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4413      	add	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001286:	bf00      	nop
 8001288:	f7ff ffde 	bl	8001248 <HAL_GetTick>
 800128c:	4602      	mov	r2, r0
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	429a      	cmp	r2, r3
 8001296:	d8f7      	bhi.n	8001288 <HAL_Delay+0x28>
  {
  }
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000008 	.word	0x20000008

080012a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012b8:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <__NVIC_SetPriorityGrouping+0x40>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012c4:	4013      	ands	r3, r2
 80012c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80012d0:	4b06      	ldr	r3, [pc, #24]	; (80012ec <__NVIC_SetPriorityGrouping+0x44>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012d6:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <__NVIC_SetPriorityGrouping+0x40>)
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	60d3      	str	r3, [r2, #12]
}
 80012dc:	bf00      	nop
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr
 80012e8:	e000ed00 	.word	0xe000ed00
 80012ec:	05fa0000 	.word	0x05fa0000

080012f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f4:	4b04      	ldr	r3, [pc, #16]	; (8001308 <__NVIC_GetPriorityGrouping+0x18>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	0a1b      	lsrs	r3, r3, #8
 80012fa:	f003 0307 	and.w	r3, r3, #7
}
 80012fe:	4618      	mov	r0, r3
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	db0a      	blt.n	8001336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	b2da      	uxtb	r2, r3
 8001324:	490c      	ldr	r1, [pc, #48]	; (8001358 <__NVIC_SetPriority+0x4c>)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	0112      	lsls	r2, r2, #4
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	440b      	add	r3, r1
 8001330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001334:	e00a      	b.n	800134c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	b2da      	uxtb	r2, r3
 800133a:	4908      	ldr	r1, [pc, #32]	; (800135c <__NVIC_SetPriority+0x50>)
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	3b04      	subs	r3, #4
 8001344:	0112      	lsls	r2, r2, #4
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	440b      	add	r3, r1
 800134a:	761a      	strb	r2, [r3, #24]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000e100 	.word	0xe000e100
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001360:	b480      	push	{r7}
 8001362:	b089      	sub	sp, #36	; 0x24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	f1c3 0307 	rsb	r3, r3, #7
 800137a:	2b04      	cmp	r3, #4
 800137c:	bf28      	it	cs
 800137e:	2304      	movcs	r3, #4
 8001380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	3304      	adds	r3, #4
 8001386:	2b06      	cmp	r3, #6
 8001388:	d902      	bls.n	8001390 <NVIC_EncodePriority+0x30>
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	3b03      	subs	r3, #3
 800138e:	e000      	b.n	8001392 <NVIC_EncodePriority+0x32>
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	f04f 32ff 	mov.w	r2, #4294967295
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43da      	mvns	r2, r3
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	401a      	ands	r2, r3
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	fa01 f303 	lsl.w	r3, r1, r3
 80013b2:	43d9      	mvns	r1, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b8:	4313      	orrs	r3, r2
         );
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3724      	adds	r7, #36	; 0x24
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013d8:	d301      	bcc.n	80013de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013da:	2301      	movs	r3, #1
 80013dc:	e00f      	b.n	80013fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013de:	4a0a      	ldr	r2, [pc, #40]	; (8001408 <SysTick_Config+0x40>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013e6:	210f      	movs	r1, #15
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295
 80013ec:	f7ff ff8e 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f0:	4b05      	ldr	r3, [pc, #20]	; (8001408 <SysTick_Config+0x40>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f6:	4b04      	ldr	r3, [pc, #16]	; (8001408 <SysTick_Config+0x40>)
 80013f8:	2207      	movs	r2, #7
 80013fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	e000e010 	.word	0xe000e010

0800140c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff47 	bl	80012a8 <__NVIC_SetPriorityGrouping>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
 800142e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001434:	f7ff ff5c 	bl	80012f0 <__NVIC_GetPriorityGrouping>
 8001438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	6978      	ldr	r0, [r7, #20]
 8001440:	f7ff ff8e 	bl	8001360 <NVIC_EncodePriority>
 8001444:	4602      	mov	r2, r0
 8001446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800144a:	4611      	mov	r1, r2
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff ffb0 	bl	80013c8 <SysTick_Config>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
	...

08001474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001474:	b480      	push	{r7}
 8001476:	b089      	sub	sp, #36	; 0x24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800147e:	2300      	movs	r3, #0
 8001480:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
 8001492:	e175      	b.n	8001780 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001494:	2201      	movs	r2, #1
 8001496:	69fb      	ldr	r3, [r7, #28]
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	697a      	ldr	r2, [r7, #20]
 80014a4:	4013      	ands	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	f040 8164 	bne.w	800177a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f003 0303 	and.w	r3, r3, #3
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d005      	beq.n	80014ca <HAL_GPIO_Init+0x56>
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f003 0303 	and.w	r3, r3, #3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d130      	bne.n	800152c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	2203      	movs	r2, #3
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	43db      	mvns	r3, r3
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	4013      	ands	r3, r2
 80014e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	68da      	ldr	r2, [r3, #12]
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001500:	2201      	movs	r2, #1
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	4013      	ands	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	091b      	lsrs	r3, r3, #4
 8001516:	f003 0201 	and.w	r2, r3, #1
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4313      	orrs	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f003 0303 	and.w	r3, r3, #3
 8001534:	2b03      	cmp	r3, #3
 8001536:	d017      	beq.n	8001568 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	2203      	movs	r2, #3
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	43db      	mvns	r3, r3
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	4013      	ands	r3, r2
 800154e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	689a      	ldr	r2, [r3, #8]
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	4313      	orrs	r3, r2
 8001560:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	69ba      	ldr	r2, [r7, #24]
 8001566:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f003 0303 	and.w	r3, r3, #3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d123      	bne.n	80015bc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	08da      	lsrs	r2, r3, #3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3208      	adds	r2, #8
 800157c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001580:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	220f      	movs	r2, #15
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	691a      	ldr	r2, [r3, #16]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	08da      	lsrs	r2, r3, #3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	3208      	adds	r2, #8
 80015b6:	69b9      	ldr	r1, [r7, #24]
 80015b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	2203      	movs	r2, #3
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	43db      	mvns	r3, r3
 80015ce:	69ba      	ldr	r2, [r7, #24]
 80015d0:	4013      	ands	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 0203 	and.w	r2, r3, #3
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80be 	beq.w	800177a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fe:	4b66      	ldr	r3, [pc, #408]	; (8001798 <HAL_GPIO_Init+0x324>)
 8001600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001602:	4a65      	ldr	r2, [pc, #404]	; (8001798 <HAL_GPIO_Init+0x324>)
 8001604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001608:	6453      	str	r3, [r2, #68]	; 0x44
 800160a:	4b63      	ldr	r3, [pc, #396]	; (8001798 <HAL_GPIO_Init+0x324>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800160e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001616:	4a61      	ldr	r2, [pc, #388]	; (800179c <HAL_GPIO_Init+0x328>)
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	089b      	lsrs	r3, r3, #2
 800161c:	3302      	adds	r3, #2
 800161e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001622:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	220f      	movs	r2, #15
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4a58      	ldr	r2, [pc, #352]	; (80017a0 <HAL_GPIO_Init+0x32c>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d037      	beq.n	80016b2 <HAL_GPIO_Init+0x23e>
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a57      	ldr	r2, [pc, #348]	; (80017a4 <HAL_GPIO_Init+0x330>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d031      	beq.n	80016ae <HAL_GPIO_Init+0x23a>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a56      	ldr	r2, [pc, #344]	; (80017a8 <HAL_GPIO_Init+0x334>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d02b      	beq.n	80016aa <HAL_GPIO_Init+0x236>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a55      	ldr	r2, [pc, #340]	; (80017ac <HAL_GPIO_Init+0x338>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d025      	beq.n	80016a6 <HAL_GPIO_Init+0x232>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a54      	ldr	r2, [pc, #336]	; (80017b0 <HAL_GPIO_Init+0x33c>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d01f      	beq.n	80016a2 <HAL_GPIO_Init+0x22e>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a53      	ldr	r2, [pc, #332]	; (80017b4 <HAL_GPIO_Init+0x340>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d019      	beq.n	800169e <HAL_GPIO_Init+0x22a>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a52      	ldr	r2, [pc, #328]	; (80017b8 <HAL_GPIO_Init+0x344>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d013      	beq.n	800169a <HAL_GPIO_Init+0x226>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a51      	ldr	r2, [pc, #324]	; (80017bc <HAL_GPIO_Init+0x348>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d00d      	beq.n	8001696 <HAL_GPIO_Init+0x222>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4a50      	ldr	r2, [pc, #320]	; (80017c0 <HAL_GPIO_Init+0x34c>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d007      	beq.n	8001692 <HAL_GPIO_Init+0x21e>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a4f      	ldr	r2, [pc, #316]	; (80017c4 <HAL_GPIO_Init+0x350>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d101      	bne.n	800168e <HAL_GPIO_Init+0x21a>
 800168a:	2309      	movs	r3, #9
 800168c:	e012      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 800168e:	230a      	movs	r3, #10
 8001690:	e010      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 8001692:	2308      	movs	r3, #8
 8001694:	e00e      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 8001696:	2307      	movs	r3, #7
 8001698:	e00c      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 800169a:	2306      	movs	r3, #6
 800169c:	e00a      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 800169e:	2305      	movs	r3, #5
 80016a0:	e008      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 80016a2:	2304      	movs	r3, #4
 80016a4:	e006      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 80016a6:	2303      	movs	r3, #3
 80016a8:	e004      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 80016aa:	2302      	movs	r3, #2
 80016ac:	e002      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <HAL_GPIO_Init+0x240>
 80016b2:	2300      	movs	r3, #0
 80016b4:	69fa      	ldr	r2, [r7, #28]
 80016b6:	f002 0203 	and.w	r2, r2, #3
 80016ba:	0092      	lsls	r2, r2, #2
 80016bc:	4093      	lsls	r3, r2
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80016c4:	4935      	ldr	r1, [pc, #212]	; (800179c <HAL_GPIO_Init+0x328>)
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	089b      	lsrs	r3, r3, #2
 80016ca:	3302      	adds	r3, #2
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016d2:	4b3d      	ldr	r3, [pc, #244]	; (80017c8 <HAL_GPIO_Init+0x354>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	43db      	mvns	r3, r3
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	4013      	ands	r3, r2
 80016e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016f6:	4a34      	ldr	r2, [pc, #208]	; (80017c8 <HAL_GPIO_Init+0x354>)
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016fc:	4b32      	ldr	r3, [pc, #200]	; (80017c8 <HAL_GPIO_Init+0x354>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001720:	4a29      	ldr	r2, [pc, #164]	; (80017c8 <HAL_GPIO_Init+0x354>)
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001726:	4b28      	ldr	r3, [pc, #160]	; (80017c8 <HAL_GPIO_Init+0x354>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	43db      	mvns	r3, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4013      	ands	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800174a:	4a1f      	ldr	r2, [pc, #124]	; (80017c8 <HAL_GPIO_Init+0x354>)
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001750:	4b1d      	ldr	r3, [pc, #116]	; (80017c8 <HAL_GPIO_Init+0x354>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	43db      	mvns	r3, r3
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	4013      	ands	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d003      	beq.n	8001774 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001774:	4a14      	ldr	r2, [pc, #80]	; (80017c8 <HAL_GPIO_Init+0x354>)
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	3301      	adds	r3, #1
 800177e:	61fb      	str	r3, [r7, #28]
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	2b0f      	cmp	r3, #15
 8001784:	f67f ae86 	bls.w	8001494 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001788:	bf00      	nop
 800178a:	bf00      	nop
 800178c:	3724      	adds	r7, #36	; 0x24
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800
 800179c:	40013800 	.word	0x40013800
 80017a0:	40020000 	.word	0x40020000
 80017a4:	40020400 	.word	0x40020400
 80017a8:	40020800 	.word	0x40020800
 80017ac:	40020c00 	.word	0x40020c00
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40021400 	.word	0x40021400
 80017b8:	40021800 	.word	0x40021800
 80017bc:	40021c00 	.word	0x40021c00
 80017c0:	40022000 	.word	0x40022000
 80017c4:	40022400 	.word	0x40022400
 80017c8:	40013c00 	.word	0x40013c00

080017cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	460b      	mov	r3, r1
 80017d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	691a      	ldr	r2, [r3, #16]
 80017dc:	887b      	ldrh	r3, [r7, #2]
 80017de:	4013      	ands	r3, r2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d002      	beq.n	80017ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017e4:	2301      	movs	r3, #1
 80017e6:	73fb      	strb	r3, [r7, #15]
 80017e8:	e001      	b.n	80017ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017ea:	2300      	movs	r3, #0
 80017ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	807b      	strh	r3, [r7, #2]
 8001808:	4613      	mov	r3, r2
 800180a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800180c:	787b      	ldrb	r3, [r7, #1]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d003      	beq.n	800181a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001812:	887a      	ldrh	r2, [r7, #2]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001818:	e003      	b.n	8001822 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	041a      	lsls	r2, r3, #16
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	619a      	str	r2, [r3, #24]
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d101      	bne.n	8001842 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e08b      	b.n	800195a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b00      	cmp	r3, #0
 800184c:	d106      	bne.n	800185c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2200      	movs	r2, #0
 8001852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff fafa 	bl	8000e50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2224      	movs	r2, #36	; 0x24
 8001860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f022 0201 	bic.w	r2, r2, #1
 8001872:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685a      	ldr	r2, [r3, #4]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001880:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689a      	ldr	r2, [r3, #8]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001890:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d107      	bne.n	80018aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	e006      	b.n	80018b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689a      	ldr	r2, [r3, #8]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80018b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d108      	bne.n	80018d2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	e007      	b.n	80018e2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	685a      	ldr	r2, [r3, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6859      	ldr	r1, [r3, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <HAL_I2C_Init+0x134>)
 80018ee:	430b      	orrs	r3, r1
 80018f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	68da      	ldr	r2, [r3, #12]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001900:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	691a      	ldr	r2, [r3, #16]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	430a      	orrs	r2, r1
 800191a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69d9      	ldr	r1, [r3, #28]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6a1a      	ldr	r2, [r3, #32]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	430a      	orrs	r2, r1
 800192a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f042 0201 	orr.w	r2, r2, #1
 800193a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2220      	movs	r2, #32
 8001946:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	02008000 	.word	0x02008000

08001968 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af02      	add	r7, sp, #8
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	607a      	str	r2, [r7, #4]
 8001972:	461a      	mov	r2, r3
 8001974:	460b      	mov	r3, r1
 8001976:	817b      	strh	r3, [r7, #10]
 8001978:	4613      	mov	r3, r2
 800197a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b20      	cmp	r3, #32
 8001986:	f040 80fd 	bne.w	8001b84 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001990:	2b01      	cmp	r3, #1
 8001992:	d101      	bne.n	8001998 <HAL_I2C_Master_Transmit+0x30>
 8001994:	2302      	movs	r3, #2
 8001996:	e0f6      	b.n	8001b86 <HAL_I2C_Master_Transmit+0x21e>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019a0:	f7ff fc52 	bl	8001248 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	9300      	str	r3, [sp, #0]
 80019aa:	2319      	movs	r3, #25
 80019ac:	2201      	movs	r2, #1
 80019ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019b2:	68f8      	ldr	r0, [r7, #12]
 80019b4:	f000 f914 	bl	8001be0 <I2C_WaitOnFlagUntilTimeout>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e0e1      	b.n	8001b86 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2221      	movs	r2, #33	; 0x21
 80019c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2210      	movs	r2, #16
 80019ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2200      	movs	r2, #0
 80019d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	893a      	ldrh	r2, [r7, #8]
 80019e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2200      	movs	r2, #0
 80019e8:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	2bff      	cmp	r3, #255	; 0xff
 80019f2:	d906      	bls.n	8001a02 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	22ff      	movs	r2, #255	; 0xff
 80019f8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80019fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	e007      	b.n	8001a12 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001a0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a10:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d024      	beq.n	8001a64 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1e:	781a      	ldrb	r2, [r3, #0]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2a:	1c5a      	adds	r2, r3, #1
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a42:	3b01      	subs	r3, #1
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	3301      	adds	r3, #1
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	8979      	ldrh	r1, [r7, #10]
 8001a56:	4b4e      	ldr	r3, [pc, #312]	; (8001b90 <HAL_I2C_Master_Transmit+0x228>)
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f000 fa83 	bl	8001f68 <I2C_TransferConfig>
 8001a62:	e066      	b.n	8001b32 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	8979      	ldrh	r1, [r7, #10]
 8001a6c:	4b48      	ldr	r3, [pc, #288]	; (8001b90 <HAL_I2C_Master_Transmit+0x228>)
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f000 fa78 	bl	8001f68 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001a78:	e05b      	b.n	8001b32 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	6a39      	ldr	r1, [r7, #32]
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	f000 f907 	bl	8001c92 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e07b      	b.n	8001b86 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9e:	1c5a      	adds	r2, r3, #1
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d034      	beq.n	8001b32 <HAL_I2C_Master_Transmit+0x1ca>
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d130      	bne.n	8001b32 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2180      	movs	r1, #128	; 0x80
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f000 f880 	bl	8001be0 <I2C_WaitOnFlagUntilTimeout>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e04d      	b.n	8001b86 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	2bff      	cmp	r3, #255	; 0xff
 8001af2:	d90e      	bls.n	8001b12 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	22ff      	movs	r2, #255	; 0xff
 8001af8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001afe:	b2da      	uxtb	r2, r3
 8001b00:	8979      	ldrh	r1, [r7, #10]
 8001b02:	2300      	movs	r3, #0
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b0a:	68f8      	ldr	r0, [r7, #12]
 8001b0c:	f000 fa2c 	bl	8001f68 <I2C_TransferConfig>
 8001b10:	e00f      	b.n	8001b32 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b20:	b2da      	uxtb	r2, r3
 8001b22:	8979      	ldrh	r1, [r7, #10]
 8001b24:	2300      	movs	r3, #0
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b2c:	68f8      	ldr	r0, [r7, #12]
 8001b2e:	f000 fa1b 	bl	8001f68 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d19e      	bne.n	8001a7a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	6a39      	ldr	r1, [r7, #32]
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f000 f8ed 	bl	8001d20 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e01a      	b.n	8001b86 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2220      	movs	r2, #32
 8001b56:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6859      	ldr	r1, [r3, #4]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	4b0c      	ldr	r3, [pc, #48]	; (8001b94 <HAL_I2C_Master_Transmit+0x22c>)
 8001b64:	400b      	ands	r3, r1
 8001b66:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	e000      	b.n	8001b86 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001b84:	2302      	movs	r3, #2
  }
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3718      	adds	r7, #24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	80002000 	.word	0x80002000
 8001b94:	fe00e800 	.word	0xfe00e800

08001b98 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d103      	bne.n	8001bb6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d007      	beq.n	8001bd4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	699a      	ldr	r2, [r3, #24]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0201 	orr.w	r2, r2, #1
 8001bd2:	619a      	str	r2, [r3, #24]
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	603b      	str	r3, [r7, #0]
 8001bec:	4613      	mov	r3, r2
 8001bee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bf0:	e03b      	b.n	8001c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bf2:	69ba      	ldr	r2, [r7, #24]
 8001bf4:	6839      	ldr	r1, [r7, #0]
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 f8d6 	bl	8001da8 <I2C_IsErrorOccurred>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e041      	b.n	8001c8a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0c:	d02d      	beq.n	8001c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c0e:	f7ff fb1b 	bl	8001248 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d302      	bcc.n	8001c24 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d122      	bne.n	8001c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	699a      	ldr	r2, [r3, #24]
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	bf0c      	ite	eq
 8001c34:	2301      	moveq	r3, #1
 8001c36:	2300      	movne	r3, #0
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d113      	bne.n	8001c6a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	f043 0220 	orr.w	r2, r3, #32
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2220      	movs	r2, #32
 8001c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e00f      	b.n	8001c8a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	699a      	ldr	r2, [r3, #24]
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	4013      	ands	r3, r2
 8001c74:	68ba      	ldr	r2, [r7, #8]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	bf0c      	ite	eq
 8001c7a:	2301      	moveq	r3, #1
 8001c7c:	2300      	movne	r3, #0
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	461a      	mov	r2, r3
 8001c82:	79fb      	ldrb	r3, [r7, #7]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d0b4      	beq.n	8001bf2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b084      	sub	sp, #16
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	60f8      	str	r0, [r7, #12]
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c9e:	e033      	b.n	8001d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f000 f87f 	bl	8001da8 <I2C_IsErrorOccurred>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e031      	b.n	8001d18 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cba:	d025      	beq.n	8001d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cbc:	f7ff fac4 	bl	8001248 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d302      	bcc.n	8001cd2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d11a      	bne.n	8001d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d013      	beq.n	8001d08 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce4:	f043 0220 	orr.w	r2, r3, #32
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e007      	b.n	8001d18 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d1c4      	bne.n	8001ca0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d2c:	e02f      	b.n	8001d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 f838 	bl	8001da8 <I2C_IsErrorOccurred>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e02d      	b.n	8001d9e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d42:	f7ff fa81 	bl	8001248 <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	68ba      	ldr	r2, [r7, #8]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d302      	bcc.n	8001d58 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d11a      	bne.n	8001d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	f003 0320 	and.w	r3, r3, #32
 8001d62:	2b20      	cmp	r3, #32
 8001d64:	d013      	beq.n	8001d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d6a:	f043 0220 	orr.w	r2, r3, #32
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2220      	movs	r2, #32
 8001d76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2200      	movs	r2, #0
 8001d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e007      	b.n	8001d9e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0320 	and.w	r3, r3, #32
 8001d98:	2b20      	cmp	r3, #32
 8001d9a:	d1c8      	bne.n	8001d2e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001db4:	2300      	movs	r3, #0
 8001db6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	f003 0310 	and.w	r3, r3, #16
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d068      	beq.n	8001ea6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2210      	movs	r2, #16
 8001dda:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001ddc:	e049      	b.n	8001e72 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de4:	d045      	beq.n	8001e72 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001de6:	f7ff fa2f 	bl	8001248 <HAL_GetTick>
 8001dea:	4602      	mov	r2, r0
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	1ad3      	subs	r3, r2, r3
 8001df0:	68ba      	ldr	r2, [r7, #8]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d302      	bcc.n	8001dfc <I2C_IsErrorOccurred+0x54>
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d13a      	bne.n	8001e72 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e06:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e0e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e1e:	d121      	bne.n	8001e64 <I2C_IsErrorOccurred+0xbc>
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e26:	d01d      	beq.n	8001e64 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001e28:	7cfb      	ldrb	r3, [r7, #19]
 8001e2a:	2b20      	cmp	r3, #32
 8001e2c:	d01a      	beq.n	8001e64 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e3c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001e3e:	f7ff fa03 	bl	8001248 <HAL_GetTick>
 8001e42:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e44:	e00e      	b.n	8001e64 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001e46:	f7ff f9ff 	bl	8001248 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b19      	cmp	r3, #25
 8001e52:	d907      	bls.n	8001e64 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001e54:	6a3b      	ldr	r3, [r7, #32]
 8001e56:	f043 0320 	orr.w	r3, r3, #32
 8001e5a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8001e62:	e006      	b.n	8001e72 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	f003 0320 	and.w	r3, r3, #32
 8001e6e:	2b20      	cmp	r3, #32
 8001e70:	d1e9      	bne.n	8001e46 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	f003 0320 	and.w	r3, r3, #32
 8001e7c:	2b20      	cmp	r3, #32
 8001e7e:	d003      	beq.n	8001e88 <I2C_IsErrorOccurred+0xe0>
 8001e80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0aa      	beq.n	8001dde <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001e88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d103      	bne.n	8001e98 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2220      	movs	r2, #32
 8001e96:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	f043 0304 	orr.w	r3, r3, #4
 8001e9e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d00b      	beq.n	8001ed0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001eb8:	6a3b      	ldr	r3, [r7, #32]
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ec8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00b      	beq.n	8001ef2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001eda:	6a3b      	ldr	r3, [r7, #32]
 8001edc:	f043 0308 	orr.w	r3, r3, #8
 8001ee0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d00b      	beq.n	8001f14 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001efc:	6a3b      	ldr	r3, [r7, #32]
 8001efe:	f043 0302 	orr.w	r3, r3, #2
 8001f02:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001f14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d01c      	beq.n	8001f56 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f1c:	68f8      	ldr	r0, [r7, #12]
 8001f1e:	f7ff fe3b 	bl	8001b98 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6859      	ldr	r1, [r3, #4]
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <I2C_IsErrorOccurred+0x1bc>)
 8001f2e:	400b      	ands	r3, r1
 8001f30:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f36:	6a3b      	ldr	r3, [r7, #32]
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2220      	movs	r2, #32
 8001f42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8001f56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3728      	adds	r7, #40	; 0x28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	fe00e800 	.word	0xfe00e800

08001f68 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b087      	sub	sp, #28
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	460b      	mov	r3, r1
 8001f74:	817b      	strh	r3, [r7, #10]
 8001f76:	4613      	mov	r3, r2
 8001f78:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f7a:	897b      	ldrh	r3, [r7, #10]
 8001f7c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f80:	7a7b      	ldrb	r3, [r7, #9]
 8001f82:	041b      	lsls	r3, r3, #16
 8001f84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f88:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f8e:	6a3b      	ldr	r3, [r7, #32]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f96:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	685a      	ldr	r2, [r3, #4]
 8001f9e:	6a3b      	ldr	r3, [r7, #32]
 8001fa0:	0d5b      	lsrs	r3, r3, #21
 8001fa2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <I2C_TransferConfig+0x60>)
 8001fa8:	430b      	orrs	r3, r1
 8001faa:	43db      	mvns	r3, r3
 8001fac:	ea02 0103 	and.w	r1, r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001fba:	bf00      	nop
 8001fbc:	371c      	adds	r7, #28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	03ff63ff 	.word	0x03ff63ff

08001fcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	2b20      	cmp	r3, #32
 8001fe0:	d138      	bne.n	8002054 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d101      	bne.n	8001ff0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001fec:	2302      	movs	r3, #2
 8001fee:	e032      	b.n	8002056 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2224      	movs	r2, #36	; 0x24
 8001ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0201 	bic.w	r2, r2, #1
 800200e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800201e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6819      	ldr	r1, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f042 0201 	orr.w	r2, r2, #1
 800203e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2220      	movs	r2, #32
 8002044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002050:	2300      	movs	r3, #0
 8002052:	e000      	b.n	8002056 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002054:	2302      	movs	r3, #2
  }
}
 8002056:	4618      	mov	r0, r3
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002062:	b480      	push	{r7}
 8002064:	b085      	sub	sp, #20
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
 800206a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b20      	cmp	r3, #32
 8002076:	d139      	bne.n	80020ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800207e:	2b01      	cmp	r3, #1
 8002080:	d101      	bne.n	8002086 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002082:	2302      	movs	r3, #2
 8002084:	e033      	b.n	80020ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2201      	movs	r2, #1
 800208a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2224      	movs	r2, #36	; 0x24
 8002092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 0201 	bic.w	r2, r2, #1
 80020a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80020b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	021b      	lsls	r3, r3, #8
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4313      	orrs	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0201 	orr.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020e8:	2300      	movs	r3, #0
 80020ea:	e000      	b.n	80020ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80020ec:	2302      	movs	r3, #2
  }
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3714      	adds	r7, #20
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
	...

080020fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002104:	2300      	movs	r3, #0
 8002106:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e29b      	b.n	800264a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 8087 	beq.w	800222e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002120:	4b96      	ldr	r3, [pc, #600]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	2b04      	cmp	r3, #4
 800212a:	d00c      	beq.n	8002146 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800212c:	4b93      	ldr	r3, [pc, #588]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 030c 	and.w	r3, r3, #12
 8002134:	2b08      	cmp	r3, #8
 8002136:	d112      	bne.n	800215e <HAL_RCC_OscConfig+0x62>
 8002138:	4b90      	ldr	r3, [pc, #576]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002140:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002144:	d10b      	bne.n	800215e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002146:	4b8d      	ldr	r3, [pc, #564]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d06c      	beq.n	800222c <HAL_RCC_OscConfig+0x130>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d168      	bne.n	800222c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e275      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002166:	d106      	bne.n	8002176 <HAL_RCC_OscConfig+0x7a>
 8002168:	4b84      	ldr	r3, [pc, #528]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a83      	ldr	r2, [pc, #524]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800216e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	e02e      	b.n	80021d4 <HAL_RCC_OscConfig+0xd8>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d10c      	bne.n	8002198 <HAL_RCC_OscConfig+0x9c>
 800217e:	4b7f      	ldr	r3, [pc, #508]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a7e      	ldr	r2, [pc, #504]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002184:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	4b7c      	ldr	r3, [pc, #496]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a7b      	ldr	r2, [pc, #492]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002190:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	e01d      	b.n	80021d4 <HAL_RCC_OscConfig+0xd8>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021a0:	d10c      	bne.n	80021bc <HAL_RCC_OscConfig+0xc0>
 80021a2:	4b76      	ldr	r3, [pc, #472]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a75      	ldr	r2, [pc, #468]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021ac:	6013      	str	r3, [r2, #0]
 80021ae:	4b73      	ldr	r3, [pc, #460]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a72      	ldr	r2, [pc, #456]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	e00b      	b.n	80021d4 <HAL_RCC_OscConfig+0xd8>
 80021bc:	4b6f      	ldr	r3, [pc, #444]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a6e      	ldr	r2, [pc, #440]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	4b6c      	ldr	r3, [pc, #432]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a6b      	ldr	r2, [pc, #428]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d013      	beq.n	8002204 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021dc:	f7ff f834 	bl	8001248 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e4:	f7ff f830 	bl	8001248 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b64      	cmp	r3, #100	; 0x64
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e229      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021f6:	4b61      	ldr	r3, [pc, #388]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0xe8>
 8002202:	e014      	b.n	800222e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7ff f820 	bl	8001248 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff f81c 	bl	8001248 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	; 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e215      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800221e:	4b57      	ldr	r3, [pc, #348]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x110>
 800222a:	e000      	b.n	800222e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d069      	beq.n	800230e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800223a:	4b50      	ldr	r3, [pc, #320]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 030c 	and.w	r3, r3, #12
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00b      	beq.n	800225e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002246:	4b4d      	ldr	r3, [pc, #308]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b08      	cmp	r3, #8
 8002250:	d11c      	bne.n	800228c <HAL_RCC_OscConfig+0x190>
 8002252:	4b4a      	ldr	r3, [pc, #296]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d116      	bne.n	800228c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800225e:	4b47      	ldr	r3, [pc, #284]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d005      	beq.n	8002276 <HAL_RCC_OscConfig+0x17a>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68db      	ldr	r3, [r3, #12]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d001      	beq.n	8002276 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e1e9      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002276:	4b41      	ldr	r3, [pc, #260]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	493d      	ldr	r1, [pc, #244]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002286:	4313      	orrs	r3, r2
 8002288:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800228a:	e040      	b.n	800230e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d023      	beq.n	80022dc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002294:	4b39      	ldr	r3, [pc, #228]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a38      	ldr	r2, [pc, #224]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800229a:	f043 0301 	orr.w	r3, r3, #1
 800229e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7fe ffd2 	bl	8001248 <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022a8:	f7fe ffce 	bl	8001248 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e1c7      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ba:	4b30      	ldr	r3, [pc, #192]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d0f0      	beq.n	80022a8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c6:	4b2d      	ldr	r3, [pc, #180]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	00db      	lsls	r3, r3, #3
 80022d4:	4929      	ldr	r1, [pc, #164]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	600b      	str	r3, [r1, #0]
 80022da:	e018      	b.n	800230e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022dc:	4b27      	ldr	r3, [pc, #156]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a26      	ldr	r2, [pc, #152]	; (800237c <HAL_RCC_OscConfig+0x280>)
 80022e2:	f023 0301 	bic.w	r3, r3, #1
 80022e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e8:	f7fe ffae 	bl	8001248 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022f0:	f7fe ffaa 	bl	8001248 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e1a3      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002302:	4b1e      	ldr	r3, [pc, #120]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d1f0      	bne.n	80022f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0308 	and.w	r3, r3, #8
 8002316:	2b00      	cmp	r3, #0
 8002318:	d038      	beq.n	800238c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d019      	beq.n	8002356 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002322:	4b16      	ldr	r3, [pc, #88]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002324:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002326:	4a15      	ldr	r2, [pc, #84]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800232e:	f7fe ff8b 	bl	8001248 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002334:	e008      	b.n	8002348 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002336:	f7fe ff87 	bl	8001248 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d901      	bls.n	8002348 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e180      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002348:	4b0c      	ldr	r3, [pc, #48]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800234a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0f0      	beq.n	8002336 <HAL_RCC_OscConfig+0x23a>
 8002354:	e01a      	b.n	800238c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002356:	4b09      	ldr	r3, [pc, #36]	; (800237c <HAL_RCC_OscConfig+0x280>)
 8002358:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800235a:	4a08      	ldr	r2, [pc, #32]	; (800237c <HAL_RCC_OscConfig+0x280>)
 800235c:	f023 0301 	bic.w	r3, r3, #1
 8002360:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002362:	f7fe ff71 	bl	8001248 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002368:	e00a      	b.n	8002380 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800236a:	f7fe ff6d 	bl	8001248 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d903      	bls.n	8002380 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e166      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
 800237c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002380:	4b92      	ldr	r3, [pc, #584]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002382:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1ee      	bne.n	800236a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80a4 	beq.w	80024e2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800239a:	4b8c      	ldr	r3, [pc, #560]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10d      	bne.n	80023c2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a6:	4b89      	ldr	r3, [pc, #548]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a88      	ldr	r2, [pc, #544]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80023ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
 80023b2:	4b86      	ldr	r3, [pc, #536]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023be:	2301      	movs	r3, #1
 80023c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023c2:	4b83      	ldr	r3, [pc, #524]	; (80025d0 <HAL_RCC_OscConfig+0x4d4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d118      	bne.n	8002400 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80023ce:	4b80      	ldr	r3, [pc, #512]	; (80025d0 <HAL_RCC_OscConfig+0x4d4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a7f      	ldr	r2, [pc, #508]	; (80025d0 <HAL_RCC_OscConfig+0x4d4>)
 80023d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023da:	f7fe ff35 	bl	8001248 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e2:	f7fe ff31 	bl	8001248 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b64      	cmp	r3, #100	; 0x64
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e12a      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023f4:	4b76      	ldr	r3, [pc, #472]	; (80025d0 <HAL_RCC_OscConfig+0x4d4>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d106      	bne.n	8002416 <HAL_RCC_OscConfig+0x31a>
 8002408:	4b70      	ldr	r3, [pc, #448]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800240a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240c:	4a6f      	ldr	r2, [pc, #444]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	6713      	str	r3, [r2, #112]	; 0x70
 8002414:	e02d      	b.n	8002472 <HAL_RCC_OscConfig+0x376>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10c      	bne.n	8002438 <HAL_RCC_OscConfig+0x33c>
 800241e:	4b6b      	ldr	r3, [pc, #428]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002422:	4a6a      	ldr	r2, [pc, #424]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002424:	f023 0301 	bic.w	r3, r3, #1
 8002428:	6713      	str	r3, [r2, #112]	; 0x70
 800242a:	4b68      	ldr	r3, [pc, #416]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800242c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800242e:	4a67      	ldr	r2, [pc, #412]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002430:	f023 0304 	bic.w	r3, r3, #4
 8002434:	6713      	str	r3, [r2, #112]	; 0x70
 8002436:	e01c      	b.n	8002472 <HAL_RCC_OscConfig+0x376>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	2b05      	cmp	r3, #5
 800243e:	d10c      	bne.n	800245a <HAL_RCC_OscConfig+0x35e>
 8002440:	4b62      	ldr	r3, [pc, #392]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002444:	4a61      	ldr	r2, [pc, #388]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002446:	f043 0304 	orr.w	r3, r3, #4
 800244a:	6713      	str	r3, [r2, #112]	; 0x70
 800244c:	4b5f      	ldr	r3, [pc, #380]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800244e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002450:	4a5e      	ldr	r2, [pc, #376]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	6713      	str	r3, [r2, #112]	; 0x70
 8002458:	e00b      	b.n	8002472 <HAL_RCC_OscConfig+0x376>
 800245a:	4b5c      	ldr	r3, [pc, #368]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800245c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245e:	4a5b      	ldr	r2, [pc, #364]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002460:	f023 0301 	bic.w	r3, r3, #1
 8002464:	6713      	str	r3, [r2, #112]	; 0x70
 8002466:	4b59      	ldr	r3, [pc, #356]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800246a:	4a58      	ldr	r2, [pc, #352]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800246c:	f023 0304 	bic.w	r3, r3, #4
 8002470:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d015      	beq.n	80024a6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800247a:	f7fe fee5 	bl	8001248 <HAL_GetTick>
 800247e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002480:	e00a      	b.n	8002498 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002482:	f7fe fee1 	bl	8001248 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002490:	4293      	cmp	r3, r2
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e0d8      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002498:	4b4c      	ldr	r3, [pc, #304]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800249a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d0ee      	beq.n	8002482 <HAL_RCC_OscConfig+0x386>
 80024a4:	e014      	b.n	80024d0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a6:	f7fe fecf 	bl	8001248 <HAL_GetTick>
 80024aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ac:	e00a      	b.n	80024c4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ae:	f7fe fecb 	bl	8001248 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024bc:	4293      	cmp	r3, r2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e0c2      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c4:	4b41      	ldr	r3, [pc, #260]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80024c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024c8:	f003 0302 	and.w	r3, r3, #2
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1ee      	bne.n	80024ae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d105      	bne.n	80024e2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d6:	4b3d      	ldr	r3, [pc, #244]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	4a3c      	ldr	r2, [pc, #240]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80024dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 80ae 	beq.w	8002648 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024ec:	4b37      	ldr	r3, [pc, #220]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f003 030c 	and.w	r3, r3, #12
 80024f4:	2b08      	cmp	r3, #8
 80024f6:	d06d      	beq.n	80025d4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d14b      	bne.n	8002598 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002500:	4b32      	ldr	r3, [pc, #200]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a31      	ldr	r2, [pc, #196]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002506:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800250a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800250c:	f7fe fe9c 	bl	8001248 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002514:	f7fe fe98 	bl	8001248 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b02      	cmp	r3, #2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e091      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002526:	4b29      	ldr	r3, [pc, #164]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f0      	bne.n	8002514 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69da      	ldr	r2, [r3, #28]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	019b      	lsls	r3, r3, #6
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002548:	085b      	lsrs	r3, r3, #1
 800254a:	3b01      	subs	r3, #1
 800254c:	041b      	lsls	r3, r3, #16
 800254e:	431a      	orrs	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	061b      	lsls	r3, r3, #24
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255c:	071b      	lsls	r3, r3, #28
 800255e:	491b      	ldr	r1, [pc, #108]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002560:	4313      	orrs	r3, r2
 8002562:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a18      	ldr	r2, [pc, #96]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800256a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800256e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe fe6a 	bl	8001248 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002578:	f7fe fe66 	bl	8001248 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e05f      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800258a:	4b10      	ldr	r3, [pc, #64]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d0f0      	beq.n	8002578 <HAL_RCC_OscConfig+0x47c>
 8002596:	e057      	b.n	8002648 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002598:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a0b      	ldr	r2, [pc, #44]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 800259e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a4:	f7fe fe50 	bl	8001248 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ac:	f7fe fe4c 	bl	8001248 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e045      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025be:	4b03      	ldr	r3, [pc, #12]	; (80025cc <HAL_RCC_OscConfig+0x4d0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f0      	bne.n	80025ac <HAL_RCC_OscConfig+0x4b0>
 80025ca:	e03d      	b.n	8002648 <HAL_RCC_OscConfig+0x54c>
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80025d4:	4b1f      	ldr	r3, [pc, #124]	; (8002654 <HAL_RCC_OscConfig+0x558>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d030      	beq.n	8002644 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d129      	bne.n	8002644 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d122      	bne.n	8002644 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002604:	4013      	ands	r3, r2
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800260a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800260c:	4293      	cmp	r3, r2
 800260e:	d119      	bne.n	8002644 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261a:	085b      	lsrs	r3, r3, #1
 800261c:	3b01      	subs	r3, #1
 800261e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002620:	429a      	cmp	r2, r3
 8002622:	d10f      	bne.n	8002644 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002630:	429a      	cmp	r2, r3
 8002632:	d107      	bne.n	8002644 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40023800 	.word	0x40023800

08002658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e0d0      	b.n	8002812 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002670:	4b6a      	ldr	r3, [pc, #424]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 030f 	and.w	r3, r3, #15
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	429a      	cmp	r2, r3
 800267c:	d910      	bls.n	80026a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267e:	4b67      	ldr	r3, [pc, #412]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f023 020f 	bic.w	r2, r3, #15
 8002686:	4965      	ldr	r1, [pc, #404]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	4313      	orrs	r3, r2
 800268c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800268e:	4b63      	ldr	r3, [pc, #396]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d001      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e0b8      	b.n	8002812 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d020      	beq.n	80026ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0304 	and.w	r3, r3, #4
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d005      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b8:	4b59      	ldr	r3, [pc, #356]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	4a58      	ldr	r2, [pc, #352]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80026be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0308 	and.w	r3, r3, #8
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026d0:	4b53      	ldr	r3, [pc, #332]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	4a52      	ldr	r2, [pc, #328]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80026d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026dc:	4b50      	ldr	r3, [pc, #320]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	494d      	ldr	r1, [pc, #308]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d040      	beq.n	800277c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d107      	bne.n	8002712 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002702:	4b47      	ldr	r3, [pc, #284]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d115      	bne.n	800273a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e07f      	b.n	8002812 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b02      	cmp	r3, #2
 8002718:	d107      	bne.n	800272a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800271a:	4b41      	ldr	r3, [pc, #260]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d109      	bne.n	800273a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e073      	b.n	8002812 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800272a:	4b3d      	ldr	r3, [pc, #244]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e06b      	b.n	8002812 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800273a:	4b39      	ldr	r3, [pc, #228]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f023 0203 	bic.w	r2, r3, #3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	4936      	ldr	r1, [pc, #216]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 8002748:	4313      	orrs	r3, r2
 800274a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800274c:	f7fe fd7c 	bl	8001248 <HAL_GetTick>
 8002750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002752:	e00a      	b.n	800276a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002754:	f7fe fd78 	bl	8001248 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002762:	4293      	cmp	r3, r2
 8002764:	d901      	bls.n	800276a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e053      	b.n	8002812 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800276a:	4b2d      	ldr	r3, [pc, #180]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 020c 	and.w	r2, r3, #12
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	429a      	cmp	r2, r3
 800277a:	d1eb      	bne.n	8002754 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800277c:	4b27      	ldr	r3, [pc, #156]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	429a      	cmp	r2, r3
 8002788:	d210      	bcs.n	80027ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278a:	4b24      	ldr	r3, [pc, #144]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f023 020f 	bic.w	r2, r3, #15
 8002792:	4922      	ldr	r1, [pc, #136]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	4313      	orrs	r3, r2
 8002798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279a:	4b20      	ldr	r3, [pc, #128]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d001      	beq.n	80027ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e032      	b.n	8002812 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d008      	beq.n	80027ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b8:	4b19      	ldr	r3, [pc, #100]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	4916      	ldr	r1, [pc, #88]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0308 	and.w	r3, r3, #8
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d009      	beq.n	80027ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027d6:	4b12      	ldr	r3, [pc, #72]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	00db      	lsls	r3, r3, #3
 80027e4:	490e      	ldr	r1, [pc, #56]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027ea:	f000 f821 	bl	8002830 <HAL_RCC_GetSysClockFreq>
 80027ee:	4602      	mov	r2, r0
 80027f0:	4b0b      	ldr	r3, [pc, #44]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 030f 	and.w	r3, r3, #15
 80027fa:	490a      	ldr	r1, [pc, #40]	; (8002824 <HAL_RCC_ClockConfig+0x1cc>)
 80027fc:	5ccb      	ldrb	r3, [r1, r3]
 80027fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002802:	4a09      	ldr	r2, [pc, #36]	; (8002828 <HAL_RCC_ClockConfig+0x1d0>)
 8002804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002806:	4b09      	ldr	r3, [pc, #36]	; (800282c <HAL_RCC_ClockConfig+0x1d4>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7fe fcd8 	bl	80011c0 <HAL_InitTick>

  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40023c00 	.word	0x40023c00
 8002820:	40023800 	.word	0x40023800
 8002824:	0800625c 	.word	0x0800625c
 8002828:	20000000 	.word	0x20000000
 800282c:	20000004 	.word	0x20000004

08002830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002834:	b094      	sub	sp, #80	; 0x50
 8002836:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002838:	2300      	movs	r3, #0
 800283a:	647b      	str	r3, [r7, #68]	; 0x44
 800283c:	2300      	movs	r3, #0
 800283e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002840:	2300      	movs	r3, #0
 8002842:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002848:	4b79      	ldr	r3, [pc, #484]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f003 030c 	and.w	r3, r3, #12
 8002850:	2b08      	cmp	r3, #8
 8002852:	d00d      	beq.n	8002870 <HAL_RCC_GetSysClockFreq+0x40>
 8002854:	2b08      	cmp	r3, #8
 8002856:	f200 80e1 	bhi.w	8002a1c <HAL_RCC_GetSysClockFreq+0x1ec>
 800285a:	2b00      	cmp	r3, #0
 800285c:	d002      	beq.n	8002864 <HAL_RCC_GetSysClockFreq+0x34>
 800285e:	2b04      	cmp	r3, #4
 8002860:	d003      	beq.n	800286a <HAL_RCC_GetSysClockFreq+0x3a>
 8002862:	e0db      	b.n	8002a1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002864:	4b73      	ldr	r3, [pc, #460]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8002866:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002868:	e0db      	b.n	8002a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800286a:	4b73      	ldr	r3, [pc, #460]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x208>)
 800286c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800286e:	e0d8      	b.n	8002a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002870:	4b6f      	ldr	r3, [pc, #444]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002878:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800287a:	4b6d      	ldr	r3, [pc, #436]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d063      	beq.n	800294e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002886:	4b6a      	ldr	r3, [pc, #424]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	099b      	lsrs	r3, r3, #6
 800288c:	2200      	movs	r2, #0
 800288e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002890:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002898:	633b      	str	r3, [r7, #48]	; 0x30
 800289a:	2300      	movs	r3, #0
 800289c:	637b      	str	r3, [r7, #52]	; 0x34
 800289e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80028a2:	4622      	mov	r2, r4
 80028a4:	462b      	mov	r3, r5
 80028a6:	f04f 0000 	mov.w	r0, #0
 80028aa:	f04f 0100 	mov.w	r1, #0
 80028ae:	0159      	lsls	r1, r3, #5
 80028b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028b4:	0150      	lsls	r0, r2, #5
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4621      	mov	r1, r4
 80028bc:	1a51      	subs	r1, r2, r1
 80028be:	6139      	str	r1, [r7, #16]
 80028c0:	4629      	mov	r1, r5
 80028c2:	eb63 0301 	sbc.w	r3, r3, r1
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	f04f 0200 	mov.w	r2, #0
 80028cc:	f04f 0300 	mov.w	r3, #0
 80028d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028d4:	4659      	mov	r1, fp
 80028d6:	018b      	lsls	r3, r1, #6
 80028d8:	4651      	mov	r1, sl
 80028da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028de:	4651      	mov	r1, sl
 80028e0:	018a      	lsls	r2, r1, #6
 80028e2:	4651      	mov	r1, sl
 80028e4:	ebb2 0801 	subs.w	r8, r2, r1
 80028e8:	4659      	mov	r1, fp
 80028ea:	eb63 0901 	sbc.w	r9, r3, r1
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002902:	4690      	mov	r8, r2
 8002904:	4699      	mov	r9, r3
 8002906:	4623      	mov	r3, r4
 8002908:	eb18 0303 	adds.w	r3, r8, r3
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	462b      	mov	r3, r5
 8002910:	eb49 0303 	adc.w	r3, r9, r3
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	f04f 0200 	mov.w	r2, #0
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002922:	4629      	mov	r1, r5
 8002924:	024b      	lsls	r3, r1, #9
 8002926:	4621      	mov	r1, r4
 8002928:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800292c:	4621      	mov	r1, r4
 800292e:	024a      	lsls	r2, r1, #9
 8002930:	4610      	mov	r0, r2
 8002932:	4619      	mov	r1, r3
 8002934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002936:	2200      	movs	r2, #0
 8002938:	62bb      	str	r3, [r7, #40]	; 0x28
 800293a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800293c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002940:	f7fd fcd6 	bl	80002f0 <__aeabi_uldivmod>
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	4613      	mov	r3, r2
 800294a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800294c:	e058      	b.n	8002a00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800294e:	4b38      	ldr	r3, [pc, #224]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	099b      	lsrs	r3, r3, #6
 8002954:	2200      	movs	r2, #0
 8002956:	4618      	mov	r0, r3
 8002958:	4611      	mov	r1, r2
 800295a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800295e:	623b      	str	r3, [r7, #32]
 8002960:	2300      	movs	r3, #0
 8002962:	627b      	str	r3, [r7, #36]	; 0x24
 8002964:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002968:	4642      	mov	r2, r8
 800296a:	464b      	mov	r3, r9
 800296c:	f04f 0000 	mov.w	r0, #0
 8002970:	f04f 0100 	mov.w	r1, #0
 8002974:	0159      	lsls	r1, r3, #5
 8002976:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800297a:	0150      	lsls	r0, r2, #5
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4641      	mov	r1, r8
 8002982:	ebb2 0a01 	subs.w	sl, r2, r1
 8002986:	4649      	mov	r1, r9
 8002988:	eb63 0b01 	sbc.w	fp, r3, r1
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	f04f 0300 	mov.w	r3, #0
 8002994:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002998:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800299c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80029a0:	ebb2 040a 	subs.w	r4, r2, sl
 80029a4:	eb63 050b 	sbc.w	r5, r3, fp
 80029a8:	f04f 0200 	mov.w	r2, #0
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	00eb      	lsls	r3, r5, #3
 80029b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029b6:	00e2      	lsls	r2, r4, #3
 80029b8:	4614      	mov	r4, r2
 80029ba:	461d      	mov	r5, r3
 80029bc:	4643      	mov	r3, r8
 80029be:	18e3      	adds	r3, r4, r3
 80029c0:	603b      	str	r3, [r7, #0]
 80029c2:	464b      	mov	r3, r9
 80029c4:	eb45 0303 	adc.w	r3, r5, r3
 80029c8:	607b      	str	r3, [r7, #4]
 80029ca:	f04f 0200 	mov.w	r2, #0
 80029ce:	f04f 0300 	mov.w	r3, #0
 80029d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029d6:	4629      	mov	r1, r5
 80029d8:	028b      	lsls	r3, r1, #10
 80029da:	4621      	mov	r1, r4
 80029dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029e0:	4621      	mov	r1, r4
 80029e2:	028a      	lsls	r2, r1, #10
 80029e4:	4610      	mov	r0, r2
 80029e6:	4619      	mov	r1, r3
 80029e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029ea:	2200      	movs	r2, #0
 80029ec:	61bb      	str	r3, [r7, #24]
 80029ee:	61fa      	str	r2, [r7, #28]
 80029f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029f4:	f7fd fc7c 	bl	80002f0 <__aeabi_uldivmod>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4613      	mov	r3, r2
 80029fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a00:	4b0b      	ldr	r3, [pc, #44]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	0c1b      	lsrs	r3, r3, #16
 8002a06:	f003 0303 	and.w	r3, r3, #3
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002a10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a1a:	e002      	b.n	8002a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a1c:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a1e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3750      	adds	r7, #80	; 0x50
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a2e:	bf00      	nop
 8002a30:	40023800 	.word	0x40023800
 8002a34:	00f42400 	.word	0x00f42400
 8002a38:	007a1200 	.word	0x007a1200

08002a3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b088      	sub	sp, #32
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d012      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a64:	4b69      	ldr	r3, [pc, #420]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4a68      	ldr	r2, [pc, #416]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a6a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a6e:	6093      	str	r3, [r2, #8]
 8002a70:	4b66      	ldr	r3, [pc, #408]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a78:	4964      	ldr	r1, [pc, #400]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d017      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a96:	4b5d      	ldr	r3, [pc, #372]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a9c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa4:	4959      	ldr	r1, [pc, #356]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ab4:	d101      	bne.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d017      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ad2:	4b4e      	ldr	r3, [pc, #312]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ad8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	494a      	ldr	r1, [pc, #296]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002af0:	d101      	bne.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002af2:	2301      	movs	r3, #1
 8002af4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002afe:	2301      	movs	r3, #1
 8002b00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0320 	and.w	r3, r3, #32
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 808b 	beq.w	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b20:	4b3a      	ldr	r3, [pc, #232]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	4a39      	ldr	r2, [pc, #228]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002b2c:	4b37      	ldr	r3, [pc, #220]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b38:	4b35      	ldr	r3, [pc, #212]	; (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a34      	ldr	r2, [pc, #208]	; (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b44:	f7fe fb80 	bl	8001248 <HAL_GetTick>
 8002b48:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b4c:	f7fe fb7c 	bl	8001248 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b64      	cmp	r3, #100	; 0x64
 8002b58:	d901      	bls.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e38f      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b5e:	4b2c      	ldr	r3, [pc, #176]	; (8002c10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b6a:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b72:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d035      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d02e      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b88:	4b20      	ldr	r3, [pc, #128]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b90:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b92:	4b1e      	ldr	r3, [pc, #120]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b96:	4a1d      	ldr	r2, [pc, #116]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b9c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b9e:	4b1b      	ldr	r3, [pc, #108]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba2:	4a1a      	ldr	r2, [pc, #104]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ba8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002baa:	4a18      	ldr	r2, [pc, #96]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002bb0:	4b16      	ldr	r3, [pc, #88]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d114      	bne.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbc:	f7fe fb44 	bl	8001248 <HAL_GetTick>
 8002bc0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bc2:	e00a      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc4:	f7fe fb40 	bl	8001248 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e351      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bda:	4b0c      	ldr	r3, [pc, #48]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0ee      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bf2:	d111      	bne.n	8002c18 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002bf4:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c00:	4b04      	ldr	r3, [pc, #16]	; (8002c14 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002c02:	400b      	ands	r3, r1
 8002c04:	4901      	ldr	r1, [pc, #4]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	608b      	str	r3, [r1, #8]
 8002c0a:	e00b      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40007000 	.word	0x40007000
 8002c14:	0ffffcff 	.word	0x0ffffcff
 8002c18:	4bac      	ldr	r3, [pc, #688]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	4aab      	ldr	r2, [pc, #684]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c1e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002c22:	6093      	str	r3, [r2, #8]
 8002c24:	4ba9      	ldr	r3, [pc, #676]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c26:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c30:	49a6      	ldr	r1, [pc, #664]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0310 	and.w	r3, r3, #16
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d010      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002c42:	4ba2      	ldr	r3, [pc, #648]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c48:	4aa0      	ldr	r2, [pc, #640]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c4e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002c52:	4b9e      	ldr	r3, [pc, #632]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c54:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c5c:	499b      	ldr	r1, [pc, #620]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d00a      	beq.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c70:	4b96      	ldr	r3, [pc, #600]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c76:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c7e:	4993      	ldr	r1, [pc, #588]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00a      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c92:	4b8e      	ldr	r3, [pc, #568]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c98:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ca0:	498a      	ldr	r1, [pc, #552]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cb4:	4b85      	ldr	r3, [pc, #532]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cc2:	4982      	ldr	r1, [pc, #520]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002cd6:	4b7d      	ldr	r3, [pc, #500]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cdc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce4:	4979      	ldr	r1, [pc, #484]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cf8:	4b74      	ldr	r3, [pc, #464]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cfe:	f023 0203 	bic.w	r2, r3, #3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d06:	4971      	ldr	r1, [pc, #452]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d1a:	4b6c      	ldr	r3, [pc, #432]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d20:	f023 020c 	bic.w	r2, r3, #12
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d28:	4968      	ldr	r1, [pc, #416]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00a      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d3c:	4b63      	ldr	r3, [pc, #396]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d42:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d4a:	4960      	ldr	r1, [pc, #384]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d00a      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d5e:	4b5b      	ldr	r3, [pc, #364]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d64:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d6c:	4957      	ldr	r1, [pc, #348]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00a      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d80:	4b52      	ldr	r3, [pc, #328]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d86:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d8e:	494f      	ldr	r1, [pc, #316]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00a      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002da2:	4b4a      	ldr	r3, [pc, #296]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db0:	4946      	ldr	r1, [pc, #280]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00a      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002dc4:	4b41      	ldr	r3, [pc, #260]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dd2:	493e      	ldr	r1, [pc, #248]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00a      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002de6:	4b39      	ldr	r3, [pc, #228]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002df4:	4935      	ldr	r1, [pc, #212]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00a      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e08:	4b30      	ldr	r3, [pc, #192]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e0e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e16:	492d      	ldr	r1, [pc, #180]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d011      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002e2a:	4b28      	ldr	r3, [pc, #160]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e30:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e38:	4924      	ldr	r1, [pc, #144]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e48:	d101      	bne.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0308 	and.w	r3, r3, #8
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00a      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e6a:	4b18      	ldr	r3, [pc, #96]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e70:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e78:	4914      	ldr	r1, [pc, #80]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00b      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e8c:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e92:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e9c:	490b      	ldr	r1, [pc, #44]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00f      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002eb0:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ec0:	4902      	ldr	r1, [pc, #8]	; (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002ec8:	e002      	b.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002eca:	bf00      	nop
 8002ecc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00b      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002edc:	4b8a      	ldr	r3, [pc, #552]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ede:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ee2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eec:	4986      	ldr	r1, [pc, #536]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00b      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002f00:	4b81      	ldr	r3, [pc, #516]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f06:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f10:	497d      	ldr	r1, [pc, #500]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f12:	4313      	orrs	r3, r2
 8002f14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d006      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f000 80d6 	beq.w	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002f2c:	4b76      	ldr	r3, [pc, #472]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a75      	ldr	r2, [pc, #468]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f32:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002f36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f38:	f7fe f986 	bl	8001248 <HAL_GetTick>
 8002f3c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f40:	f7fe f982 	bl	8001248 <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b64      	cmp	r3, #100	; 0x64
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e195      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f52:	4b6d      	ldr	r3, [pc, #436]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1f0      	bne.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d021      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d11d      	bne.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f72:	4b65      	ldr	r3, [pc, #404]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f78:	0c1b      	lsrs	r3, r3, #16
 8002f7a:	f003 0303 	and.w	r3, r3, #3
 8002f7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f80:	4b61      	ldr	r3, [pc, #388]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f86:	0e1b      	lsrs	r3, r3, #24
 8002f88:	f003 030f 	and.w	r3, r3, #15
 8002f8c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	019a      	lsls	r2, r3, #6
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	041b      	lsls	r3, r3, #16
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	061b      	lsls	r3, r3, #24
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	071b      	lsls	r3, r3, #28
 8002fa6:	4958      	ldr	r1, [pc, #352]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d004      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fc2:	d00a      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d02e      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fd8:	d129      	bne.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002fda:	4b4b      	ldr	r3, [pc, #300]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fe0:	0c1b      	lsrs	r3, r3, #16
 8002fe2:	f003 0303 	and.w	r3, r3, #3
 8002fe6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002fe8:	4b47      	ldr	r3, [pc, #284]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fee:	0f1b      	lsrs	r3, r3, #28
 8002ff0:	f003 0307 	and.w	r3, r3, #7
 8002ff4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	019a      	lsls	r2, r3, #6
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	041b      	lsls	r3, r3, #16
 8003000:	431a      	orrs	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	061b      	lsls	r3, r3, #24
 8003008:	431a      	orrs	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	071b      	lsls	r3, r3, #28
 800300e:	493e      	ldr	r1, [pc, #248]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003016:	4b3c      	ldr	r3, [pc, #240]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003018:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800301c:	f023 021f 	bic.w	r2, r3, #31
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	3b01      	subs	r3, #1
 8003026:	4938      	ldr	r1, [pc, #224]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003028:	4313      	orrs	r3, r2
 800302a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d01d      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800303a:	4b33      	ldr	r3, [pc, #204]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800303c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003040:	0e1b      	lsrs	r3, r3, #24
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003048:	4b2f      	ldr	r3, [pc, #188]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800304a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800304e:	0f1b      	lsrs	r3, r3, #28
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	019a      	lsls	r2, r3, #6
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
 8003060:	041b      	lsls	r3, r3, #16
 8003062:	431a      	orrs	r2, r3
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	061b      	lsls	r3, r3, #24
 8003068:	431a      	orrs	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	071b      	lsls	r3, r3, #28
 800306e:	4926      	ldr	r1, [pc, #152]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003070:	4313      	orrs	r3, r2
 8003072:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d011      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	019a      	lsls	r2, r3, #6
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	041b      	lsls	r3, r3, #16
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	061b      	lsls	r3, r3, #24
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	071b      	lsls	r3, r3, #28
 800309e:	491a      	ldr	r1, [pc, #104]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80030a6:	4b18      	ldr	r3, [pc, #96]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a17      	ldr	r2, [pc, #92]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030b2:	f7fe f8c9 	bl	8001248 <HAL_GetTick>
 80030b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80030b8:	e008      	b.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80030ba:	f7fe f8c5 	bl	8001248 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b64      	cmp	r3, #100	; 0x64
 80030c6:	d901      	bls.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e0d8      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80030cc:	4b0e      	ldr	r3, [pc, #56]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0f0      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	f040 80ce 	bne.w	800327c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80030e0:	4b09      	ldr	r3, [pc, #36]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a08      	ldr	r2, [pc, #32]	; (8003108 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030ec:	f7fe f8ac 	bl	8001248 <HAL_GetTick>
 80030f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80030f2:	e00b      	b.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80030f4:	f7fe f8a8 	bl	8001248 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b64      	cmp	r3, #100	; 0x64
 8003100:	d904      	bls.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e0bb      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003106:	bf00      	nop
 8003108:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800310c:	4b5e      	ldr	r3, [pc, #376]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003114:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003118:	d0ec      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d003      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d009      	beq.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003136:	2b00      	cmp	r3, #0
 8003138:	d02e      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313e:	2b00      	cmp	r3, #0
 8003140:	d12a      	bne.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003142:	4b51      	ldr	r3, [pc, #324]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003144:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003148:	0c1b      	lsrs	r3, r3, #16
 800314a:	f003 0303 	and.w	r3, r3, #3
 800314e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003150:	4b4d      	ldr	r3, [pc, #308]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003156:	0f1b      	lsrs	r3, r3, #28
 8003158:	f003 0307 	and.w	r3, r3, #7
 800315c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	019a      	lsls	r2, r3, #6
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	041b      	lsls	r3, r3, #16
 8003168:	431a      	orrs	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	699b      	ldr	r3, [r3, #24]
 800316e:	061b      	lsls	r3, r3, #24
 8003170:	431a      	orrs	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	071b      	lsls	r3, r3, #28
 8003176:	4944      	ldr	r1, [pc, #272]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003178:	4313      	orrs	r3, r2
 800317a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800317e:	4b42      	ldr	r3, [pc, #264]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003180:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003184:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318c:	3b01      	subs	r3, #1
 800318e:	021b      	lsls	r3, r3, #8
 8003190:	493d      	ldr	r1, [pc, #244]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d022      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031ac:	d11d      	bne.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80031ae:	4b36      	ldr	r3, [pc, #216]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b4:	0e1b      	lsrs	r3, r3, #24
 80031b6:	f003 030f 	and.w	r3, r3, #15
 80031ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80031bc:	4b32      	ldr	r3, [pc, #200]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c2:	0f1b      	lsrs	r3, r3, #28
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	019a      	lsls	r2, r3, #6
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	041b      	lsls	r3, r3, #16
 80031d6:	431a      	orrs	r2, r3
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	061b      	lsls	r3, r3, #24
 80031dc:	431a      	orrs	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	071b      	lsls	r3, r3, #28
 80031e2:	4929      	ldr	r1, [pc, #164]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0308 	and.w	r3, r3, #8
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d028      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80031f6:	4b24      	ldr	r3, [pc, #144]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031fc:	0e1b      	lsrs	r3, r3, #24
 80031fe:	f003 030f 	and.w	r3, r3, #15
 8003202:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003204:	4b20      	ldr	r3, [pc, #128]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800320a:	0c1b      	lsrs	r3, r3, #16
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	019a      	lsls	r2, r3, #6
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	041b      	lsls	r3, r3, #16
 800321c:	431a      	orrs	r2, r3
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	061b      	lsls	r3, r3, #24
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	071b      	lsls	r3, r3, #28
 800322a:	4917      	ldr	r1, [pc, #92]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800322c:	4313      	orrs	r3, r2
 800322e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003232:	4b15      	ldr	r3, [pc, #84]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003234:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003238:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	4911      	ldr	r1, [pc, #68]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003248:	4b0f      	ldr	r3, [pc, #60]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a0e      	ldr	r2, [pc, #56]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800324e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003252:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003254:	f7fd fff8 	bl	8001248 <HAL_GetTick>
 8003258:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800325a:	e008      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800325c:	f7fd fff4 	bl	8001248 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b64      	cmp	r3, #100	; 0x64
 8003268:	d901      	bls.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e007      	b.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003276:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800327a:	d1ef      	bne.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3720      	adds	r7, #32
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40023800 	.word	0x40023800

0800328c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e049      	b.n	8003332 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d106      	bne.n	80032b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fd fe2c 	bl	8000f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2202      	movs	r2, #2
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	3304      	adds	r3, #4
 80032c8:	4619      	mov	r1, r3
 80032ca:	4610      	mov	r0, r2
 80032cc:	f000 f8a6 	bl	800341c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
	...

0800333c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800333c:	b480      	push	{r7}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b01      	cmp	r3, #1
 800334e:	d001      	beq.n	8003354 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e04c      	b.n	80033ee <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2202      	movs	r2, #2
 8003358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a26      	ldr	r2, [pc, #152]	; (80033fc <HAL_TIM_Base_Start+0xc0>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d022      	beq.n	80033ac <HAL_TIM_Base_Start+0x70>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800336e:	d01d      	beq.n	80033ac <HAL_TIM_Base_Start+0x70>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a22      	ldr	r2, [pc, #136]	; (8003400 <HAL_TIM_Base_Start+0xc4>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d018      	beq.n	80033ac <HAL_TIM_Base_Start+0x70>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a21      	ldr	r2, [pc, #132]	; (8003404 <HAL_TIM_Base_Start+0xc8>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d013      	beq.n	80033ac <HAL_TIM_Base_Start+0x70>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a1f      	ldr	r2, [pc, #124]	; (8003408 <HAL_TIM_Base_Start+0xcc>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d00e      	beq.n	80033ac <HAL_TIM_Base_Start+0x70>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a1e      	ldr	r2, [pc, #120]	; (800340c <HAL_TIM_Base_Start+0xd0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d009      	beq.n	80033ac <HAL_TIM_Base_Start+0x70>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a1c      	ldr	r2, [pc, #112]	; (8003410 <HAL_TIM_Base_Start+0xd4>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d004      	beq.n	80033ac <HAL_TIM_Base_Start+0x70>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a1b      	ldr	r2, [pc, #108]	; (8003414 <HAL_TIM_Base_Start+0xd8>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d115      	bne.n	80033d8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	689a      	ldr	r2, [r3, #8]
 80033b2:	4b19      	ldr	r3, [pc, #100]	; (8003418 <HAL_TIM_Base_Start+0xdc>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b06      	cmp	r3, #6
 80033bc:	d015      	beq.n	80033ea <HAL_TIM_Base_Start+0xae>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033c4:	d011      	beq.n	80033ea <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f042 0201 	orr.w	r2, r2, #1
 80033d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d6:	e008      	b.n	80033ea <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f042 0201 	orr.w	r2, r2, #1
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	e000      	b.n	80033ec <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	40010000 	.word	0x40010000
 8003400:	40000400 	.word	0x40000400
 8003404:	40000800 	.word	0x40000800
 8003408:	40000c00 	.word	0x40000c00
 800340c:	40010400 	.word	0x40010400
 8003410:	40014000 	.word	0x40014000
 8003414:	40001800 	.word	0x40001800
 8003418:	00010007 	.word	0x00010007

0800341c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a43      	ldr	r2, [pc, #268]	; (800353c <TIM_Base_SetConfig+0x120>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d013      	beq.n	800345c <TIM_Base_SetConfig+0x40>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800343a:	d00f      	beq.n	800345c <TIM_Base_SetConfig+0x40>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a40      	ldr	r2, [pc, #256]	; (8003540 <TIM_Base_SetConfig+0x124>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d00b      	beq.n	800345c <TIM_Base_SetConfig+0x40>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a3f      	ldr	r2, [pc, #252]	; (8003544 <TIM_Base_SetConfig+0x128>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d007      	beq.n	800345c <TIM_Base_SetConfig+0x40>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a3e      	ldr	r2, [pc, #248]	; (8003548 <TIM_Base_SetConfig+0x12c>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d003      	beq.n	800345c <TIM_Base_SetConfig+0x40>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a3d      	ldr	r2, [pc, #244]	; (800354c <TIM_Base_SetConfig+0x130>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d108      	bne.n	800346e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003462:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	4313      	orrs	r3, r2
 800346c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a32      	ldr	r2, [pc, #200]	; (800353c <TIM_Base_SetConfig+0x120>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d02b      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800347c:	d027      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a2f      	ldr	r2, [pc, #188]	; (8003540 <TIM_Base_SetConfig+0x124>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d023      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a2e      	ldr	r2, [pc, #184]	; (8003544 <TIM_Base_SetConfig+0x128>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d01f      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a2d      	ldr	r2, [pc, #180]	; (8003548 <TIM_Base_SetConfig+0x12c>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d01b      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a2c      	ldr	r2, [pc, #176]	; (800354c <TIM_Base_SetConfig+0x130>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d017      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a2b      	ldr	r2, [pc, #172]	; (8003550 <TIM_Base_SetConfig+0x134>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d013      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a2a      	ldr	r2, [pc, #168]	; (8003554 <TIM_Base_SetConfig+0x138>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d00f      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a29      	ldr	r2, [pc, #164]	; (8003558 <TIM_Base_SetConfig+0x13c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00b      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a28      	ldr	r2, [pc, #160]	; (800355c <TIM_Base_SetConfig+0x140>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d007      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a27      	ldr	r2, [pc, #156]	; (8003560 <TIM_Base_SetConfig+0x144>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d003      	beq.n	80034ce <TIM_Base_SetConfig+0xb2>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a26      	ldr	r2, [pc, #152]	; (8003564 <TIM_Base_SetConfig+0x148>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d108      	bne.n	80034e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	4313      	orrs	r3, r2
 80034de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a0e      	ldr	r2, [pc, #56]	; (800353c <TIM_Base_SetConfig+0x120>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d003      	beq.n	800350e <TIM_Base_SetConfig+0xf2>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a10      	ldr	r2, [pc, #64]	; (800354c <TIM_Base_SetConfig+0x130>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d103      	bne.n	8003516 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	691a      	ldr	r2, [r3, #16]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f043 0204 	orr.w	r2, r3, #4
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	601a      	str	r2, [r3, #0]
}
 800352e:	bf00      	nop
 8003530:	3714      	adds	r7, #20
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	40010000 	.word	0x40010000
 8003540:	40000400 	.word	0x40000400
 8003544:	40000800 	.word	0x40000800
 8003548:	40000c00 	.word	0x40000c00
 800354c:	40010400 	.word	0x40010400
 8003550:	40014000 	.word	0x40014000
 8003554:	40014400 	.word	0x40014400
 8003558:	40014800 	.word	0x40014800
 800355c:	40001800 	.word	0x40001800
 8003560:	40001c00 	.word	0x40001c00
 8003564:	40002000 	.word	0x40002000

08003568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003578:	2b01      	cmp	r3, #1
 800357a:	d101      	bne.n	8003580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800357c:	2302      	movs	r3, #2
 800357e:	e06d      	b.n	800365c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2202      	movs	r2, #2
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a30      	ldr	r2, [pc, #192]	; (8003668 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d004      	beq.n	80035b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a2f      	ldr	r2, [pc, #188]	; (800366c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d108      	bne.n	80035c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80035ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a20      	ldr	r2, [pc, #128]	; (8003668 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d022      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f2:	d01d      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a1d      	ldr	r2, [pc, #116]	; (8003670 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d018      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a1c      	ldr	r2, [pc, #112]	; (8003674 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d013      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a1a      	ldr	r2, [pc, #104]	; (8003678 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d00e      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a15      	ldr	r2, [pc, #84]	; (800366c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d009      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a16      	ldr	r2, [pc, #88]	; (800367c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d004      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a15      	ldr	r2, [pc, #84]	; (8003680 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d10c      	bne.n	800364a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003636:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	4313      	orrs	r3, r2
 8003640:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68ba      	ldr	r2, [r7, #8]
 8003648:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800365a:	2300      	movs	r3, #0
}
 800365c:	4618      	mov	r0, r3
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	40010000 	.word	0x40010000
 800366c:	40010400 	.word	0x40010400
 8003670:	40000400 	.word	0x40000400
 8003674:	40000800 	.word	0x40000800
 8003678:	40000c00 	.word	0x40000c00
 800367c:	40014000 	.word	0x40014000
 8003680:	40001800 	.word	0x40001800

08003684 <__cvt>:
 8003684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003686:	ed2d 8b02 	vpush	{d8}
 800368a:	eeb0 8b40 	vmov.f64	d8, d0
 800368e:	b085      	sub	sp, #20
 8003690:	4617      	mov	r7, r2
 8003692:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003694:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003696:	ee18 2a90 	vmov	r2, s17
 800369a:	f025 0520 	bic.w	r5, r5, #32
 800369e:	2a00      	cmp	r2, #0
 80036a0:	bfb6      	itet	lt
 80036a2:	222d      	movlt	r2, #45	; 0x2d
 80036a4:	2200      	movge	r2, #0
 80036a6:	eeb1 8b40 	vneglt.f64	d8, d0
 80036aa:	2d46      	cmp	r5, #70	; 0x46
 80036ac:	460c      	mov	r4, r1
 80036ae:	701a      	strb	r2, [r3, #0]
 80036b0:	d004      	beq.n	80036bc <__cvt+0x38>
 80036b2:	2d45      	cmp	r5, #69	; 0x45
 80036b4:	d100      	bne.n	80036b8 <__cvt+0x34>
 80036b6:	3401      	adds	r4, #1
 80036b8:	2102      	movs	r1, #2
 80036ba:	e000      	b.n	80036be <__cvt+0x3a>
 80036bc:	2103      	movs	r1, #3
 80036be:	ab03      	add	r3, sp, #12
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	ab02      	add	r3, sp, #8
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	4622      	mov	r2, r4
 80036c8:	4633      	mov	r3, r6
 80036ca:	eeb0 0b48 	vmov.f64	d0, d8
 80036ce:	f000 fe2f 	bl	8004330 <_dtoa_r>
 80036d2:	2d47      	cmp	r5, #71	; 0x47
 80036d4:	d101      	bne.n	80036da <__cvt+0x56>
 80036d6:	07fb      	lsls	r3, r7, #31
 80036d8:	d51a      	bpl.n	8003710 <__cvt+0x8c>
 80036da:	2d46      	cmp	r5, #70	; 0x46
 80036dc:	eb00 0204 	add.w	r2, r0, r4
 80036e0:	d10c      	bne.n	80036fc <__cvt+0x78>
 80036e2:	7803      	ldrb	r3, [r0, #0]
 80036e4:	2b30      	cmp	r3, #48	; 0x30
 80036e6:	d107      	bne.n	80036f8 <__cvt+0x74>
 80036e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80036ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f0:	bf1c      	itt	ne
 80036f2:	f1c4 0401 	rsbne	r4, r4, #1
 80036f6:	6034      	strne	r4, [r6, #0]
 80036f8:	6833      	ldr	r3, [r6, #0]
 80036fa:	441a      	add	r2, r3
 80036fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003704:	bf08      	it	eq
 8003706:	9203      	streq	r2, [sp, #12]
 8003708:	2130      	movs	r1, #48	; 0x30
 800370a:	9b03      	ldr	r3, [sp, #12]
 800370c:	4293      	cmp	r3, r2
 800370e:	d307      	bcc.n	8003720 <__cvt+0x9c>
 8003710:	9b03      	ldr	r3, [sp, #12]
 8003712:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003714:	1a1b      	subs	r3, r3, r0
 8003716:	6013      	str	r3, [r2, #0]
 8003718:	b005      	add	sp, #20
 800371a:	ecbd 8b02 	vpop	{d8}
 800371e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003720:	1c5c      	adds	r4, r3, #1
 8003722:	9403      	str	r4, [sp, #12]
 8003724:	7019      	strb	r1, [r3, #0]
 8003726:	e7f0      	b.n	800370a <__cvt+0x86>

08003728 <__exponent>:
 8003728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800372a:	4603      	mov	r3, r0
 800372c:	2900      	cmp	r1, #0
 800372e:	bfb8      	it	lt
 8003730:	4249      	neglt	r1, r1
 8003732:	f803 2b02 	strb.w	r2, [r3], #2
 8003736:	bfb4      	ite	lt
 8003738:	222d      	movlt	r2, #45	; 0x2d
 800373a:	222b      	movge	r2, #43	; 0x2b
 800373c:	2909      	cmp	r1, #9
 800373e:	7042      	strb	r2, [r0, #1]
 8003740:	dd2a      	ble.n	8003798 <__exponent+0x70>
 8003742:	f10d 0207 	add.w	r2, sp, #7
 8003746:	4617      	mov	r7, r2
 8003748:	260a      	movs	r6, #10
 800374a:	4694      	mov	ip, r2
 800374c:	fb91 f5f6 	sdiv	r5, r1, r6
 8003750:	fb06 1415 	mls	r4, r6, r5, r1
 8003754:	3430      	adds	r4, #48	; 0x30
 8003756:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800375a:	460c      	mov	r4, r1
 800375c:	2c63      	cmp	r4, #99	; 0x63
 800375e:	f102 32ff 	add.w	r2, r2, #4294967295
 8003762:	4629      	mov	r1, r5
 8003764:	dcf1      	bgt.n	800374a <__exponent+0x22>
 8003766:	3130      	adds	r1, #48	; 0x30
 8003768:	f1ac 0402 	sub.w	r4, ip, #2
 800376c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003770:	1c41      	adds	r1, r0, #1
 8003772:	4622      	mov	r2, r4
 8003774:	42ba      	cmp	r2, r7
 8003776:	d30a      	bcc.n	800378e <__exponent+0x66>
 8003778:	f10d 0209 	add.w	r2, sp, #9
 800377c:	eba2 020c 	sub.w	r2, r2, ip
 8003780:	42bc      	cmp	r4, r7
 8003782:	bf88      	it	hi
 8003784:	2200      	movhi	r2, #0
 8003786:	4413      	add	r3, r2
 8003788:	1a18      	subs	r0, r3, r0
 800378a:	b003      	add	sp, #12
 800378c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800378e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003792:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003796:	e7ed      	b.n	8003774 <__exponent+0x4c>
 8003798:	2330      	movs	r3, #48	; 0x30
 800379a:	3130      	adds	r1, #48	; 0x30
 800379c:	7083      	strb	r3, [r0, #2]
 800379e:	70c1      	strb	r1, [r0, #3]
 80037a0:	1d03      	adds	r3, r0, #4
 80037a2:	e7f1      	b.n	8003788 <__exponent+0x60>
 80037a4:	0000      	movs	r0, r0
	...

080037a8 <_printf_float>:
 80037a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037ac:	b08b      	sub	sp, #44	; 0x2c
 80037ae:	460c      	mov	r4, r1
 80037b0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80037b4:	4616      	mov	r6, r2
 80037b6:	461f      	mov	r7, r3
 80037b8:	4605      	mov	r5, r0
 80037ba:	f000 fcbb 	bl	8004134 <_localeconv_r>
 80037be:	f8d0 b000 	ldr.w	fp, [r0]
 80037c2:	4658      	mov	r0, fp
 80037c4:	f7fc fd8c 	bl	80002e0 <strlen>
 80037c8:	2300      	movs	r3, #0
 80037ca:	9308      	str	r3, [sp, #32]
 80037cc:	f8d8 3000 	ldr.w	r3, [r8]
 80037d0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80037d4:	6822      	ldr	r2, [r4, #0]
 80037d6:	3307      	adds	r3, #7
 80037d8:	f023 0307 	bic.w	r3, r3, #7
 80037dc:	f103 0108 	add.w	r1, r3, #8
 80037e0:	f8c8 1000 	str.w	r1, [r8]
 80037e4:	ed93 0b00 	vldr	d0, [r3]
 80037e8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8003a48 <_printf_float+0x2a0>
 80037ec:	eeb0 7bc0 	vabs.f64	d7, d0
 80037f0:	eeb4 7b46 	vcmp.f64	d7, d6
 80037f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f8:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80037fc:	4682      	mov	sl, r0
 80037fe:	dd24      	ble.n	800384a <_printf_float+0xa2>
 8003800:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003808:	d502      	bpl.n	8003810 <_printf_float+0x68>
 800380a:	232d      	movs	r3, #45	; 0x2d
 800380c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003810:	498f      	ldr	r1, [pc, #572]	; (8003a50 <_printf_float+0x2a8>)
 8003812:	4b90      	ldr	r3, [pc, #576]	; (8003a54 <_printf_float+0x2ac>)
 8003814:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003818:	bf94      	ite	ls
 800381a:	4688      	movls	r8, r1
 800381c:	4698      	movhi	r8, r3
 800381e:	2303      	movs	r3, #3
 8003820:	6123      	str	r3, [r4, #16]
 8003822:	f022 0204 	bic.w	r2, r2, #4
 8003826:	2300      	movs	r3, #0
 8003828:	6022      	str	r2, [r4, #0]
 800382a:	9304      	str	r3, [sp, #16]
 800382c:	9700      	str	r7, [sp, #0]
 800382e:	4633      	mov	r3, r6
 8003830:	aa09      	add	r2, sp, #36	; 0x24
 8003832:	4621      	mov	r1, r4
 8003834:	4628      	mov	r0, r5
 8003836:	f000 f9d1 	bl	8003bdc <_printf_common>
 800383a:	3001      	adds	r0, #1
 800383c:	f040 808a 	bne.w	8003954 <_printf_float+0x1ac>
 8003840:	f04f 30ff 	mov.w	r0, #4294967295
 8003844:	b00b      	add	sp, #44	; 0x2c
 8003846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800384a:	eeb4 0b40 	vcmp.f64	d0, d0
 800384e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003852:	d709      	bvc.n	8003868 <_printf_float+0xc0>
 8003854:	ee10 3a90 	vmov	r3, s1
 8003858:	2b00      	cmp	r3, #0
 800385a:	bfbc      	itt	lt
 800385c:	232d      	movlt	r3, #45	; 0x2d
 800385e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003862:	497d      	ldr	r1, [pc, #500]	; (8003a58 <_printf_float+0x2b0>)
 8003864:	4b7d      	ldr	r3, [pc, #500]	; (8003a5c <_printf_float+0x2b4>)
 8003866:	e7d5      	b.n	8003814 <_printf_float+0x6c>
 8003868:	6863      	ldr	r3, [r4, #4]
 800386a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800386e:	9104      	str	r1, [sp, #16]
 8003870:	1c59      	adds	r1, r3, #1
 8003872:	d13c      	bne.n	80038ee <_printf_float+0x146>
 8003874:	2306      	movs	r3, #6
 8003876:	6063      	str	r3, [r4, #4]
 8003878:	2300      	movs	r3, #0
 800387a:	9303      	str	r3, [sp, #12]
 800387c:	ab08      	add	r3, sp, #32
 800387e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8003882:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003886:	ab07      	add	r3, sp, #28
 8003888:	6861      	ldr	r1, [r4, #4]
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	6022      	str	r2, [r4, #0]
 800388e:	f10d 031b 	add.w	r3, sp, #27
 8003892:	4628      	mov	r0, r5
 8003894:	f7ff fef6 	bl	8003684 <__cvt>
 8003898:	9b04      	ldr	r3, [sp, #16]
 800389a:	9907      	ldr	r1, [sp, #28]
 800389c:	2b47      	cmp	r3, #71	; 0x47
 800389e:	4680      	mov	r8, r0
 80038a0:	d108      	bne.n	80038b4 <_printf_float+0x10c>
 80038a2:	1cc8      	adds	r0, r1, #3
 80038a4:	db02      	blt.n	80038ac <_printf_float+0x104>
 80038a6:	6863      	ldr	r3, [r4, #4]
 80038a8:	4299      	cmp	r1, r3
 80038aa:	dd41      	ble.n	8003930 <_printf_float+0x188>
 80038ac:	f1a9 0902 	sub.w	r9, r9, #2
 80038b0:	fa5f f989 	uxtb.w	r9, r9
 80038b4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80038b8:	d820      	bhi.n	80038fc <_printf_float+0x154>
 80038ba:	3901      	subs	r1, #1
 80038bc:	464a      	mov	r2, r9
 80038be:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80038c2:	9107      	str	r1, [sp, #28]
 80038c4:	f7ff ff30 	bl	8003728 <__exponent>
 80038c8:	9a08      	ldr	r2, [sp, #32]
 80038ca:	9004      	str	r0, [sp, #16]
 80038cc:	1813      	adds	r3, r2, r0
 80038ce:	2a01      	cmp	r2, #1
 80038d0:	6123      	str	r3, [r4, #16]
 80038d2:	dc02      	bgt.n	80038da <_printf_float+0x132>
 80038d4:	6822      	ldr	r2, [r4, #0]
 80038d6:	07d2      	lsls	r2, r2, #31
 80038d8:	d501      	bpl.n	80038de <_printf_float+0x136>
 80038da:	3301      	adds	r3, #1
 80038dc:	6123      	str	r3, [r4, #16]
 80038de:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0a2      	beq.n	800382c <_printf_float+0x84>
 80038e6:	232d      	movs	r3, #45	; 0x2d
 80038e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038ec:	e79e      	b.n	800382c <_printf_float+0x84>
 80038ee:	9904      	ldr	r1, [sp, #16]
 80038f0:	2947      	cmp	r1, #71	; 0x47
 80038f2:	d1c1      	bne.n	8003878 <_printf_float+0xd0>
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1bf      	bne.n	8003878 <_printf_float+0xd0>
 80038f8:	2301      	movs	r3, #1
 80038fa:	e7bc      	b.n	8003876 <_printf_float+0xce>
 80038fc:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003900:	d118      	bne.n	8003934 <_printf_float+0x18c>
 8003902:	2900      	cmp	r1, #0
 8003904:	6863      	ldr	r3, [r4, #4]
 8003906:	dd0b      	ble.n	8003920 <_printf_float+0x178>
 8003908:	6121      	str	r1, [r4, #16]
 800390a:	b913      	cbnz	r3, 8003912 <_printf_float+0x16a>
 800390c:	6822      	ldr	r2, [r4, #0]
 800390e:	07d0      	lsls	r0, r2, #31
 8003910:	d502      	bpl.n	8003918 <_printf_float+0x170>
 8003912:	3301      	adds	r3, #1
 8003914:	440b      	add	r3, r1
 8003916:	6123      	str	r3, [r4, #16]
 8003918:	2300      	movs	r3, #0
 800391a:	65a1      	str	r1, [r4, #88]	; 0x58
 800391c:	9304      	str	r3, [sp, #16]
 800391e:	e7de      	b.n	80038de <_printf_float+0x136>
 8003920:	b913      	cbnz	r3, 8003928 <_printf_float+0x180>
 8003922:	6822      	ldr	r2, [r4, #0]
 8003924:	07d2      	lsls	r2, r2, #31
 8003926:	d501      	bpl.n	800392c <_printf_float+0x184>
 8003928:	3302      	adds	r3, #2
 800392a:	e7f4      	b.n	8003916 <_printf_float+0x16e>
 800392c:	2301      	movs	r3, #1
 800392e:	e7f2      	b.n	8003916 <_printf_float+0x16e>
 8003930:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003934:	9b08      	ldr	r3, [sp, #32]
 8003936:	4299      	cmp	r1, r3
 8003938:	db05      	blt.n	8003946 <_printf_float+0x19e>
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	6121      	str	r1, [r4, #16]
 800393e:	07d8      	lsls	r0, r3, #31
 8003940:	d5ea      	bpl.n	8003918 <_printf_float+0x170>
 8003942:	1c4b      	adds	r3, r1, #1
 8003944:	e7e7      	b.n	8003916 <_printf_float+0x16e>
 8003946:	2900      	cmp	r1, #0
 8003948:	bfd4      	ite	le
 800394a:	f1c1 0202 	rsble	r2, r1, #2
 800394e:	2201      	movgt	r2, #1
 8003950:	4413      	add	r3, r2
 8003952:	e7e0      	b.n	8003916 <_printf_float+0x16e>
 8003954:	6823      	ldr	r3, [r4, #0]
 8003956:	055a      	lsls	r2, r3, #21
 8003958:	d407      	bmi.n	800396a <_printf_float+0x1c2>
 800395a:	6923      	ldr	r3, [r4, #16]
 800395c:	4642      	mov	r2, r8
 800395e:	4631      	mov	r1, r6
 8003960:	4628      	mov	r0, r5
 8003962:	47b8      	blx	r7
 8003964:	3001      	adds	r0, #1
 8003966:	d12a      	bne.n	80039be <_printf_float+0x216>
 8003968:	e76a      	b.n	8003840 <_printf_float+0x98>
 800396a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800396e:	f240 80e0 	bls.w	8003b32 <_printf_float+0x38a>
 8003972:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8003976:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800397a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397e:	d133      	bne.n	80039e8 <_printf_float+0x240>
 8003980:	4a37      	ldr	r2, [pc, #220]	; (8003a60 <_printf_float+0x2b8>)
 8003982:	2301      	movs	r3, #1
 8003984:	4631      	mov	r1, r6
 8003986:	4628      	mov	r0, r5
 8003988:	47b8      	blx	r7
 800398a:	3001      	adds	r0, #1
 800398c:	f43f af58 	beq.w	8003840 <_printf_float+0x98>
 8003990:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003994:	429a      	cmp	r2, r3
 8003996:	db02      	blt.n	800399e <_printf_float+0x1f6>
 8003998:	6823      	ldr	r3, [r4, #0]
 800399a:	07d8      	lsls	r0, r3, #31
 800399c:	d50f      	bpl.n	80039be <_printf_float+0x216>
 800399e:	4653      	mov	r3, sl
 80039a0:	465a      	mov	r2, fp
 80039a2:	4631      	mov	r1, r6
 80039a4:	4628      	mov	r0, r5
 80039a6:	47b8      	blx	r7
 80039a8:	3001      	adds	r0, #1
 80039aa:	f43f af49 	beq.w	8003840 <_printf_float+0x98>
 80039ae:	f04f 0800 	mov.w	r8, #0
 80039b2:	f104 091a 	add.w	r9, r4, #26
 80039b6:	9b08      	ldr	r3, [sp, #32]
 80039b8:	3b01      	subs	r3, #1
 80039ba:	4543      	cmp	r3, r8
 80039bc:	dc09      	bgt.n	80039d2 <_printf_float+0x22a>
 80039be:	6823      	ldr	r3, [r4, #0]
 80039c0:	079b      	lsls	r3, r3, #30
 80039c2:	f100 8106 	bmi.w	8003bd2 <_printf_float+0x42a>
 80039c6:	68e0      	ldr	r0, [r4, #12]
 80039c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ca:	4298      	cmp	r0, r3
 80039cc:	bfb8      	it	lt
 80039ce:	4618      	movlt	r0, r3
 80039d0:	e738      	b.n	8003844 <_printf_float+0x9c>
 80039d2:	2301      	movs	r3, #1
 80039d4:	464a      	mov	r2, r9
 80039d6:	4631      	mov	r1, r6
 80039d8:	4628      	mov	r0, r5
 80039da:	47b8      	blx	r7
 80039dc:	3001      	adds	r0, #1
 80039de:	f43f af2f 	beq.w	8003840 <_printf_float+0x98>
 80039e2:	f108 0801 	add.w	r8, r8, #1
 80039e6:	e7e6      	b.n	80039b6 <_printf_float+0x20e>
 80039e8:	9b07      	ldr	r3, [sp, #28]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	dc3a      	bgt.n	8003a64 <_printf_float+0x2bc>
 80039ee:	4a1c      	ldr	r2, [pc, #112]	; (8003a60 <_printf_float+0x2b8>)
 80039f0:	2301      	movs	r3, #1
 80039f2:	4631      	mov	r1, r6
 80039f4:	4628      	mov	r0, r5
 80039f6:	47b8      	blx	r7
 80039f8:	3001      	adds	r0, #1
 80039fa:	f43f af21 	beq.w	8003840 <_printf_float+0x98>
 80039fe:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	d102      	bne.n	8003a0c <_printf_float+0x264>
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	07d9      	lsls	r1, r3, #31
 8003a0a:	d5d8      	bpl.n	80039be <_printf_float+0x216>
 8003a0c:	4653      	mov	r3, sl
 8003a0e:	465a      	mov	r2, fp
 8003a10:	4631      	mov	r1, r6
 8003a12:	4628      	mov	r0, r5
 8003a14:	47b8      	blx	r7
 8003a16:	3001      	adds	r0, #1
 8003a18:	f43f af12 	beq.w	8003840 <_printf_float+0x98>
 8003a1c:	f04f 0900 	mov.w	r9, #0
 8003a20:	f104 0a1a 	add.w	sl, r4, #26
 8003a24:	9b07      	ldr	r3, [sp, #28]
 8003a26:	425b      	negs	r3, r3
 8003a28:	454b      	cmp	r3, r9
 8003a2a:	dc01      	bgt.n	8003a30 <_printf_float+0x288>
 8003a2c:	9b08      	ldr	r3, [sp, #32]
 8003a2e:	e795      	b.n	800395c <_printf_float+0x1b4>
 8003a30:	2301      	movs	r3, #1
 8003a32:	4652      	mov	r2, sl
 8003a34:	4631      	mov	r1, r6
 8003a36:	4628      	mov	r0, r5
 8003a38:	47b8      	blx	r7
 8003a3a:	3001      	adds	r0, #1
 8003a3c:	f43f af00 	beq.w	8003840 <_printf_float+0x98>
 8003a40:	f109 0901 	add.w	r9, r9, #1
 8003a44:	e7ee      	b.n	8003a24 <_printf_float+0x27c>
 8003a46:	bf00      	nop
 8003a48:	ffffffff 	.word	0xffffffff
 8003a4c:	7fefffff 	.word	0x7fefffff
 8003a50:	0800626c 	.word	0x0800626c
 8003a54:	08006270 	.word	0x08006270
 8003a58:	08006274 	.word	0x08006274
 8003a5c:	08006278 	.word	0x08006278
 8003a60:	0800627c 	.word	0x0800627c
 8003a64:	9a08      	ldr	r2, [sp, #32]
 8003a66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	bfa8      	it	ge
 8003a6c:	461a      	movge	r2, r3
 8003a6e:	2a00      	cmp	r2, #0
 8003a70:	4691      	mov	r9, r2
 8003a72:	dc38      	bgt.n	8003ae6 <_printf_float+0x33e>
 8003a74:	2300      	movs	r3, #0
 8003a76:	9305      	str	r3, [sp, #20]
 8003a78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a7c:	f104 021a 	add.w	r2, r4, #26
 8003a80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003a82:	9905      	ldr	r1, [sp, #20]
 8003a84:	9304      	str	r3, [sp, #16]
 8003a86:	eba3 0309 	sub.w	r3, r3, r9
 8003a8a:	428b      	cmp	r3, r1
 8003a8c:	dc33      	bgt.n	8003af6 <_printf_float+0x34e>
 8003a8e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	db3c      	blt.n	8003b10 <_printf_float+0x368>
 8003a96:	6823      	ldr	r3, [r4, #0]
 8003a98:	07da      	lsls	r2, r3, #31
 8003a9a:	d439      	bmi.n	8003b10 <_printf_float+0x368>
 8003a9c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8003aa0:	eba2 0903 	sub.w	r9, r2, r3
 8003aa4:	9b04      	ldr	r3, [sp, #16]
 8003aa6:	1ad2      	subs	r2, r2, r3
 8003aa8:	4591      	cmp	r9, r2
 8003aaa:	bfa8      	it	ge
 8003aac:	4691      	movge	r9, r2
 8003aae:	f1b9 0f00 	cmp.w	r9, #0
 8003ab2:	dc35      	bgt.n	8003b20 <_printf_float+0x378>
 8003ab4:	f04f 0800 	mov.w	r8, #0
 8003ab8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003abc:	f104 0a1a 	add.w	sl, r4, #26
 8003ac0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8003ac4:	1a9b      	subs	r3, r3, r2
 8003ac6:	eba3 0309 	sub.w	r3, r3, r9
 8003aca:	4543      	cmp	r3, r8
 8003acc:	f77f af77 	ble.w	80039be <_printf_float+0x216>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	4652      	mov	r2, sl
 8003ad4:	4631      	mov	r1, r6
 8003ad6:	4628      	mov	r0, r5
 8003ad8:	47b8      	blx	r7
 8003ada:	3001      	adds	r0, #1
 8003adc:	f43f aeb0 	beq.w	8003840 <_printf_float+0x98>
 8003ae0:	f108 0801 	add.w	r8, r8, #1
 8003ae4:	e7ec      	b.n	8003ac0 <_printf_float+0x318>
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	4631      	mov	r1, r6
 8003aea:	4642      	mov	r2, r8
 8003aec:	4628      	mov	r0, r5
 8003aee:	47b8      	blx	r7
 8003af0:	3001      	adds	r0, #1
 8003af2:	d1bf      	bne.n	8003a74 <_printf_float+0x2cc>
 8003af4:	e6a4      	b.n	8003840 <_printf_float+0x98>
 8003af6:	2301      	movs	r3, #1
 8003af8:	4631      	mov	r1, r6
 8003afa:	4628      	mov	r0, r5
 8003afc:	9204      	str	r2, [sp, #16]
 8003afe:	47b8      	blx	r7
 8003b00:	3001      	adds	r0, #1
 8003b02:	f43f ae9d 	beq.w	8003840 <_printf_float+0x98>
 8003b06:	9b05      	ldr	r3, [sp, #20]
 8003b08:	9a04      	ldr	r2, [sp, #16]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	9305      	str	r3, [sp, #20]
 8003b0e:	e7b7      	b.n	8003a80 <_printf_float+0x2d8>
 8003b10:	4653      	mov	r3, sl
 8003b12:	465a      	mov	r2, fp
 8003b14:	4631      	mov	r1, r6
 8003b16:	4628      	mov	r0, r5
 8003b18:	47b8      	blx	r7
 8003b1a:	3001      	adds	r0, #1
 8003b1c:	d1be      	bne.n	8003a9c <_printf_float+0x2f4>
 8003b1e:	e68f      	b.n	8003840 <_printf_float+0x98>
 8003b20:	9a04      	ldr	r2, [sp, #16]
 8003b22:	464b      	mov	r3, r9
 8003b24:	4442      	add	r2, r8
 8003b26:	4631      	mov	r1, r6
 8003b28:	4628      	mov	r0, r5
 8003b2a:	47b8      	blx	r7
 8003b2c:	3001      	adds	r0, #1
 8003b2e:	d1c1      	bne.n	8003ab4 <_printf_float+0x30c>
 8003b30:	e686      	b.n	8003840 <_printf_float+0x98>
 8003b32:	9a08      	ldr	r2, [sp, #32]
 8003b34:	2a01      	cmp	r2, #1
 8003b36:	dc01      	bgt.n	8003b3c <_printf_float+0x394>
 8003b38:	07db      	lsls	r3, r3, #31
 8003b3a:	d537      	bpl.n	8003bac <_printf_float+0x404>
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	4642      	mov	r2, r8
 8003b40:	4631      	mov	r1, r6
 8003b42:	4628      	mov	r0, r5
 8003b44:	47b8      	blx	r7
 8003b46:	3001      	adds	r0, #1
 8003b48:	f43f ae7a 	beq.w	8003840 <_printf_float+0x98>
 8003b4c:	4653      	mov	r3, sl
 8003b4e:	465a      	mov	r2, fp
 8003b50:	4631      	mov	r1, r6
 8003b52:	4628      	mov	r0, r5
 8003b54:	47b8      	blx	r7
 8003b56:	3001      	adds	r0, #1
 8003b58:	f43f ae72 	beq.w	8003840 <_printf_float+0x98>
 8003b5c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8003b60:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b68:	9b08      	ldr	r3, [sp, #32]
 8003b6a:	d01a      	beq.n	8003ba2 <_printf_float+0x3fa>
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	f108 0201 	add.w	r2, r8, #1
 8003b72:	4631      	mov	r1, r6
 8003b74:	4628      	mov	r0, r5
 8003b76:	47b8      	blx	r7
 8003b78:	3001      	adds	r0, #1
 8003b7a:	d10e      	bne.n	8003b9a <_printf_float+0x3f2>
 8003b7c:	e660      	b.n	8003840 <_printf_float+0x98>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	464a      	mov	r2, r9
 8003b82:	4631      	mov	r1, r6
 8003b84:	4628      	mov	r0, r5
 8003b86:	47b8      	blx	r7
 8003b88:	3001      	adds	r0, #1
 8003b8a:	f43f ae59 	beq.w	8003840 <_printf_float+0x98>
 8003b8e:	f108 0801 	add.w	r8, r8, #1
 8003b92:	9b08      	ldr	r3, [sp, #32]
 8003b94:	3b01      	subs	r3, #1
 8003b96:	4543      	cmp	r3, r8
 8003b98:	dcf1      	bgt.n	8003b7e <_printf_float+0x3d6>
 8003b9a:	9b04      	ldr	r3, [sp, #16]
 8003b9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003ba0:	e6dd      	b.n	800395e <_printf_float+0x1b6>
 8003ba2:	f04f 0800 	mov.w	r8, #0
 8003ba6:	f104 091a 	add.w	r9, r4, #26
 8003baa:	e7f2      	b.n	8003b92 <_printf_float+0x3ea>
 8003bac:	2301      	movs	r3, #1
 8003bae:	4642      	mov	r2, r8
 8003bb0:	e7df      	b.n	8003b72 <_printf_float+0x3ca>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	464a      	mov	r2, r9
 8003bb6:	4631      	mov	r1, r6
 8003bb8:	4628      	mov	r0, r5
 8003bba:	47b8      	blx	r7
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	f43f ae3f 	beq.w	8003840 <_printf_float+0x98>
 8003bc2:	f108 0801 	add.w	r8, r8, #1
 8003bc6:	68e3      	ldr	r3, [r4, #12]
 8003bc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003bca:	1a5b      	subs	r3, r3, r1
 8003bcc:	4543      	cmp	r3, r8
 8003bce:	dcf0      	bgt.n	8003bb2 <_printf_float+0x40a>
 8003bd0:	e6f9      	b.n	80039c6 <_printf_float+0x21e>
 8003bd2:	f04f 0800 	mov.w	r8, #0
 8003bd6:	f104 0919 	add.w	r9, r4, #25
 8003bda:	e7f4      	b.n	8003bc6 <_printf_float+0x41e>

08003bdc <_printf_common>:
 8003bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003be0:	4616      	mov	r6, r2
 8003be2:	4699      	mov	r9, r3
 8003be4:	688a      	ldr	r2, [r1, #8]
 8003be6:	690b      	ldr	r3, [r1, #16]
 8003be8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003bec:	4293      	cmp	r3, r2
 8003bee:	bfb8      	it	lt
 8003bf0:	4613      	movlt	r3, r2
 8003bf2:	6033      	str	r3, [r6, #0]
 8003bf4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003bf8:	4607      	mov	r7, r0
 8003bfa:	460c      	mov	r4, r1
 8003bfc:	b10a      	cbz	r2, 8003c02 <_printf_common+0x26>
 8003bfe:	3301      	adds	r3, #1
 8003c00:	6033      	str	r3, [r6, #0]
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	0699      	lsls	r1, r3, #26
 8003c06:	bf42      	ittt	mi
 8003c08:	6833      	ldrmi	r3, [r6, #0]
 8003c0a:	3302      	addmi	r3, #2
 8003c0c:	6033      	strmi	r3, [r6, #0]
 8003c0e:	6825      	ldr	r5, [r4, #0]
 8003c10:	f015 0506 	ands.w	r5, r5, #6
 8003c14:	d106      	bne.n	8003c24 <_printf_common+0x48>
 8003c16:	f104 0a19 	add.w	sl, r4, #25
 8003c1a:	68e3      	ldr	r3, [r4, #12]
 8003c1c:	6832      	ldr	r2, [r6, #0]
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	42ab      	cmp	r3, r5
 8003c22:	dc26      	bgt.n	8003c72 <_printf_common+0x96>
 8003c24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c28:	1e13      	subs	r3, r2, #0
 8003c2a:	6822      	ldr	r2, [r4, #0]
 8003c2c:	bf18      	it	ne
 8003c2e:	2301      	movne	r3, #1
 8003c30:	0692      	lsls	r2, r2, #26
 8003c32:	d42b      	bmi.n	8003c8c <_printf_common+0xb0>
 8003c34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c38:	4649      	mov	r1, r9
 8003c3a:	4638      	mov	r0, r7
 8003c3c:	47c0      	blx	r8
 8003c3e:	3001      	adds	r0, #1
 8003c40:	d01e      	beq.n	8003c80 <_printf_common+0xa4>
 8003c42:	6823      	ldr	r3, [r4, #0]
 8003c44:	6922      	ldr	r2, [r4, #16]
 8003c46:	f003 0306 	and.w	r3, r3, #6
 8003c4a:	2b04      	cmp	r3, #4
 8003c4c:	bf02      	ittt	eq
 8003c4e:	68e5      	ldreq	r5, [r4, #12]
 8003c50:	6833      	ldreq	r3, [r6, #0]
 8003c52:	1aed      	subeq	r5, r5, r3
 8003c54:	68a3      	ldr	r3, [r4, #8]
 8003c56:	bf0c      	ite	eq
 8003c58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c5c:	2500      	movne	r5, #0
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	bfc4      	itt	gt
 8003c62:	1a9b      	subgt	r3, r3, r2
 8003c64:	18ed      	addgt	r5, r5, r3
 8003c66:	2600      	movs	r6, #0
 8003c68:	341a      	adds	r4, #26
 8003c6a:	42b5      	cmp	r5, r6
 8003c6c:	d11a      	bne.n	8003ca4 <_printf_common+0xc8>
 8003c6e:	2000      	movs	r0, #0
 8003c70:	e008      	b.n	8003c84 <_printf_common+0xa8>
 8003c72:	2301      	movs	r3, #1
 8003c74:	4652      	mov	r2, sl
 8003c76:	4649      	mov	r1, r9
 8003c78:	4638      	mov	r0, r7
 8003c7a:	47c0      	blx	r8
 8003c7c:	3001      	adds	r0, #1
 8003c7e:	d103      	bne.n	8003c88 <_printf_common+0xac>
 8003c80:	f04f 30ff 	mov.w	r0, #4294967295
 8003c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c88:	3501      	adds	r5, #1
 8003c8a:	e7c6      	b.n	8003c1a <_printf_common+0x3e>
 8003c8c:	18e1      	adds	r1, r4, r3
 8003c8e:	1c5a      	adds	r2, r3, #1
 8003c90:	2030      	movs	r0, #48	; 0x30
 8003c92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c96:	4422      	add	r2, r4
 8003c98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003ca0:	3302      	adds	r3, #2
 8003ca2:	e7c7      	b.n	8003c34 <_printf_common+0x58>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	4622      	mov	r2, r4
 8003ca8:	4649      	mov	r1, r9
 8003caa:	4638      	mov	r0, r7
 8003cac:	47c0      	blx	r8
 8003cae:	3001      	adds	r0, #1
 8003cb0:	d0e6      	beq.n	8003c80 <_printf_common+0xa4>
 8003cb2:	3601      	adds	r6, #1
 8003cb4:	e7d9      	b.n	8003c6a <_printf_common+0x8e>
	...

08003cb8 <_printf_i>:
 8003cb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cbc:	7e0f      	ldrb	r7, [r1, #24]
 8003cbe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003cc0:	2f78      	cmp	r7, #120	; 0x78
 8003cc2:	4691      	mov	r9, r2
 8003cc4:	4680      	mov	r8, r0
 8003cc6:	460c      	mov	r4, r1
 8003cc8:	469a      	mov	sl, r3
 8003cca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003cce:	d807      	bhi.n	8003ce0 <_printf_i+0x28>
 8003cd0:	2f62      	cmp	r7, #98	; 0x62
 8003cd2:	d80a      	bhi.n	8003cea <_printf_i+0x32>
 8003cd4:	2f00      	cmp	r7, #0
 8003cd6:	f000 80d4 	beq.w	8003e82 <_printf_i+0x1ca>
 8003cda:	2f58      	cmp	r7, #88	; 0x58
 8003cdc:	f000 80c0 	beq.w	8003e60 <_printf_i+0x1a8>
 8003ce0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ce4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ce8:	e03a      	b.n	8003d60 <_printf_i+0xa8>
 8003cea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003cee:	2b15      	cmp	r3, #21
 8003cf0:	d8f6      	bhi.n	8003ce0 <_printf_i+0x28>
 8003cf2:	a101      	add	r1, pc, #4	; (adr r1, 8003cf8 <_printf_i+0x40>)
 8003cf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cf8:	08003d51 	.word	0x08003d51
 8003cfc:	08003d65 	.word	0x08003d65
 8003d00:	08003ce1 	.word	0x08003ce1
 8003d04:	08003ce1 	.word	0x08003ce1
 8003d08:	08003ce1 	.word	0x08003ce1
 8003d0c:	08003ce1 	.word	0x08003ce1
 8003d10:	08003d65 	.word	0x08003d65
 8003d14:	08003ce1 	.word	0x08003ce1
 8003d18:	08003ce1 	.word	0x08003ce1
 8003d1c:	08003ce1 	.word	0x08003ce1
 8003d20:	08003ce1 	.word	0x08003ce1
 8003d24:	08003e69 	.word	0x08003e69
 8003d28:	08003d91 	.word	0x08003d91
 8003d2c:	08003e23 	.word	0x08003e23
 8003d30:	08003ce1 	.word	0x08003ce1
 8003d34:	08003ce1 	.word	0x08003ce1
 8003d38:	08003e8b 	.word	0x08003e8b
 8003d3c:	08003ce1 	.word	0x08003ce1
 8003d40:	08003d91 	.word	0x08003d91
 8003d44:	08003ce1 	.word	0x08003ce1
 8003d48:	08003ce1 	.word	0x08003ce1
 8003d4c:	08003e2b 	.word	0x08003e2b
 8003d50:	682b      	ldr	r3, [r5, #0]
 8003d52:	1d1a      	adds	r2, r3, #4
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	602a      	str	r2, [r5, #0]
 8003d58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d60:	2301      	movs	r3, #1
 8003d62:	e09f      	b.n	8003ea4 <_printf_i+0x1ec>
 8003d64:	6820      	ldr	r0, [r4, #0]
 8003d66:	682b      	ldr	r3, [r5, #0]
 8003d68:	0607      	lsls	r7, r0, #24
 8003d6a:	f103 0104 	add.w	r1, r3, #4
 8003d6e:	6029      	str	r1, [r5, #0]
 8003d70:	d501      	bpl.n	8003d76 <_printf_i+0xbe>
 8003d72:	681e      	ldr	r6, [r3, #0]
 8003d74:	e003      	b.n	8003d7e <_printf_i+0xc6>
 8003d76:	0646      	lsls	r6, r0, #25
 8003d78:	d5fb      	bpl.n	8003d72 <_printf_i+0xba>
 8003d7a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003d7e:	2e00      	cmp	r6, #0
 8003d80:	da03      	bge.n	8003d8a <_printf_i+0xd2>
 8003d82:	232d      	movs	r3, #45	; 0x2d
 8003d84:	4276      	negs	r6, r6
 8003d86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d8a:	485a      	ldr	r0, [pc, #360]	; (8003ef4 <_printf_i+0x23c>)
 8003d8c:	230a      	movs	r3, #10
 8003d8e:	e012      	b.n	8003db6 <_printf_i+0xfe>
 8003d90:	682b      	ldr	r3, [r5, #0]
 8003d92:	6820      	ldr	r0, [r4, #0]
 8003d94:	1d19      	adds	r1, r3, #4
 8003d96:	6029      	str	r1, [r5, #0]
 8003d98:	0605      	lsls	r5, r0, #24
 8003d9a:	d501      	bpl.n	8003da0 <_printf_i+0xe8>
 8003d9c:	681e      	ldr	r6, [r3, #0]
 8003d9e:	e002      	b.n	8003da6 <_printf_i+0xee>
 8003da0:	0641      	lsls	r1, r0, #25
 8003da2:	d5fb      	bpl.n	8003d9c <_printf_i+0xe4>
 8003da4:	881e      	ldrh	r6, [r3, #0]
 8003da6:	4853      	ldr	r0, [pc, #332]	; (8003ef4 <_printf_i+0x23c>)
 8003da8:	2f6f      	cmp	r7, #111	; 0x6f
 8003daa:	bf0c      	ite	eq
 8003dac:	2308      	moveq	r3, #8
 8003dae:	230a      	movne	r3, #10
 8003db0:	2100      	movs	r1, #0
 8003db2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003db6:	6865      	ldr	r5, [r4, #4]
 8003db8:	60a5      	str	r5, [r4, #8]
 8003dba:	2d00      	cmp	r5, #0
 8003dbc:	bfa2      	ittt	ge
 8003dbe:	6821      	ldrge	r1, [r4, #0]
 8003dc0:	f021 0104 	bicge.w	r1, r1, #4
 8003dc4:	6021      	strge	r1, [r4, #0]
 8003dc6:	b90e      	cbnz	r6, 8003dcc <_printf_i+0x114>
 8003dc8:	2d00      	cmp	r5, #0
 8003dca:	d04b      	beq.n	8003e64 <_printf_i+0x1ac>
 8003dcc:	4615      	mov	r5, r2
 8003dce:	fbb6 f1f3 	udiv	r1, r6, r3
 8003dd2:	fb03 6711 	mls	r7, r3, r1, r6
 8003dd6:	5dc7      	ldrb	r7, [r0, r7]
 8003dd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ddc:	4637      	mov	r7, r6
 8003dde:	42bb      	cmp	r3, r7
 8003de0:	460e      	mov	r6, r1
 8003de2:	d9f4      	bls.n	8003dce <_printf_i+0x116>
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d10b      	bne.n	8003e00 <_printf_i+0x148>
 8003de8:	6823      	ldr	r3, [r4, #0]
 8003dea:	07de      	lsls	r6, r3, #31
 8003dec:	d508      	bpl.n	8003e00 <_printf_i+0x148>
 8003dee:	6923      	ldr	r3, [r4, #16]
 8003df0:	6861      	ldr	r1, [r4, #4]
 8003df2:	4299      	cmp	r1, r3
 8003df4:	bfde      	ittt	le
 8003df6:	2330      	movle	r3, #48	; 0x30
 8003df8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003dfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e00:	1b52      	subs	r2, r2, r5
 8003e02:	6122      	str	r2, [r4, #16]
 8003e04:	f8cd a000 	str.w	sl, [sp]
 8003e08:	464b      	mov	r3, r9
 8003e0a:	aa03      	add	r2, sp, #12
 8003e0c:	4621      	mov	r1, r4
 8003e0e:	4640      	mov	r0, r8
 8003e10:	f7ff fee4 	bl	8003bdc <_printf_common>
 8003e14:	3001      	adds	r0, #1
 8003e16:	d14a      	bne.n	8003eae <_printf_i+0x1f6>
 8003e18:	f04f 30ff 	mov.w	r0, #4294967295
 8003e1c:	b004      	add	sp, #16
 8003e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	f043 0320 	orr.w	r3, r3, #32
 8003e28:	6023      	str	r3, [r4, #0]
 8003e2a:	4833      	ldr	r0, [pc, #204]	; (8003ef8 <_printf_i+0x240>)
 8003e2c:	2778      	movs	r7, #120	; 0x78
 8003e2e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	6829      	ldr	r1, [r5, #0]
 8003e36:	061f      	lsls	r7, r3, #24
 8003e38:	f851 6b04 	ldr.w	r6, [r1], #4
 8003e3c:	d402      	bmi.n	8003e44 <_printf_i+0x18c>
 8003e3e:	065f      	lsls	r7, r3, #25
 8003e40:	bf48      	it	mi
 8003e42:	b2b6      	uxthmi	r6, r6
 8003e44:	07df      	lsls	r7, r3, #31
 8003e46:	bf48      	it	mi
 8003e48:	f043 0320 	orrmi.w	r3, r3, #32
 8003e4c:	6029      	str	r1, [r5, #0]
 8003e4e:	bf48      	it	mi
 8003e50:	6023      	strmi	r3, [r4, #0]
 8003e52:	b91e      	cbnz	r6, 8003e5c <_printf_i+0x1a4>
 8003e54:	6823      	ldr	r3, [r4, #0]
 8003e56:	f023 0320 	bic.w	r3, r3, #32
 8003e5a:	6023      	str	r3, [r4, #0]
 8003e5c:	2310      	movs	r3, #16
 8003e5e:	e7a7      	b.n	8003db0 <_printf_i+0xf8>
 8003e60:	4824      	ldr	r0, [pc, #144]	; (8003ef4 <_printf_i+0x23c>)
 8003e62:	e7e4      	b.n	8003e2e <_printf_i+0x176>
 8003e64:	4615      	mov	r5, r2
 8003e66:	e7bd      	b.n	8003de4 <_printf_i+0x12c>
 8003e68:	682b      	ldr	r3, [r5, #0]
 8003e6a:	6826      	ldr	r6, [r4, #0]
 8003e6c:	6961      	ldr	r1, [r4, #20]
 8003e6e:	1d18      	adds	r0, r3, #4
 8003e70:	6028      	str	r0, [r5, #0]
 8003e72:	0635      	lsls	r5, r6, #24
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	d501      	bpl.n	8003e7c <_printf_i+0x1c4>
 8003e78:	6019      	str	r1, [r3, #0]
 8003e7a:	e002      	b.n	8003e82 <_printf_i+0x1ca>
 8003e7c:	0670      	lsls	r0, r6, #25
 8003e7e:	d5fb      	bpl.n	8003e78 <_printf_i+0x1c0>
 8003e80:	8019      	strh	r1, [r3, #0]
 8003e82:	2300      	movs	r3, #0
 8003e84:	6123      	str	r3, [r4, #16]
 8003e86:	4615      	mov	r5, r2
 8003e88:	e7bc      	b.n	8003e04 <_printf_i+0x14c>
 8003e8a:	682b      	ldr	r3, [r5, #0]
 8003e8c:	1d1a      	adds	r2, r3, #4
 8003e8e:	602a      	str	r2, [r5, #0]
 8003e90:	681d      	ldr	r5, [r3, #0]
 8003e92:	6862      	ldr	r2, [r4, #4]
 8003e94:	2100      	movs	r1, #0
 8003e96:	4628      	mov	r0, r5
 8003e98:	f7fc f9d2 	bl	8000240 <memchr>
 8003e9c:	b108      	cbz	r0, 8003ea2 <_printf_i+0x1ea>
 8003e9e:	1b40      	subs	r0, r0, r5
 8003ea0:	6060      	str	r0, [r4, #4]
 8003ea2:	6863      	ldr	r3, [r4, #4]
 8003ea4:	6123      	str	r3, [r4, #16]
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003eac:	e7aa      	b.n	8003e04 <_printf_i+0x14c>
 8003eae:	6923      	ldr	r3, [r4, #16]
 8003eb0:	462a      	mov	r2, r5
 8003eb2:	4649      	mov	r1, r9
 8003eb4:	4640      	mov	r0, r8
 8003eb6:	47d0      	blx	sl
 8003eb8:	3001      	adds	r0, #1
 8003eba:	d0ad      	beq.n	8003e18 <_printf_i+0x160>
 8003ebc:	6823      	ldr	r3, [r4, #0]
 8003ebe:	079b      	lsls	r3, r3, #30
 8003ec0:	d413      	bmi.n	8003eea <_printf_i+0x232>
 8003ec2:	68e0      	ldr	r0, [r4, #12]
 8003ec4:	9b03      	ldr	r3, [sp, #12]
 8003ec6:	4298      	cmp	r0, r3
 8003ec8:	bfb8      	it	lt
 8003eca:	4618      	movlt	r0, r3
 8003ecc:	e7a6      	b.n	8003e1c <_printf_i+0x164>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	4632      	mov	r2, r6
 8003ed2:	4649      	mov	r1, r9
 8003ed4:	4640      	mov	r0, r8
 8003ed6:	47d0      	blx	sl
 8003ed8:	3001      	adds	r0, #1
 8003eda:	d09d      	beq.n	8003e18 <_printf_i+0x160>
 8003edc:	3501      	adds	r5, #1
 8003ede:	68e3      	ldr	r3, [r4, #12]
 8003ee0:	9903      	ldr	r1, [sp, #12]
 8003ee2:	1a5b      	subs	r3, r3, r1
 8003ee4:	42ab      	cmp	r3, r5
 8003ee6:	dcf2      	bgt.n	8003ece <_printf_i+0x216>
 8003ee8:	e7eb      	b.n	8003ec2 <_printf_i+0x20a>
 8003eea:	2500      	movs	r5, #0
 8003eec:	f104 0619 	add.w	r6, r4, #25
 8003ef0:	e7f5      	b.n	8003ede <_printf_i+0x226>
 8003ef2:	bf00      	nop
 8003ef4:	0800627e 	.word	0x0800627e
 8003ef8:	0800628f 	.word	0x0800628f

08003efc <std>:
 8003efc:	2300      	movs	r3, #0
 8003efe:	b510      	push	{r4, lr}
 8003f00:	4604      	mov	r4, r0
 8003f02:	e9c0 3300 	strd	r3, r3, [r0]
 8003f06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f0a:	6083      	str	r3, [r0, #8]
 8003f0c:	8181      	strh	r1, [r0, #12]
 8003f0e:	6643      	str	r3, [r0, #100]	; 0x64
 8003f10:	81c2      	strh	r2, [r0, #14]
 8003f12:	6183      	str	r3, [r0, #24]
 8003f14:	4619      	mov	r1, r3
 8003f16:	2208      	movs	r2, #8
 8003f18:	305c      	adds	r0, #92	; 0x5c
 8003f1a:	f000 f902 	bl	8004122 <memset>
 8003f1e:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <std+0x38>)
 8003f20:	6263      	str	r3, [r4, #36]	; 0x24
 8003f22:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <std+0x3c>)
 8003f24:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f26:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <std+0x40>)
 8003f28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f2a:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <std+0x44>)
 8003f2c:	6224      	str	r4, [r4, #32]
 8003f2e:	6323      	str	r3, [r4, #48]	; 0x30
 8003f30:	bd10      	pop	{r4, pc}
 8003f32:	bf00      	nop
 8003f34:	0800409d 	.word	0x0800409d
 8003f38:	080040bf 	.word	0x080040bf
 8003f3c:	080040f7 	.word	0x080040f7
 8003f40:	0800411b 	.word	0x0800411b

08003f44 <stdio_exit_handler>:
 8003f44:	4a02      	ldr	r2, [pc, #8]	; (8003f50 <stdio_exit_handler+0xc>)
 8003f46:	4903      	ldr	r1, [pc, #12]	; (8003f54 <stdio_exit_handler+0x10>)
 8003f48:	4803      	ldr	r0, [pc, #12]	; (8003f58 <stdio_exit_handler+0x14>)
 8003f4a:	f000 b869 	b.w	8004020 <_fwalk_sglue>
 8003f4e:	bf00      	nop
 8003f50:	2000000c 	.word	0x2000000c
 8003f54:	08005abd 	.word	0x08005abd
 8003f58:	20000018 	.word	0x20000018

08003f5c <cleanup_stdio>:
 8003f5c:	6841      	ldr	r1, [r0, #4]
 8003f5e:	4b0c      	ldr	r3, [pc, #48]	; (8003f90 <cleanup_stdio+0x34>)
 8003f60:	4299      	cmp	r1, r3
 8003f62:	b510      	push	{r4, lr}
 8003f64:	4604      	mov	r4, r0
 8003f66:	d001      	beq.n	8003f6c <cleanup_stdio+0x10>
 8003f68:	f001 fda8 	bl	8005abc <_fflush_r>
 8003f6c:	68a1      	ldr	r1, [r4, #8]
 8003f6e:	4b09      	ldr	r3, [pc, #36]	; (8003f94 <cleanup_stdio+0x38>)
 8003f70:	4299      	cmp	r1, r3
 8003f72:	d002      	beq.n	8003f7a <cleanup_stdio+0x1e>
 8003f74:	4620      	mov	r0, r4
 8003f76:	f001 fda1 	bl	8005abc <_fflush_r>
 8003f7a:	68e1      	ldr	r1, [r4, #12]
 8003f7c:	4b06      	ldr	r3, [pc, #24]	; (8003f98 <cleanup_stdio+0x3c>)
 8003f7e:	4299      	cmp	r1, r3
 8003f80:	d004      	beq.n	8003f8c <cleanup_stdio+0x30>
 8003f82:	4620      	mov	r0, r4
 8003f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f88:	f001 bd98 	b.w	8005abc <_fflush_r>
 8003f8c:	bd10      	pop	{r4, pc}
 8003f8e:	bf00      	nop
 8003f90:	200002a0 	.word	0x200002a0
 8003f94:	20000308 	.word	0x20000308
 8003f98:	20000370 	.word	0x20000370

08003f9c <global_stdio_init.part.0>:
 8003f9c:	b510      	push	{r4, lr}
 8003f9e:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <global_stdio_init.part.0+0x30>)
 8003fa0:	4c0b      	ldr	r4, [pc, #44]	; (8003fd0 <global_stdio_init.part.0+0x34>)
 8003fa2:	4a0c      	ldr	r2, [pc, #48]	; (8003fd4 <global_stdio_init.part.0+0x38>)
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	4620      	mov	r0, r4
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2104      	movs	r1, #4
 8003fac:	f7ff ffa6 	bl	8003efc <std>
 8003fb0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	2109      	movs	r1, #9
 8003fb8:	f7ff ffa0 	bl	8003efc <std>
 8003fbc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fc6:	2112      	movs	r1, #18
 8003fc8:	f7ff bf98 	b.w	8003efc <std>
 8003fcc:	200003d8 	.word	0x200003d8
 8003fd0:	200002a0 	.word	0x200002a0
 8003fd4:	08003f45 	.word	0x08003f45

08003fd8 <__sfp_lock_acquire>:
 8003fd8:	4801      	ldr	r0, [pc, #4]	; (8003fe0 <__sfp_lock_acquire+0x8>)
 8003fda:	f000 b91f 	b.w	800421c <__retarget_lock_acquire_recursive>
 8003fde:	bf00      	nop
 8003fe0:	200003e1 	.word	0x200003e1

08003fe4 <__sfp_lock_release>:
 8003fe4:	4801      	ldr	r0, [pc, #4]	; (8003fec <__sfp_lock_release+0x8>)
 8003fe6:	f000 b91a 	b.w	800421e <__retarget_lock_release_recursive>
 8003fea:	bf00      	nop
 8003fec:	200003e1 	.word	0x200003e1

08003ff0 <__sinit>:
 8003ff0:	b510      	push	{r4, lr}
 8003ff2:	4604      	mov	r4, r0
 8003ff4:	f7ff fff0 	bl	8003fd8 <__sfp_lock_acquire>
 8003ff8:	6a23      	ldr	r3, [r4, #32]
 8003ffa:	b11b      	cbz	r3, 8004004 <__sinit+0x14>
 8003ffc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004000:	f7ff bff0 	b.w	8003fe4 <__sfp_lock_release>
 8004004:	4b04      	ldr	r3, [pc, #16]	; (8004018 <__sinit+0x28>)
 8004006:	6223      	str	r3, [r4, #32]
 8004008:	4b04      	ldr	r3, [pc, #16]	; (800401c <__sinit+0x2c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f5      	bne.n	8003ffc <__sinit+0xc>
 8004010:	f7ff ffc4 	bl	8003f9c <global_stdio_init.part.0>
 8004014:	e7f2      	b.n	8003ffc <__sinit+0xc>
 8004016:	bf00      	nop
 8004018:	08003f5d 	.word	0x08003f5d
 800401c:	200003d8 	.word	0x200003d8

08004020 <_fwalk_sglue>:
 8004020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004024:	4607      	mov	r7, r0
 8004026:	4688      	mov	r8, r1
 8004028:	4614      	mov	r4, r2
 800402a:	2600      	movs	r6, #0
 800402c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004030:	f1b9 0901 	subs.w	r9, r9, #1
 8004034:	d505      	bpl.n	8004042 <_fwalk_sglue+0x22>
 8004036:	6824      	ldr	r4, [r4, #0]
 8004038:	2c00      	cmp	r4, #0
 800403a:	d1f7      	bne.n	800402c <_fwalk_sglue+0xc>
 800403c:	4630      	mov	r0, r6
 800403e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004042:	89ab      	ldrh	r3, [r5, #12]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d907      	bls.n	8004058 <_fwalk_sglue+0x38>
 8004048:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800404c:	3301      	adds	r3, #1
 800404e:	d003      	beq.n	8004058 <_fwalk_sglue+0x38>
 8004050:	4629      	mov	r1, r5
 8004052:	4638      	mov	r0, r7
 8004054:	47c0      	blx	r8
 8004056:	4306      	orrs	r6, r0
 8004058:	3568      	adds	r5, #104	; 0x68
 800405a:	e7e9      	b.n	8004030 <_fwalk_sglue+0x10>

0800405c <siprintf>:
 800405c:	b40e      	push	{r1, r2, r3}
 800405e:	b500      	push	{lr}
 8004060:	b09c      	sub	sp, #112	; 0x70
 8004062:	ab1d      	add	r3, sp, #116	; 0x74
 8004064:	9002      	str	r0, [sp, #8]
 8004066:	9006      	str	r0, [sp, #24]
 8004068:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800406c:	4809      	ldr	r0, [pc, #36]	; (8004094 <siprintf+0x38>)
 800406e:	9107      	str	r1, [sp, #28]
 8004070:	9104      	str	r1, [sp, #16]
 8004072:	4909      	ldr	r1, [pc, #36]	; (8004098 <siprintf+0x3c>)
 8004074:	f853 2b04 	ldr.w	r2, [r3], #4
 8004078:	9105      	str	r1, [sp, #20]
 800407a:	6800      	ldr	r0, [r0, #0]
 800407c:	9301      	str	r3, [sp, #4]
 800407e:	a902      	add	r1, sp, #8
 8004080:	f001 fb98 	bl	80057b4 <_svfiprintf_r>
 8004084:	9b02      	ldr	r3, [sp, #8]
 8004086:	2200      	movs	r2, #0
 8004088:	701a      	strb	r2, [r3, #0]
 800408a:	b01c      	add	sp, #112	; 0x70
 800408c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004090:	b003      	add	sp, #12
 8004092:	4770      	bx	lr
 8004094:	20000064 	.word	0x20000064
 8004098:	ffff0208 	.word	0xffff0208

0800409c <__sread>:
 800409c:	b510      	push	{r4, lr}
 800409e:	460c      	mov	r4, r1
 80040a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a4:	f000 f86c 	bl	8004180 <_read_r>
 80040a8:	2800      	cmp	r0, #0
 80040aa:	bfab      	itete	ge
 80040ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80040ae:	89a3      	ldrhlt	r3, [r4, #12]
 80040b0:	181b      	addge	r3, r3, r0
 80040b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80040b6:	bfac      	ite	ge
 80040b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80040ba:	81a3      	strhlt	r3, [r4, #12]
 80040bc:	bd10      	pop	{r4, pc}

080040be <__swrite>:
 80040be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040c2:	461f      	mov	r7, r3
 80040c4:	898b      	ldrh	r3, [r1, #12]
 80040c6:	05db      	lsls	r3, r3, #23
 80040c8:	4605      	mov	r5, r0
 80040ca:	460c      	mov	r4, r1
 80040cc:	4616      	mov	r6, r2
 80040ce:	d505      	bpl.n	80040dc <__swrite+0x1e>
 80040d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040d4:	2302      	movs	r3, #2
 80040d6:	2200      	movs	r2, #0
 80040d8:	f000 f840 	bl	800415c <_lseek_r>
 80040dc:	89a3      	ldrh	r3, [r4, #12]
 80040de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040e6:	81a3      	strh	r3, [r4, #12]
 80040e8:	4632      	mov	r2, r6
 80040ea:	463b      	mov	r3, r7
 80040ec:	4628      	mov	r0, r5
 80040ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040f2:	f000 b857 	b.w	80041a4 <_write_r>

080040f6 <__sseek>:
 80040f6:	b510      	push	{r4, lr}
 80040f8:	460c      	mov	r4, r1
 80040fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040fe:	f000 f82d 	bl	800415c <_lseek_r>
 8004102:	1c43      	adds	r3, r0, #1
 8004104:	89a3      	ldrh	r3, [r4, #12]
 8004106:	bf15      	itete	ne
 8004108:	6560      	strne	r0, [r4, #84]	; 0x54
 800410a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800410e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004112:	81a3      	strheq	r3, [r4, #12]
 8004114:	bf18      	it	ne
 8004116:	81a3      	strhne	r3, [r4, #12]
 8004118:	bd10      	pop	{r4, pc}

0800411a <__sclose>:
 800411a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800411e:	f000 b80d 	b.w	800413c <_close_r>

08004122 <memset>:
 8004122:	4402      	add	r2, r0
 8004124:	4603      	mov	r3, r0
 8004126:	4293      	cmp	r3, r2
 8004128:	d100      	bne.n	800412c <memset+0xa>
 800412a:	4770      	bx	lr
 800412c:	f803 1b01 	strb.w	r1, [r3], #1
 8004130:	e7f9      	b.n	8004126 <memset+0x4>
	...

08004134 <_localeconv_r>:
 8004134:	4800      	ldr	r0, [pc, #0]	; (8004138 <_localeconv_r+0x4>)
 8004136:	4770      	bx	lr
 8004138:	20000158 	.word	0x20000158

0800413c <_close_r>:
 800413c:	b538      	push	{r3, r4, r5, lr}
 800413e:	4d06      	ldr	r5, [pc, #24]	; (8004158 <_close_r+0x1c>)
 8004140:	2300      	movs	r3, #0
 8004142:	4604      	mov	r4, r0
 8004144:	4608      	mov	r0, r1
 8004146:	602b      	str	r3, [r5, #0]
 8004148:	f7fc ff87 	bl	800105a <_close>
 800414c:	1c43      	adds	r3, r0, #1
 800414e:	d102      	bne.n	8004156 <_close_r+0x1a>
 8004150:	682b      	ldr	r3, [r5, #0]
 8004152:	b103      	cbz	r3, 8004156 <_close_r+0x1a>
 8004154:	6023      	str	r3, [r4, #0]
 8004156:	bd38      	pop	{r3, r4, r5, pc}
 8004158:	200003dc 	.word	0x200003dc

0800415c <_lseek_r>:
 800415c:	b538      	push	{r3, r4, r5, lr}
 800415e:	4d07      	ldr	r5, [pc, #28]	; (800417c <_lseek_r+0x20>)
 8004160:	4604      	mov	r4, r0
 8004162:	4608      	mov	r0, r1
 8004164:	4611      	mov	r1, r2
 8004166:	2200      	movs	r2, #0
 8004168:	602a      	str	r2, [r5, #0]
 800416a:	461a      	mov	r2, r3
 800416c:	f7fc ff9c 	bl	80010a8 <_lseek>
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d102      	bne.n	800417a <_lseek_r+0x1e>
 8004174:	682b      	ldr	r3, [r5, #0]
 8004176:	b103      	cbz	r3, 800417a <_lseek_r+0x1e>
 8004178:	6023      	str	r3, [r4, #0]
 800417a:	bd38      	pop	{r3, r4, r5, pc}
 800417c:	200003dc 	.word	0x200003dc

08004180 <_read_r>:
 8004180:	b538      	push	{r3, r4, r5, lr}
 8004182:	4d07      	ldr	r5, [pc, #28]	; (80041a0 <_read_r+0x20>)
 8004184:	4604      	mov	r4, r0
 8004186:	4608      	mov	r0, r1
 8004188:	4611      	mov	r1, r2
 800418a:	2200      	movs	r2, #0
 800418c:	602a      	str	r2, [r5, #0]
 800418e:	461a      	mov	r2, r3
 8004190:	f7fc ff2a 	bl	8000fe8 <_read>
 8004194:	1c43      	adds	r3, r0, #1
 8004196:	d102      	bne.n	800419e <_read_r+0x1e>
 8004198:	682b      	ldr	r3, [r5, #0]
 800419a:	b103      	cbz	r3, 800419e <_read_r+0x1e>
 800419c:	6023      	str	r3, [r4, #0]
 800419e:	bd38      	pop	{r3, r4, r5, pc}
 80041a0:	200003dc 	.word	0x200003dc

080041a4 <_write_r>:
 80041a4:	b538      	push	{r3, r4, r5, lr}
 80041a6:	4d07      	ldr	r5, [pc, #28]	; (80041c4 <_write_r+0x20>)
 80041a8:	4604      	mov	r4, r0
 80041aa:	4608      	mov	r0, r1
 80041ac:	4611      	mov	r1, r2
 80041ae:	2200      	movs	r2, #0
 80041b0:	602a      	str	r2, [r5, #0]
 80041b2:	461a      	mov	r2, r3
 80041b4:	f7fc ff35 	bl	8001022 <_write>
 80041b8:	1c43      	adds	r3, r0, #1
 80041ba:	d102      	bne.n	80041c2 <_write_r+0x1e>
 80041bc:	682b      	ldr	r3, [r5, #0]
 80041be:	b103      	cbz	r3, 80041c2 <_write_r+0x1e>
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	bd38      	pop	{r3, r4, r5, pc}
 80041c4:	200003dc 	.word	0x200003dc

080041c8 <__errno>:
 80041c8:	4b01      	ldr	r3, [pc, #4]	; (80041d0 <__errno+0x8>)
 80041ca:	6818      	ldr	r0, [r3, #0]
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	20000064 	.word	0x20000064

080041d4 <__libc_init_array>:
 80041d4:	b570      	push	{r4, r5, r6, lr}
 80041d6:	4d0d      	ldr	r5, [pc, #52]	; (800420c <__libc_init_array+0x38>)
 80041d8:	4c0d      	ldr	r4, [pc, #52]	; (8004210 <__libc_init_array+0x3c>)
 80041da:	1b64      	subs	r4, r4, r5
 80041dc:	10a4      	asrs	r4, r4, #2
 80041de:	2600      	movs	r6, #0
 80041e0:	42a6      	cmp	r6, r4
 80041e2:	d109      	bne.n	80041f8 <__libc_init_array+0x24>
 80041e4:	4d0b      	ldr	r5, [pc, #44]	; (8004214 <__libc_init_array+0x40>)
 80041e6:	4c0c      	ldr	r4, [pc, #48]	; (8004218 <__libc_init_array+0x44>)
 80041e8:	f002 f80c 	bl	8006204 <_init>
 80041ec:	1b64      	subs	r4, r4, r5
 80041ee:	10a4      	asrs	r4, r4, #2
 80041f0:	2600      	movs	r6, #0
 80041f2:	42a6      	cmp	r6, r4
 80041f4:	d105      	bne.n	8004202 <__libc_init_array+0x2e>
 80041f6:	bd70      	pop	{r4, r5, r6, pc}
 80041f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80041fc:	4798      	blx	r3
 80041fe:	3601      	adds	r6, #1
 8004200:	e7ee      	b.n	80041e0 <__libc_init_array+0xc>
 8004202:	f855 3b04 	ldr.w	r3, [r5], #4
 8004206:	4798      	blx	r3
 8004208:	3601      	adds	r6, #1
 800420a:	e7f2      	b.n	80041f2 <__libc_init_array+0x1e>
 800420c:	080065e4 	.word	0x080065e4
 8004210:	080065e4 	.word	0x080065e4
 8004214:	080065e4 	.word	0x080065e4
 8004218:	080065e8 	.word	0x080065e8

0800421c <__retarget_lock_acquire_recursive>:
 800421c:	4770      	bx	lr

0800421e <__retarget_lock_release_recursive>:
 800421e:	4770      	bx	lr

08004220 <quorem>:
 8004220:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004224:	6903      	ldr	r3, [r0, #16]
 8004226:	690c      	ldr	r4, [r1, #16]
 8004228:	42a3      	cmp	r3, r4
 800422a:	4607      	mov	r7, r0
 800422c:	db7e      	blt.n	800432c <quorem+0x10c>
 800422e:	3c01      	subs	r4, #1
 8004230:	f101 0814 	add.w	r8, r1, #20
 8004234:	f100 0514 	add.w	r5, r0, #20
 8004238:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800423c:	9301      	str	r3, [sp, #4]
 800423e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004242:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004246:	3301      	adds	r3, #1
 8004248:	429a      	cmp	r2, r3
 800424a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800424e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004252:	fbb2 f6f3 	udiv	r6, r2, r3
 8004256:	d331      	bcc.n	80042bc <quorem+0x9c>
 8004258:	f04f 0e00 	mov.w	lr, #0
 800425c:	4640      	mov	r0, r8
 800425e:	46ac      	mov	ip, r5
 8004260:	46f2      	mov	sl, lr
 8004262:	f850 2b04 	ldr.w	r2, [r0], #4
 8004266:	b293      	uxth	r3, r2
 8004268:	fb06 e303 	mla	r3, r6, r3, lr
 800426c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004270:	0c1a      	lsrs	r2, r3, #16
 8004272:	b29b      	uxth	r3, r3
 8004274:	ebaa 0303 	sub.w	r3, sl, r3
 8004278:	f8dc a000 	ldr.w	sl, [ip]
 800427c:	fa13 f38a 	uxtah	r3, r3, sl
 8004280:	fb06 220e 	mla	r2, r6, lr, r2
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	9b00      	ldr	r3, [sp, #0]
 8004288:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800428c:	b292      	uxth	r2, r2
 800428e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004292:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004296:	f8bd 3000 	ldrh.w	r3, [sp]
 800429a:	4581      	cmp	r9, r0
 800429c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042a0:	f84c 3b04 	str.w	r3, [ip], #4
 80042a4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80042a8:	d2db      	bcs.n	8004262 <quorem+0x42>
 80042aa:	f855 300b 	ldr.w	r3, [r5, fp]
 80042ae:	b92b      	cbnz	r3, 80042bc <quorem+0x9c>
 80042b0:	9b01      	ldr	r3, [sp, #4]
 80042b2:	3b04      	subs	r3, #4
 80042b4:	429d      	cmp	r5, r3
 80042b6:	461a      	mov	r2, r3
 80042b8:	d32c      	bcc.n	8004314 <quorem+0xf4>
 80042ba:	613c      	str	r4, [r7, #16]
 80042bc:	4638      	mov	r0, r7
 80042be:	f001 f91f 	bl	8005500 <__mcmp>
 80042c2:	2800      	cmp	r0, #0
 80042c4:	db22      	blt.n	800430c <quorem+0xec>
 80042c6:	3601      	adds	r6, #1
 80042c8:	4629      	mov	r1, r5
 80042ca:	2000      	movs	r0, #0
 80042cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80042d0:	f8d1 c000 	ldr.w	ip, [r1]
 80042d4:	b293      	uxth	r3, r2
 80042d6:	1ac3      	subs	r3, r0, r3
 80042d8:	0c12      	lsrs	r2, r2, #16
 80042da:	fa13 f38c 	uxtah	r3, r3, ip
 80042de:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80042e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042ec:	45c1      	cmp	r9, r8
 80042ee:	f841 3b04 	str.w	r3, [r1], #4
 80042f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80042f6:	d2e9      	bcs.n	80042cc <quorem+0xac>
 80042f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004300:	b922      	cbnz	r2, 800430c <quorem+0xec>
 8004302:	3b04      	subs	r3, #4
 8004304:	429d      	cmp	r5, r3
 8004306:	461a      	mov	r2, r3
 8004308:	d30a      	bcc.n	8004320 <quorem+0x100>
 800430a:	613c      	str	r4, [r7, #16]
 800430c:	4630      	mov	r0, r6
 800430e:	b003      	add	sp, #12
 8004310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004314:	6812      	ldr	r2, [r2, #0]
 8004316:	3b04      	subs	r3, #4
 8004318:	2a00      	cmp	r2, #0
 800431a:	d1ce      	bne.n	80042ba <quorem+0x9a>
 800431c:	3c01      	subs	r4, #1
 800431e:	e7c9      	b.n	80042b4 <quorem+0x94>
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	3b04      	subs	r3, #4
 8004324:	2a00      	cmp	r2, #0
 8004326:	d1f0      	bne.n	800430a <quorem+0xea>
 8004328:	3c01      	subs	r4, #1
 800432a:	e7eb      	b.n	8004304 <quorem+0xe4>
 800432c:	2000      	movs	r0, #0
 800432e:	e7ee      	b.n	800430e <quorem+0xee>

08004330 <_dtoa_r>:
 8004330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004334:	ed2d 8b02 	vpush	{d8}
 8004338:	69c5      	ldr	r5, [r0, #28]
 800433a:	b091      	sub	sp, #68	; 0x44
 800433c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004340:	ec59 8b10 	vmov	r8, r9, d0
 8004344:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8004346:	9106      	str	r1, [sp, #24]
 8004348:	4606      	mov	r6, r0
 800434a:	9208      	str	r2, [sp, #32]
 800434c:	930c      	str	r3, [sp, #48]	; 0x30
 800434e:	b975      	cbnz	r5, 800436e <_dtoa_r+0x3e>
 8004350:	2010      	movs	r0, #16
 8004352:	f000 fda5 	bl	8004ea0 <malloc>
 8004356:	4602      	mov	r2, r0
 8004358:	61f0      	str	r0, [r6, #28]
 800435a:	b920      	cbnz	r0, 8004366 <_dtoa_r+0x36>
 800435c:	4ba6      	ldr	r3, [pc, #664]	; (80045f8 <_dtoa_r+0x2c8>)
 800435e:	21ef      	movs	r1, #239	; 0xef
 8004360:	48a6      	ldr	r0, [pc, #664]	; (80045fc <_dtoa_r+0x2cc>)
 8004362:	f001 fc0b 	bl	8005b7c <__assert_func>
 8004366:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800436a:	6005      	str	r5, [r0, #0]
 800436c:	60c5      	str	r5, [r0, #12]
 800436e:	69f3      	ldr	r3, [r6, #28]
 8004370:	6819      	ldr	r1, [r3, #0]
 8004372:	b151      	cbz	r1, 800438a <_dtoa_r+0x5a>
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	604a      	str	r2, [r1, #4]
 8004378:	2301      	movs	r3, #1
 800437a:	4093      	lsls	r3, r2
 800437c:	608b      	str	r3, [r1, #8]
 800437e:	4630      	mov	r0, r6
 8004380:	f000 fe82 	bl	8005088 <_Bfree>
 8004384:	69f3      	ldr	r3, [r6, #28]
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
 800438a:	f1b9 0300 	subs.w	r3, r9, #0
 800438e:	bfbb      	ittet	lt
 8004390:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004394:	9303      	strlt	r3, [sp, #12]
 8004396:	2300      	movge	r3, #0
 8004398:	2201      	movlt	r2, #1
 800439a:	bfac      	ite	ge
 800439c:	6023      	strge	r3, [r4, #0]
 800439e:	6022      	strlt	r2, [r4, #0]
 80043a0:	4b97      	ldr	r3, [pc, #604]	; (8004600 <_dtoa_r+0x2d0>)
 80043a2:	9c03      	ldr	r4, [sp, #12]
 80043a4:	43a3      	bics	r3, r4
 80043a6:	d11c      	bne.n	80043e2 <_dtoa_r+0xb2>
 80043a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80043ae:	6013      	str	r3, [r2, #0]
 80043b0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80043b4:	ea53 0308 	orrs.w	r3, r3, r8
 80043b8:	f000 84fb 	beq.w	8004db2 <_dtoa_r+0xa82>
 80043bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80043be:	b963      	cbnz	r3, 80043da <_dtoa_r+0xaa>
 80043c0:	4b90      	ldr	r3, [pc, #576]	; (8004604 <_dtoa_r+0x2d4>)
 80043c2:	e020      	b.n	8004406 <_dtoa_r+0xd6>
 80043c4:	4b90      	ldr	r3, [pc, #576]	; (8004608 <_dtoa_r+0x2d8>)
 80043c6:	9301      	str	r3, [sp, #4]
 80043c8:	3308      	adds	r3, #8
 80043ca:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80043cc:	6013      	str	r3, [r2, #0]
 80043ce:	9801      	ldr	r0, [sp, #4]
 80043d0:	b011      	add	sp, #68	; 0x44
 80043d2:	ecbd 8b02 	vpop	{d8}
 80043d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043da:	4b8a      	ldr	r3, [pc, #552]	; (8004604 <_dtoa_r+0x2d4>)
 80043dc:	9301      	str	r3, [sp, #4]
 80043de:	3303      	adds	r3, #3
 80043e0:	e7f3      	b.n	80043ca <_dtoa_r+0x9a>
 80043e2:	ed9d 8b02 	vldr	d8, [sp, #8]
 80043e6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80043ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ee:	d10c      	bne.n	800440a <_dtoa_r+0xda>
 80043f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043f2:	2301      	movs	r3, #1
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	f000 84d7 	beq.w	8004dac <_dtoa_r+0xa7c>
 80043fe:	4b83      	ldr	r3, [pc, #524]	; (800460c <_dtoa_r+0x2dc>)
 8004400:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	3b01      	subs	r3, #1
 8004406:	9301      	str	r3, [sp, #4]
 8004408:	e7e1      	b.n	80043ce <_dtoa_r+0x9e>
 800440a:	aa0e      	add	r2, sp, #56	; 0x38
 800440c:	a90f      	add	r1, sp, #60	; 0x3c
 800440e:	4630      	mov	r0, r6
 8004410:	eeb0 0b48 	vmov.f64	d0, d8
 8004414:	f001 f91a 	bl	800564c <__d2b>
 8004418:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800441c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800441e:	4605      	mov	r5, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d046      	beq.n	80044b2 <_dtoa_r+0x182>
 8004424:	eeb0 7b48 	vmov.f64	d7, d8
 8004428:	ee18 1a90 	vmov	r1, s17
 800442c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8004430:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8004434:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004438:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800443c:	2000      	movs	r0, #0
 800443e:	ee07 1a90 	vmov	s15, r1
 8004442:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8004446:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80045e0 <_dtoa_r+0x2b0>
 800444a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800444e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80045e8 <_dtoa_r+0x2b8>
 8004452:	eea7 6b05 	vfma.f64	d6, d7, d5
 8004456:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80045f0 <_dtoa_r+0x2c0>
 800445a:	ee07 3a90 	vmov	s15, r3
 800445e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8004462:	eeb0 7b46 	vmov.f64	d7, d6
 8004466:	eea4 7b05 	vfma.f64	d7, d4, d5
 800446a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800446e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004476:	ee16 ba90 	vmov	fp, s13
 800447a:	9009      	str	r0, [sp, #36]	; 0x24
 800447c:	d508      	bpl.n	8004490 <_dtoa_r+0x160>
 800447e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004482:	eeb4 6b47 	vcmp.f64	d6, d7
 8004486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800448a:	bf18      	it	ne
 800448c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8004490:	f1bb 0f16 	cmp.w	fp, #22
 8004494:	d82b      	bhi.n	80044ee <_dtoa_r+0x1be>
 8004496:	495e      	ldr	r1, [pc, #376]	; (8004610 <_dtoa_r+0x2e0>)
 8004498:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800449c:	ed91 7b00 	vldr	d7, [r1]
 80044a0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80044a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a8:	d501      	bpl.n	80044ae <_dtoa_r+0x17e>
 80044aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80044ae:	2100      	movs	r1, #0
 80044b0:	e01e      	b.n	80044f0 <_dtoa_r+0x1c0>
 80044b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044b4:	4413      	add	r3, r2
 80044b6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80044ba:	2920      	cmp	r1, #32
 80044bc:	bfc1      	itttt	gt
 80044be:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80044c2:	408c      	lslgt	r4, r1
 80044c4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80044c8:	fa28 f101 	lsrgt.w	r1, r8, r1
 80044cc:	bfd6      	itet	le
 80044ce:	f1c1 0120 	rsble	r1, r1, #32
 80044d2:	4321      	orrgt	r1, r4
 80044d4:	fa08 f101 	lslle.w	r1, r8, r1
 80044d8:	ee07 1a90 	vmov	s15, r1
 80044dc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80044e0:	3b01      	subs	r3, #1
 80044e2:	ee17 1a90 	vmov	r1, s15
 80044e6:	2001      	movs	r0, #1
 80044e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80044ec:	e7a7      	b.n	800443e <_dtoa_r+0x10e>
 80044ee:	2101      	movs	r1, #1
 80044f0:	1ad2      	subs	r2, r2, r3
 80044f2:	1e53      	subs	r3, r2, #1
 80044f4:	9305      	str	r3, [sp, #20]
 80044f6:	bf45      	ittet	mi
 80044f8:	f1c2 0301 	rsbmi	r3, r2, #1
 80044fc:	9304      	strmi	r3, [sp, #16]
 80044fe:	2300      	movpl	r3, #0
 8004500:	2300      	movmi	r3, #0
 8004502:	bf4c      	ite	mi
 8004504:	9305      	strmi	r3, [sp, #20]
 8004506:	9304      	strpl	r3, [sp, #16]
 8004508:	f1bb 0f00 	cmp.w	fp, #0
 800450c:	910b      	str	r1, [sp, #44]	; 0x2c
 800450e:	db18      	blt.n	8004542 <_dtoa_r+0x212>
 8004510:	9b05      	ldr	r3, [sp, #20]
 8004512:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004516:	445b      	add	r3, fp
 8004518:	9305      	str	r3, [sp, #20]
 800451a:	2300      	movs	r3, #0
 800451c:	9a06      	ldr	r2, [sp, #24]
 800451e:	2a09      	cmp	r2, #9
 8004520:	d848      	bhi.n	80045b4 <_dtoa_r+0x284>
 8004522:	2a05      	cmp	r2, #5
 8004524:	bfc4      	itt	gt
 8004526:	3a04      	subgt	r2, #4
 8004528:	9206      	strgt	r2, [sp, #24]
 800452a:	9a06      	ldr	r2, [sp, #24]
 800452c:	f1a2 0202 	sub.w	r2, r2, #2
 8004530:	bfcc      	ite	gt
 8004532:	2400      	movgt	r4, #0
 8004534:	2401      	movle	r4, #1
 8004536:	2a03      	cmp	r2, #3
 8004538:	d847      	bhi.n	80045ca <_dtoa_r+0x29a>
 800453a:	e8df f002 	tbb	[pc, r2]
 800453e:	2d0b      	.short	0x2d0b
 8004540:	392b      	.short	0x392b
 8004542:	9b04      	ldr	r3, [sp, #16]
 8004544:	2200      	movs	r2, #0
 8004546:	eba3 030b 	sub.w	r3, r3, fp
 800454a:	9304      	str	r3, [sp, #16]
 800454c:	920a      	str	r2, [sp, #40]	; 0x28
 800454e:	f1cb 0300 	rsb	r3, fp, #0
 8004552:	e7e3      	b.n	800451c <_dtoa_r+0x1ec>
 8004554:	2200      	movs	r2, #0
 8004556:	9207      	str	r2, [sp, #28]
 8004558:	9a08      	ldr	r2, [sp, #32]
 800455a:	2a00      	cmp	r2, #0
 800455c:	dc38      	bgt.n	80045d0 <_dtoa_r+0x2a0>
 800455e:	f04f 0a01 	mov.w	sl, #1
 8004562:	46d1      	mov	r9, sl
 8004564:	4652      	mov	r2, sl
 8004566:	f8cd a020 	str.w	sl, [sp, #32]
 800456a:	69f7      	ldr	r7, [r6, #28]
 800456c:	2100      	movs	r1, #0
 800456e:	2004      	movs	r0, #4
 8004570:	f100 0c14 	add.w	ip, r0, #20
 8004574:	4594      	cmp	ip, r2
 8004576:	d930      	bls.n	80045da <_dtoa_r+0x2aa>
 8004578:	6079      	str	r1, [r7, #4]
 800457a:	4630      	mov	r0, r6
 800457c:	930d      	str	r3, [sp, #52]	; 0x34
 800457e:	f000 fd43 	bl	8005008 <_Balloc>
 8004582:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004584:	9001      	str	r0, [sp, #4]
 8004586:	4602      	mov	r2, r0
 8004588:	2800      	cmp	r0, #0
 800458a:	d145      	bne.n	8004618 <_dtoa_r+0x2e8>
 800458c:	4b21      	ldr	r3, [pc, #132]	; (8004614 <_dtoa_r+0x2e4>)
 800458e:	f240 11af 	movw	r1, #431	; 0x1af
 8004592:	e6e5      	b.n	8004360 <_dtoa_r+0x30>
 8004594:	2201      	movs	r2, #1
 8004596:	e7de      	b.n	8004556 <_dtoa_r+0x226>
 8004598:	2200      	movs	r2, #0
 800459a:	9207      	str	r2, [sp, #28]
 800459c:	9a08      	ldr	r2, [sp, #32]
 800459e:	eb0b 0a02 	add.w	sl, fp, r2
 80045a2:	f10a 0901 	add.w	r9, sl, #1
 80045a6:	464a      	mov	r2, r9
 80045a8:	2a01      	cmp	r2, #1
 80045aa:	bfb8      	it	lt
 80045ac:	2201      	movlt	r2, #1
 80045ae:	e7dc      	b.n	800456a <_dtoa_r+0x23a>
 80045b0:	2201      	movs	r2, #1
 80045b2:	e7f2      	b.n	800459a <_dtoa_r+0x26a>
 80045b4:	2401      	movs	r4, #1
 80045b6:	2200      	movs	r2, #0
 80045b8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80045bc:	f04f 3aff 	mov.w	sl, #4294967295
 80045c0:	2100      	movs	r1, #0
 80045c2:	46d1      	mov	r9, sl
 80045c4:	2212      	movs	r2, #18
 80045c6:	9108      	str	r1, [sp, #32]
 80045c8:	e7cf      	b.n	800456a <_dtoa_r+0x23a>
 80045ca:	2201      	movs	r2, #1
 80045cc:	9207      	str	r2, [sp, #28]
 80045ce:	e7f5      	b.n	80045bc <_dtoa_r+0x28c>
 80045d0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80045d4:	46d1      	mov	r9, sl
 80045d6:	4652      	mov	r2, sl
 80045d8:	e7c7      	b.n	800456a <_dtoa_r+0x23a>
 80045da:	3101      	adds	r1, #1
 80045dc:	0040      	lsls	r0, r0, #1
 80045de:	e7c7      	b.n	8004570 <_dtoa_r+0x240>
 80045e0:	636f4361 	.word	0x636f4361
 80045e4:	3fd287a7 	.word	0x3fd287a7
 80045e8:	8b60c8b3 	.word	0x8b60c8b3
 80045ec:	3fc68a28 	.word	0x3fc68a28
 80045f0:	509f79fb 	.word	0x509f79fb
 80045f4:	3fd34413 	.word	0x3fd34413
 80045f8:	080062ad 	.word	0x080062ad
 80045fc:	080062c4 	.word	0x080062c4
 8004600:	7ff00000 	.word	0x7ff00000
 8004604:	080062a9 	.word	0x080062a9
 8004608:	080062a0 	.word	0x080062a0
 800460c:	0800627d 	.word	0x0800627d
 8004610:	080063b0 	.word	0x080063b0
 8004614:	0800631c 	.word	0x0800631c
 8004618:	69f2      	ldr	r2, [r6, #28]
 800461a:	9901      	ldr	r1, [sp, #4]
 800461c:	6011      	str	r1, [r2, #0]
 800461e:	f1b9 0f0e 	cmp.w	r9, #14
 8004622:	d86c      	bhi.n	80046fe <_dtoa_r+0x3ce>
 8004624:	2c00      	cmp	r4, #0
 8004626:	d06a      	beq.n	80046fe <_dtoa_r+0x3ce>
 8004628:	f1bb 0f00 	cmp.w	fp, #0
 800462c:	f340 80a0 	ble.w	8004770 <_dtoa_r+0x440>
 8004630:	4ac1      	ldr	r2, [pc, #772]	; (8004938 <_dtoa_r+0x608>)
 8004632:	f00b 010f 	and.w	r1, fp, #15
 8004636:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800463a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800463e:	ed92 7b00 	vldr	d7, [r2]
 8004642:	ea4f 122b 	mov.w	r2, fp, asr #4
 8004646:	f000 8087 	beq.w	8004758 <_dtoa_r+0x428>
 800464a:	49bc      	ldr	r1, [pc, #752]	; (800493c <_dtoa_r+0x60c>)
 800464c:	ed91 6b08 	vldr	d6, [r1, #32]
 8004650:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8004654:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004658:	f002 020f 	and.w	r2, r2, #15
 800465c:	2103      	movs	r1, #3
 800465e:	48b7      	ldr	r0, [pc, #732]	; (800493c <_dtoa_r+0x60c>)
 8004660:	2a00      	cmp	r2, #0
 8004662:	d17b      	bne.n	800475c <_dtoa_r+0x42c>
 8004664:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004668:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800466c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004670:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004672:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004676:	2a00      	cmp	r2, #0
 8004678:	f000 80a0 	beq.w	80047bc <_dtoa_r+0x48c>
 800467c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8004680:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004688:	f140 8098 	bpl.w	80047bc <_dtoa_r+0x48c>
 800468c:	f1b9 0f00 	cmp.w	r9, #0
 8004690:	f000 8094 	beq.w	80047bc <_dtoa_r+0x48c>
 8004694:	f1ba 0f00 	cmp.w	sl, #0
 8004698:	dd2f      	ble.n	80046fa <_dtoa_r+0x3ca>
 800469a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800469e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80046a2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80046a6:	f10b 32ff 	add.w	r2, fp, #4294967295
 80046aa:	3101      	adds	r1, #1
 80046ac:	4654      	mov	r4, sl
 80046ae:	ed9d 6b02 	vldr	d6, [sp, #8]
 80046b2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80046b6:	ee07 1a90 	vmov	s15, r1
 80046ba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80046be:	eea7 5b06 	vfma.f64	d5, d7, d6
 80046c2:	ee15 7a90 	vmov	r7, s11
 80046c6:	ec51 0b15 	vmov	r0, r1, d5
 80046ca:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80046ce:	2c00      	cmp	r4, #0
 80046d0:	d177      	bne.n	80047c2 <_dtoa_r+0x492>
 80046d2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80046d6:	ee36 6b47 	vsub.f64	d6, d6, d7
 80046da:	ec41 0b17 	vmov	d7, r0, r1
 80046de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80046e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e6:	f300 826a 	bgt.w	8004bbe <_dtoa_r+0x88e>
 80046ea:	eeb1 7b47 	vneg.f64	d7, d7
 80046ee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80046f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046f6:	f100 8260 	bmi.w	8004bba <_dtoa_r+0x88a>
 80046fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80046fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004700:	2a00      	cmp	r2, #0
 8004702:	f2c0 811d 	blt.w	8004940 <_dtoa_r+0x610>
 8004706:	f1bb 0f0e 	cmp.w	fp, #14
 800470a:	f300 8119 	bgt.w	8004940 <_dtoa_r+0x610>
 800470e:	4b8a      	ldr	r3, [pc, #552]	; (8004938 <_dtoa_r+0x608>)
 8004710:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004714:	ed93 6b00 	vldr	d6, [r3]
 8004718:	9b08      	ldr	r3, [sp, #32]
 800471a:	2b00      	cmp	r3, #0
 800471c:	f280 80b7 	bge.w	800488e <_dtoa_r+0x55e>
 8004720:	f1b9 0f00 	cmp.w	r9, #0
 8004724:	f300 80b3 	bgt.w	800488e <_dtoa_r+0x55e>
 8004728:	f040 8246 	bne.w	8004bb8 <_dtoa_r+0x888>
 800472c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004730:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004734:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004738:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800473c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004740:	464c      	mov	r4, r9
 8004742:	464f      	mov	r7, r9
 8004744:	f280 821c 	bge.w	8004b80 <_dtoa_r+0x850>
 8004748:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800474c:	2331      	movs	r3, #49	; 0x31
 800474e:	f808 3b01 	strb.w	r3, [r8], #1
 8004752:	f10b 0b01 	add.w	fp, fp, #1
 8004756:	e218      	b.n	8004b8a <_dtoa_r+0x85a>
 8004758:	2102      	movs	r1, #2
 800475a:	e780      	b.n	800465e <_dtoa_r+0x32e>
 800475c:	07d4      	lsls	r4, r2, #31
 800475e:	d504      	bpl.n	800476a <_dtoa_r+0x43a>
 8004760:	ed90 6b00 	vldr	d6, [r0]
 8004764:	3101      	adds	r1, #1
 8004766:	ee27 7b06 	vmul.f64	d7, d7, d6
 800476a:	1052      	asrs	r2, r2, #1
 800476c:	3008      	adds	r0, #8
 800476e:	e777      	b.n	8004660 <_dtoa_r+0x330>
 8004770:	d022      	beq.n	80047b8 <_dtoa_r+0x488>
 8004772:	f1cb 0200 	rsb	r2, fp, #0
 8004776:	4970      	ldr	r1, [pc, #448]	; (8004938 <_dtoa_r+0x608>)
 8004778:	f002 000f 	and.w	r0, r2, #15
 800477c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8004780:	ed91 7b00 	vldr	d7, [r1]
 8004784:	ee28 7b07 	vmul.f64	d7, d8, d7
 8004788:	ed8d 7b02 	vstr	d7, [sp, #8]
 800478c:	486b      	ldr	r0, [pc, #428]	; (800493c <_dtoa_r+0x60c>)
 800478e:	1112      	asrs	r2, r2, #4
 8004790:	2400      	movs	r4, #0
 8004792:	2102      	movs	r1, #2
 8004794:	b92a      	cbnz	r2, 80047a2 <_dtoa_r+0x472>
 8004796:	2c00      	cmp	r4, #0
 8004798:	f43f af6a 	beq.w	8004670 <_dtoa_r+0x340>
 800479c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80047a0:	e766      	b.n	8004670 <_dtoa_r+0x340>
 80047a2:	07d7      	lsls	r7, r2, #31
 80047a4:	d505      	bpl.n	80047b2 <_dtoa_r+0x482>
 80047a6:	ed90 6b00 	vldr	d6, [r0]
 80047aa:	3101      	adds	r1, #1
 80047ac:	2401      	movs	r4, #1
 80047ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80047b2:	1052      	asrs	r2, r2, #1
 80047b4:	3008      	adds	r0, #8
 80047b6:	e7ed      	b.n	8004794 <_dtoa_r+0x464>
 80047b8:	2102      	movs	r1, #2
 80047ba:	e759      	b.n	8004670 <_dtoa_r+0x340>
 80047bc:	465a      	mov	r2, fp
 80047be:	464c      	mov	r4, r9
 80047c0:	e775      	b.n	80046ae <_dtoa_r+0x37e>
 80047c2:	ec41 0b17 	vmov	d7, r0, r1
 80047c6:	495c      	ldr	r1, [pc, #368]	; (8004938 <_dtoa_r+0x608>)
 80047c8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80047cc:	ed11 4b02 	vldr	d4, [r1, #-8]
 80047d0:	9901      	ldr	r1, [sp, #4]
 80047d2:	440c      	add	r4, r1
 80047d4:	9907      	ldr	r1, [sp, #28]
 80047d6:	b351      	cbz	r1, 800482e <_dtoa_r+0x4fe>
 80047d8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80047dc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80047e0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80047e4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80047e8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80047ec:	ee35 7b47 	vsub.f64	d7, d5, d7
 80047f0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80047f4:	ee14 1a90 	vmov	r1, s9
 80047f8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80047fc:	3130      	adds	r1, #48	; 0x30
 80047fe:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004802:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800480a:	f808 1b01 	strb.w	r1, [r8], #1
 800480e:	d439      	bmi.n	8004884 <_dtoa_r+0x554>
 8004810:	ee32 5b46 	vsub.f64	d5, d2, d6
 8004814:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8004818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481c:	d472      	bmi.n	8004904 <_dtoa_r+0x5d4>
 800481e:	45a0      	cmp	r8, r4
 8004820:	f43f af6b 	beq.w	80046fa <_dtoa_r+0x3ca>
 8004824:	ee27 7b03 	vmul.f64	d7, d7, d3
 8004828:	ee26 6b03 	vmul.f64	d6, d6, d3
 800482c:	e7e0      	b.n	80047f0 <_dtoa_r+0x4c0>
 800482e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004832:	ee27 7b04 	vmul.f64	d7, d7, d4
 8004836:	4620      	mov	r0, r4
 8004838:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800483c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004840:	ee14 1a90 	vmov	r1, s9
 8004844:	3130      	adds	r1, #48	; 0x30
 8004846:	f808 1b01 	strb.w	r1, [r8], #1
 800484a:	45a0      	cmp	r8, r4
 800484c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8004850:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004854:	d118      	bne.n	8004888 <_dtoa_r+0x558>
 8004856:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800485a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800485e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8004862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004866:	dc4d      	bgt.n	8004904 <_dtoa_r+0x5d4>
 8004868:	ee35 5b47 	vsub.f64	d5, d5, d7
 800486c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8004870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004874:	f57f af41 	bpl.w	80046fa <_dtoa_r+0x3ca>
 8004878:	4680      	mov	r8, r0
 800487a:	3801      	subs	r0, #1
 800487c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8004880:	2b30      	cmp	r3, #48	; 0x30
 8004882:	d0f9      	beq.n	8004878 <_dtoa_r+0x548>
 8004884:	4693      	mov	fp, r2
 8004886:	e02a      	b.n	80048de <_dtoa_r+0x5ae>
 8004888:	ee26 6b03 	vmul.f64	d6, d6, d3
 800488c:	e7d6      	b.n	800483c <_dtoa_r+0x50c>
 800488e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004892:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8004896:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800489a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800489e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80048a2:	ee15 3a10 	vmov	r3, s10
 80048a6:	3330      	adds	r3, #48	; 0x30
 80048a8:	f808 3b01 	strb.w	r3, [r8], #1
 80048ac:	9b01      	ldr	r3, [sp, #4]
 80048ae:	eba8 0303 	sub.w	r3, r8, r3
 80048b2:	4599      	cmp	r9, r3
 80048b4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80048b8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80048bc:	d133      	bne.n	8004926 <_dtoa_r+0x5f6>
 80048be:	ee37 7b07 	vadd.f64	d7, d7, d7
 80048c2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80048c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ca:	dc1a      	bgt.n	8004902 <_dtoa_r+0x5d2>
 80048cc:	eeb4 7b46 	vcmp.f64	d7, d6
 80048d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d4:	d103      	bne.n	80048de <_dtoa_r+0x5ae>
 80048d6:	ee15 3a10 	vmov	r3, s10
 80048da:	07d9      	lsls	r1, r3, #31
 80048dc:	d411      	bmi.n	8004902 <_dtoa_r+0x5d2>
 80048de:	4629      	mov	r1, r5
 80048e0:	4630      	mov	r0, r6
 80048e2:	f000 fbd1 	bl	8005088 <_Bfree>
 80048e6:	2300      	movs	r3, #0
 80048e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80048ea:	f888 3000 	strb.w	r3, [r8]
 80048ee:	f10b 0301 	add.w	r3, fp, #1
 80048f2:	6013      	str	r3, [r2, #0]
 80048f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f43f ad69 	beq.w	80043ce <_dtoa_r+0x9e>
 80048fc:	f8c3 8000 	str.w	r8, [r3]
 8004900:	e565      	b.n	80043ce <_dtoa_r+0x9e>
 8004902:	465a      	mov	r2, fp
 8004904:	4643      	mov	r3, r8
 8004906:	4698      	mov	r8, r3
 8004908:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800490c:	2939      	cmp	r1, #57	; 0x39
 800490e:	d106      	bne.n	800491e <_dtoa_r+0x5ee>
 8004910:	9901      	ldr	r1, [sp, #4]
 8004912:	4299      	cmp	r1, r3
 8004914:	d1f7      	bne.n	8004906 <_dtoa_r+0x5d6>
 8004916:	9801      	ldr	r0, [sp, #4]
 8004918:	2130      	movs	r1, #48	; 0x30
 800491a:	3201      	adds	r2, #1
 800491c:	7001      	strb	r1, [r0, #0]
 800491e:	7819      	ldrb	r1, [r3, #0]
 8004920:	3101      	adds	r1, #1
 8004922:	7019      	strb	r1, [r3, #0]
 8004924:	e7ae      	b.n	8004884 <_dtoa_r+0x554>
 8004926:	ee27 7b04 	vmul.f64	d7, d7, d4
 800492a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800492e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004932:	d1b2      	bne.n	800489a <_dtoa_r+0x56a>
 8004934:	e7d3      	b.n	80048de <_dtoa_r+0x5ae>
 8004936:	bf00      	nop
 8004938:	080063b0 	.word	0x080063b0
 800493c:	08006388 	.word	0x08006388
 8004940:	9907      	ldr	r1, [sp, #28]
 8004942:	2900      	cmp	r1, #0
 8004944:	f000 80d0 	beq.w	8004ae8 <_dtoa_r+0x7b8>
 8004948:	9906      	ldr	r1, [sp, #24]
 800494a:	2901      	cmp	r1, #1
 800494c:	f300 80b4 	bgt.w	8004ab8 <_dtoa_r+0x788>
 8004950:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004952:	2900      	cmp	r1, #0
 8004954:	f000 80ac 	beq.w	8004ab0 <_dtoa_r+0x780>
 8004958:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800495c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004960:	461c      	mov	r4, r3
 8004962:	9309      	str	r3, [sp, #36]	; 0x24
 8004964:	9b04      	ldr	r3, [sp, #16]
 8004966:	4413      	add	r3, r2
 8004968:	9304      	str	r3, [sp, #16]
 800496a:	9b05      	ldr	r3, [sp, #20]
 800496c:	2101      	movs	r1, #1
 800496e:	4413      	add	r3, r2
 8004970:	4630      	mov	r0, r6
 8004972:	9305      	str	r3, [sp, #20]
 8004974:	f000 fc3e 	bl	80051f4 <__i2b>
 8004978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800497a:	4607      	mov	r7, r0
 800497c:	f1b8 0f00 	cmp.w	r8, #0
 8004980:	d00d      	beq.n	800499e <_dtoa_r+0x66e>
 8004982:	9a05      	ldr	r2, [sp, #20]
 8004984:	2a00      	cmp	r2, #0
 8004986:	dd0a      	ble.n	800499e <_dtoa_r+0x66e>
 8004988:	4542      	cmp	r2, r8
 800498a:	9904      	ldr	r1, [sp, #16]
 800498c:	bfa8      	it	ge
 800498e:	4642      	movge	r2, r8
 8004990:	1a89      	subs	r1, r1, r2
 8004992:	9104      	str	r1, [sp, #16]
 8004994:	9905      	ldr	r1, [sp, #20]
 8004996:	eba8 0802 	sub.w	r8, r8, r2
 800499a:	1a8a      	subs	r2, r1, r2
 800499c:	9205      	str	r2, [sp, #20]
 800499e:	b303      	cbz	r3, 80049e2 <_dtoa_r+0x6b2>
 80049a0:	9a07      	ldr	r2, [sp, #28]
 80049a2:	2a00      	cmp	r2, #0
 80049a4:	f000 80a5 	beq.w	8004af2 <_dtoa_r+0x7c2>
 80049a8:	2c00      	cmp	r4, #0
 80049aa:	dd13      	ble.n	80049d4 <_dtoa_r+0x6a4>
 80049ac:	4639      	mov	r1, r7
 80049ae:	4622      	mov	r2, r4
 80049b0:	4630      	mov	r0, r6
 80049b2:	930d      	str	r3, [sp, #52]	; 0x34
 80049b4:	f000 fcde 	bl	8005374 <__pow5mult>
 80049b8:	462a      	mov	r2, r5
 80049ba:	4601      	mov	r1, r0
 80049bc:	4607      	mov	r7, r0
 80049be:	4630      	mov	r0, r6
 80049c0:	f000 fc2e 	bl	8005220 <__multiply>
 80049c4:	4629      	mov	r1, r5
 80049c6:	9009      	str	r0, [sp, #36]	; 0x24
 80049c8:	4630      	mov	r0, r6
 80049ca:	f000 fb5d 	bl	8005088 <_Bfree>
 80049ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049d2:	4615      	mov	r5, r2
 80049d4:	1b1a      	subs	r2, r3, r4
 80049d6:	d004      	beq.n	80049e2 <_dtoa_r+0x6b2>
 80049d8:	4629      	mov	r1, r5
 80049da:	4630      	mov	r0, r6
 80049dc:	f000 fcca 	bl	8005374 <__pow5mult>
 80049e0:	4605      	mov	r5, r0
 80049e2:	2101      	movs	r1, #1
 80049e4:	4630      	mov	r0, r6
 80049e6:	f000 fc05 	bl	80051f4 <__i2b>
 80049ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	4604      	mov	r4, r0
 80049f0:	f340 8081 	ble.w	8004af6 <_dtoa_r+0x7c6>
 80049f4:	461a      	mov	r2, r3
 80049f6:	4601      	mov	r1, r0
 80049f8:	4630      	mov	r0, r6
 80049fa:	f000 fcbb 	bl	8005374 <__pow5mult>
 80049fe:	9b06      	ldr	r3, [sp, #24]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	4604      	mov	r4, r0
 8004a04:	dd7a      	ble.n	8004afc <_dtoa_r+0x7cc>
 8004a06:	2300      	movs	r3, #0
 8004a08:	9309      	str	r3, [sp, #36]	; 0x24
 8004a0a:	6922      	ldr	r2, [r4, #16]
 8004a0c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004a10:	6910      	ldr	r0, [r2, #16]
 8004a12:	f000 fba1 	bl	8005158 <__hi0bits>
 8004a16:	f1c0 0020 	rsb	r0, r0, #32
 8004a1a:	9b05      	ldr	r3, [sp, #20]
 8004a1c:	4418      	add	r0, r3
 8004a1e:	f010 001f 	ands.w	r0, r0, #31
 8004a22:	f000 8093 	beq.w	8004b4c <_dtoa_r+0x81c>
 8004a26:	f1c0 0220 	rsb	r2, r0, #32
 8004a2a:	2a04      	cmp	r2, #4
 8004a2c:	f340 8085 	ble.w	8004b3a <_dtoa_r+0x80a>
 8004a30:	9b04      	ldr	r3, [sp, #16]
 8004a32:	f1c0 001c 	rsb	r0, r0, #28
 8004a36:	4403      	add	r3, r0
 8004a38:	9304      	str	r3, [sp, #16]
 8004a3a:	9b05      	ldr	r3, [sp, #20]
 8004a3c:	4480      	add	r8, r0
 8004a3e:	4403      	add	r3, r0
 8004a40:	9305      	str	r3, [sp, #20]
 8004a42:	9b04      	ldr	r3, [sp, #16]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	dd05      	ble.n	8004a54 <_dtoa_r+0x724>
 8004a48:	4629      	mov	r1, r5
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	f000 fceb 	bl	8005428 <__lshift>
 8004a52:	4605      	mov	r5, r0
 8004a54:	9b05      	ldr	r3, [sp, #20]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	dd05      	ble.n	8004a66 <_dtoa_r+0x736>
 8004a5a:	4621      	mov	r1, r4
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	4630      	mov	r0, r6
 8004a60:	f000 fce2 	bl	8005428 <__lshift>
 8004a64:	4604      	mov	r4, r0
 8004a66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d071      	beq.n	8004b50 <_dtoa_r+0x820>
 8004a6c:	4621      	mov	r1, r4
 8004a6e:	4628      	mov	r0, r5
 8004a70:	f000 fd46 	bl	8005500 <__mcmp>
 8004a74:	2800      	cmp	r0, #0
 8004a76:	da6b      	bge.n	8004b50 <_dtoa_r+0x820>
 8004a78:	2300      	movs	r3, #0
 8004a7a:	4629      	mov	r1, r5
 8004a7c:	220a      	movs	r2, #10
 8004a7e:	4630      	mov	r0, r6
 8004a80:	f000 fb24 	bl	80050cc <__multadd>
 8004a84:	9b07      	ldr	r3, [sp, #28]
 8004a86:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004a8a:	4605      	mov	r5, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 8197 	beq.w	8004dc0 <_dtoa_r+0xa90>
 8004a92:	4639      	mov	r1, r7
 8004a94:	2300      	movs	r3, #0
 8004a96:	220a      	movs	r2, #10
 8004a98:	4630      	mov	r0, r6
 8004a9a:	f000 fb17 	bl	80050cc <__multadd>
 8004a9e:	f1ba 0f00 	cmp.w	sl, #0
 8004aa2:	4607      	mov	r7, r0
 8004aa4:	f300 8093 	bgt.w	8004bce <_dtoa_r+0x89e>
 8004aa8:	9b06      	ldr	r3, [sp, #24]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	dc57      	bgt.n	8004b5e <_dtoa_r+0x82e>
 8004aae:	e08e      	b.n	8004bce <_dtoa_r+0x89e>
 8004ab0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004ab2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004ab6:	e751      	b.n	800495c <_dtoa_r+0x62c>
 8004ab8:	f109 34ff 	add.w	r4, r9, #4294967295
 8004abc:	42a3      	cmp	r3, r4
 8004abe:	bfbf      	itttt	lt
 8004ac0:	1ae2      	sublt	r2, r4, r3
 8004ac2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004ac4:	189b      	addlt	r3, r3, r2
 8004ac6:	930a      	strlt	r3, [sp, #40]	; 0x28
 8004ac8:	bfae      	itee	ge
 8004aca:	1b1c      	subge	r4, r3, r4
 8004acc:	4623      	movlt	r3, r4
 8004ace:	2400      	movlt	r4, #0
 8004ad0:	f1b9 0f00 	cmp.w	r9, #0
 8004ad4:	bfb5      	itete	lt
 8004ad6:	9a04      	ldrlt	r2, [sp, #16]
 8004ad8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8004adc:	eba2 0809 	sublt.w	r8, r2, r9
 8004ae0:	464a      	movge	r2, r9
 8004ae2:	bfb8      	it	lt
 8004ae4:	2200      	movlt	r2, #0
 8004ae6:	e73c      	b.n	8004962 <_dtoa_r+0x632>
 8004ae8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004aec:	9f07      	ldr	r7, [sp, #28]
 8004aee:	461c      	mov	r4, r3
 8004af0:	e744      	b.n	800497c <_dtoa_r+0x64c>
 8004af2:	461a      	mov	r2, r3
 8004af4:	e770      	b.n	80049d8 <_dtoa_r+0x6a8>
 8004af6:	9b06      	ldr	r3, [sp, #24]
 8004af8:	2b01      	cmp	r3, #1
 8004afa:	dc18      	bgt.n	8004b2e <_dtoa_r+0x7fe>
 8004afc:	9b02      	ldr	r3, [sp, #8]
 8004afe:	b9b3      	cbnz	r3, 8004b2e <_dtoa_r+0x7fe>
 8004b00:	9b03      	ldr	r3, [sp, #12]
 8004b02:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8004b06:	b9a2      	cbnz	r2, 8004b32 <_dtoa_r+0x802>
 8004b08:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004b0c:	0d12      	lsrs	r2, r2, #20
 8004b0e:	0512      	lsls	r2, r2, #20
 8004b10:	b18a      	cbz	r2, 8004b36 <_dtoa_r+0x806>
 8004b12:	9b04      	ldr	r3, [sp, #16]
 8004b14:	3301      	adds	r3, #1
 8004b16:	9304      	str	r3, [sp, #16]
 8004b18:	9b05      	ldr	r3, [sp, #20]
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	9305      	str	r3, [sp, #20]
 8004b1e:	2301      	movs	r3, #1
 8004b20:	9309      	str	r3, [sp, #36]	; 0x24
 8004b22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f47f af70 	bne.w	8004a0a <_dtoa_r+0x6da>
 8004b2a:	2001      	movs	r0, #1
 8004b2c:	e775      	b.n	8004a1a <_dtoa_r+0x6ea>
 8004b2e:	2300      	movs	r3, #0
 8004b30:	e7f6      	b.n	8004b20 <_dtoa_r+0x7f0>
 8004b32:	9b02      	ldr	r3, [sp, #8]
 8004b34:	e7f4      	b.n	8004b20 <_dtoa_r+0x7f0>
 8004b36:	9209      	str	r2, [sp, #36]	; 0x24
 8004b38:	e7f3      	b.n	8004b22 <_dtoa_r+0x7f2>
 8004b3a:	d082      	beq.n	8004a42 <_dtoa_r+0x712>
 8004b3c:	9b04      	ldr	r3, [sp, #16]
 8004b3e:	321c      	adds	r2, #28
 8004b40:	4413      	add	r3, r2
 8004b42:	9304      	str	r3, [sp, #16]
 8004b44:	9b05      	ldr	r3, [sp, #20]
 8004b46:	4490      	add	r8, r2
 8004b48:	4413      	add	r3, r2
 8004b4a:	e779      	b.n	8004a40 <_dtoa_r+0x710>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	e7f5      	b.n	8004b3c <_dtoa_r+0x80c>
 8004b50:	f1b9 0f00 	cmp.w	r9, #0
 8004b54:	dc36      	bgt.n	8004bc4 <_dtoa_r+0x894>
 8004b56:	9b06      	ldr	r3, [sp, #24]
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	dd33      	ble.n	8004bc4 <_dtoa_r+0x894>
 8004b5c:	46ca      	mov	sl, r9
 8004b5e:	f1ba 0f00 	cmp.w	sl, #0
 8004b62:	d10d      	bne.n	8004b80 <_dtoa_r+0x850>
 8004b64:	4621      	mov	r1, r4
 8004b66:	4653      	mov	r3, sl
 8004b68:	2205      	movs	r2, #5
 8004b6a:	4630      	mov	r0, r6
 8004b6c:	f000 faae 	bl	80050cc <__multadd>
 8004b70:	4601      	mov	r1, r0
 8004b72:	4604      	mov	r4, r0
 8004b74:	4628      	mov	r0, r5
 8004b76:	f000 fcc3 	bl	8005500 <__mcmp>
 8004b7a:	2800      	cmp	r0, #0
 8004b7c:	f73f ade4 	bgt.w	8004748 <_dtoa_r+0x418>
 8004b80:	9b08      	ldr	r3, [sp, #32]
 8004b82:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004b86:	ea6f 0b03 	mvn.w	fp, r3
 8004b8a:	f04f 0900 	mov.w	r9, #0
 8004b8e:	4621      	mov	r1, r4
 8004b90:	4630      	mov	r0, r6
 8004b92:	f000 fa79 	bl	8005088 <_Bfree>
 8004b96:	2f00      	cmp	r7, #0
 8004b98:	f43f aea1 	beq.w	80048de <_dtoa_r+0x5ae>
 8004b9c:	f1b9 0f00 	cmp.w	r9, #0
 8004ba0:	d005      	beq.n	8004bae <_dtoa_r+0x87e>
 8004ba2:	45b9      	cmp	r9, r7
 8004ba4:	d003      	beq.n	8004bae <_dtoa_r+0x87e>
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	4630      	mov	r0, r6
 8004baa:	f000 fa6d 	bl	8005088 <_Bfree>
 8004bae:	4639      	mov	r1, r7
 8004bb0:	4630      	mov	r0, r6
 8004bb2:	f000 fa69 	bl	8005088 <_Bfree>
 8004bb6:	e692      	b.n	80048de <_dtoa_r+0x5ae>
 8004bb8:	2400      	movs	r4, #0
 8004bba:	4627      	mov	r7, r4
 8004bbc:	e7e0      	b.n	8004b80 <_dtoa_r+0x850>
 8004bbe:	4693      	mov	fp, r2
 8004bc0:	4627      	mov	r7, r4
 8004bc2:	e5c1      	b.n	8004748 <_dtoa_r+0x418>
 8004bc4:	9b07      	ldr	r3, [sp, #28]
 8004bc6:	46ca      	mov	sl, r9
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f000 8100 	beq.w	8004dce <_dtoa_r+0xa9e>
 8004bce:	f1b8 0f00 	cmp.w	r8, #0
 8004bd2:	dd05      	ble.n	8004be0 <_dtoa_r+0x8b0>
 8004bd4:	4639      	mov	r1, r7
 8004bd6:	4642      	mov	r2, r8
 8004bd8:	4630      	mov	r0, r6
 8004bda:	f000 fc25 	bl	8005428 <__lshift>
 8004bde:	4607      	mov	r7, r0
 8004be0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d05d      	beq.n	8004ca2 <_dtoa_r+0x972>
 8004be6:	6879      	ldr	r1, [r7, #4]
 8004be8:	4630      	mov	r0, r6
 8004bea:	f000 fa0d 	bl	8005008 <_Balloc>
 8004bee:	4680      	mov	r8, r0
 8004bf0:	b928      	cbnz	r0, 8004bfe <_dtoa_r+0x8ce>
 8004bf2:	4b82      	ldr	r3, [pc, #520]	; (8004dfc <_dtoa_r+0xacc>)
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004bfa:	f7ff bbb1 	b.w	8004360 <_dtoa_r+0x30>
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	3202      	adds	r2, #2
 8004c02:	0092      	lsls	r2, r2, #2
 8004c04:	f107 010c 	add.w	r1, r7, #12
 8004c08:	300c      	adds	r0, #12
 8004c0a:	f000 ffa9 	bl	8005b60 <memcpy>
 8004c0e:	2201      	movs	r2, #1
 8004c10:	4641      	mov	r1, r8
 8004c12:	4630      	mov	r0, r6
 8004c14:	f000 fc08 	bl	8005428 <__lshift>
 8004c18:	9b01      	ldr	r3, [sp, #4]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	9304      	str	r3, [sp, #16]
 8004c1e:	9b01      	ldr	r3, [sp, #4]
 8004c20:	4453      	add	r3, sl
 8004c22:	9308      	str	r3, [sp, #32]
 8004c24:	9b02      	ldr	r3, [sp, #8]
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	46b9      	mov	r9, r7
 8004c2c:	9307      	str	r3, [sp, #28]
 8004c2e:	4607      	mov	r7, r0
 8004c30:	9b04      	ldr	r3, [sp, #16]
 8004c32:	4621      	mov	r1, r4
 8004c34:	3b01      	subs	r3, #1
 8004c36:	4628      	mov	r0, r5
 8004c38:	9302      	str	r3, [sp, #8]
 8004c3a:	f7ff faf1 	bl	8004220 <quorem>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	3330      	adds	r3, #48	; 0x30
 8004c42:	9005      	str	r0, [sp, #20]
 8004c44:	4649      	mov	r1, r9
 8004c46:	4628      	mov	r0, r5
 8004c48:	9309      	str	r3, [sp, #36]	; 0x24
 8004c4a:	f000 fc59 	bl	8005500 <__mcmp>
 8004c4e:	463a      	mov	r2, r7
 8004c50:	4682      	mov	sl, r0
 8004c52:	4621      	mov	r1, r4
 8004c54:	4630      	mov	r0, r6
 8004c56:	f000 fc6f 	bl	8005538 <__mdiff>
 8004c5a:	68c2      	ldr	r2, [r0, #12]
 8004c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c5e:	4680      	mov	r8, r0
 8004c60:	bb0a      	cbnz	r2, 8004ca6 <_dtoa_r+0x976>
 8004c62:	4601      	mov	r1, r0
 8004c64:	4628      	mov	r0, r5
 8004c66:	f000 fc4b 	bl	8005500 <__mcmp>
 8004c6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	4641      	mov	r1, r8
 8004c70:	4630      	mov	r0, r6
 8004c72:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8004c76:	f000 fa07 	bl	8005088 <_Bfree>
 8004c7a:	9b06      	ldr	r3, [sp, #24]
 8004c7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c7e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8004c82:	ea43 0102 	orr.w	r1, r3, r2
 8004c86:	9b07      	ldr	r3, [sp, #28]
 8004c88:	4319      	orrs	r1, r3
 8004c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c8c:	d10d      	bne.n	8004caa <_dtoa_r+0x97a>
 8004c8e:	2b39      	cmp	r3, #57	; 0x39
 8004c90:	d029      	beq.n	8004ce6 <_dtoa_r+0x9b6>
 8004c92:	f1ba 0f00 	cmp.w	sl, #0
 8004c96:	dd01      	ble.n	8004c9c <_dtoa_r+0x96c>
 8004c98:	9b05      	ldr	r3, [sp, #20]
 8004c9a:	3331      	adds	r3, #49	; 0x31
 8004c9c:	9a02      	ldr	r2, [sp, #8]
 8004c9e:	7013      	strb	r3, [r2, #0]
 8004ca0:	e775      	b.n	8004b8e <_dtoa_r+0x85e>
 8004ca2:	4638      	mov	r0, r7
 8004ca4:	e7b8      	b.n	8004c18 <_dtoa_r+0x8e8>
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	e7e1      	b.n	8004c6e <_dtoa_r+0x93e>
 8004caa:	f1ba 0f00 	cmp.w	sl, #0
 8004cae:	db06      	blt.n	8004cbe <_dtoa_r+0x98e>
 8004cb0:	9906      	ldr	r1, [sp, #24]
 8004cb2:	ea41 0a0a 	orr.w	sl, r1, sl
 8004cb6:	9907      	ldr	r1, [sp, #28]
 8004cb8:	ea5a 0a01 	orrs.w	sl, sl, r1
 8004cbc:	d120      	bne.n	8004d00 <_dtoa_r+0x9d0>
 8004cbe:	2a00      	cmp	r2, #0
 8004cc0:	ddec      	ble.n	8004c9c <_dtoa_r+0x96c>
 8004cc2:	4629      	mov	r1, r5
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	9304      	str	r3, [sp, #16]
 8004cca:	f000 fbad 	bl	8005428 <__lshift>
 8004cce:	4621      	mov	r1, r4
 8004cd0:	4605      	mov	r5, r0
 8004cd2:	f000 fc15 	bl	8005500 <__mcmp>
 8004cd6:	2800      	cmp	r0, #0
 8004cd8:	9b04      	ldr	r3, [sp, #16]
 8004cda:	dc02      	bgt.n	8004ce2 <_dtoa_r+0x9b2>
 8004cdc:	d1de      	bne.n	8004c9c <_dtoa_r+0x96c>
 8004cde:	07da      	lsls	r2, r3, #31
 8004ce0:	d5dc      	bpl.n	8004c9c <_dtoa_r+0x96c>
 8004ce2:	2b39      	cmp	r3, #57	; 0x39
 8004ce4:	d1d8      	bne.n	8004c98 <_dtoa_r+0x968>
 8004ce6:	9a02      	ldr	r2, [sp, #8]
 8004ce8:	2339      	movs	r3, #57	; 0x39
 8004cea:	7013      	strb	r3, [r2, #0]
 8004cec:	4643      	mov	r3, r8
 8004cee:	4698      	mov	r8, r3
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8004cf6:	2a39      	cmp	r2, #57	; 0x39
 8004cf8:	d051      	beq.n	8004d9e <_dtoa_r+0xa6e>
 8004cfa:	3201      	adds	r2, #1
 8004cfc:	701a      	strb	r2, [r3, #0]
 8004cfe:	e746      	b.n	8004b8e <_dtoa_r+0x85e>
 8004d00:	2a00      	cmp	r2, #0
 8004d02:	dd03      	ble.n	8004d0c <_dtoa_r+0x9dc>
 8004d04:	2b39      	cmp	r3, #57	; 0x39
 8004d06:	d0ee      	beq.n	8004ce6 <_dtoa_r+0x9b6>
 8004d08:	3301      	adds	r3, #1
 8004d0a:	e7c7      	b.n	8004c9c <_dtoa_r+0x96c>
 8004d0c:	9a04      	ldr	r2, [sp, #16]
 8004d0e:	9908      	ldr	r1, [sp, #32]
 8004d10:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004d14:	428a      	cmp	r2, r1
 8004d16:	d02b      	beq.n	8004d70 <_dtoa_r+0xa40>
 8004d18:	4629      	mov	r1, r5
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	220a      	movs	r2, #10
 8004d1e:	4630      	mov	r0, r6
 8004d20:	f000 f9d4 	bl	80050cc <__multadd>
 8004d24:	45b9      	cmp	r9, r7
 8004d26:	4605      	mov	r5, r0
 8004d28:	f04f 0300 	mov.w	r3, #0
 8004d2c:	f04f 020a 	mov.w	r2, #10
 8004d30:	4649      	mov	r1, r9
 8004d32:	4630      	mov	r0, r6
 8004d34:	d107      	bne.n	8004d46 <_dtoa_r+0xa16>
 8004d36:	f000 f9c9 	bl	80050cc <__multadd>
 8004d3a:	4681      	mov	r9, r0
 8004d3c:	4607      	mov	r7, r0
 8004d3e:	9b04      	ldr	r3, [sp, #16]
 8004d40:	3301      	adds	r3, #1
 8004d42:	9304      	str	r3, [sp, #16]
 8004d44:	e774      	b.n	8004c30 <_dtoa_r+0x900>
 8004d46:	f000 f9c1 	bl	80050cc <__multadd>
 8004d4a:	4639      	mov	r1, r7
 8004d4c:	4681      	mov	r9, r0
 8004d4e:	2300      	movs	r3, #0
 8004d50:	220a      	movs	r2, #10
 8004d52:	4630      	mov	r0, r6
 8004d54:	f000 f9ba 	bl	80050cc <__multadd>
 8004d58:	4607      	mov	r7, r0
 8004d5a:	e7f0      	b.n	8004d3e <_dtoa_r+0xa0e>
 8004d5c:	f1ba 0f00 	cmp.w	sl, #0
 8004d60:	9a01      	ldr	r2, [sp, #4]
 8004d62:	bfcc      	ite	gt
 8004d64:	46d0      	movgt	r8, sl
 8004d66:	f04f 0801 	movle.w	r8, #1
 8004d6a:	4490      	add	r8, r2
 8004d6c:	f04f 0900 	mov.w	r9, #0
 8004d70:	4629      	mov	r1, r5
 8004d72:	2201      	movs	r2, #1
 8004d74:	4630      	mov	r0, r6
 8004d76:	9302      	str	r3, [sp, #8]
 8004d78:	f000 fb56 	bl	8005428 <__lshift>
 8004d7c:	4621      	mov	r1, r4
 8004d7e:	4605      	mov	r5, r0
 8004d80:	f000 fbbe 	bl	8005500 <__mcmp>
 8004d84:	2800      	cmp	r0, #0
 8004d86:	dcb1      	bgt.n	8004cec <_dtoa_r+0x9bc>
 8004d88:	d102      	bne.n	8004d90 <_dtoa_r+0xa60>
 8004d8a:	9b02      	ldr	r3, [sp, #8]
 8004d8c:	07db      	lsls	r3, r3, #31
 8004d8e:	d4ad      	bmi.n	8004cec <_dtoa_r+0x9bc>
 8004d90:	4643      	mov	r3, r8
 8004d92:	4698      	mov	r8, r3
 8004d94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004d98:	2a30      	cmp	r2, #48	; 0x30
 8004d9a:	d0fa      	beq.n	8004d92 <_dtoa_r+0xa62>
 8004d9c:	e6f7      	b.n	8004b8e <_dtoa_r+0x85e>
 8004d9e:	9a01      	ldr	r2, [sp, #4]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d1a4      	bne.n	8004cee <_dtoa_r+0x9be>
 8004da4:	f10b 0b01 	add.w	fp, fp, #1
 8004da8:	2331      	movs	r3, #49	; 0x31
 8004daa:	e778      	b.n	8004c9e <_dtoa_r+0x96e>
 8004dac:	4b14      	ldr	r3, [pc, #80]	; (8004e00 <_dtoa_r+0xad0>)
 8004dae:	f7ff bb2a 	b.w	8004406 <_dtoa_r+0xd6>
 8004db2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f47f ab05 	bne.w	80043c4 <_dtoa_r+0x94>
 8004dba:	4b12      	ldr	r3, [pc, #72]	; (8004e04 <_dtoa_r+0xad4>)
 8004dbc:	f7ff bb23 	b.w	8004406 <_dtoa_r+0xd6>
 8004dc0:	f1ba 0f00 	cmp.w	sl, #0
 8004dc4:	dc03      	bgt.n	8004dce <_dtoa_r+0xa9e>
 8004dc6:	9b06      	ldr	r3, [sp, #24]
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	f73f aec8 	bgt.w	8004b5e <_dtoa_r+0x82e>
 8004dce:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	4628      	mov	r0, r5
 8004dd6:	f7ff fa23 	bl	8004220 <quorem>
 8004dda:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8004dde:	f808 3b01 	strb.w	r3, [r8], #1
 8004de2:	9a01      	ldr	r2, [sp, #4]
 8004de4:	eba8 0202 	sub.w	r2, r8, r2
 8004de8:	4592      	cmp	sl, r2
 8004dea:	ddb7      	ble.n	8004d5c <_dtoa_r+0xa2c>
 8004dec:	4629      	mov	r1, r5
 8004dee:	2300      	movs	r3, #0
 8004df0:	220a      	movs	r2, #10
 8004df2:	4630      	mov	r0, r6
 8004df4:	f000 f96a 	bl	80050cc <__multadd>
 8004df8:	4605      	mov	r5, r0
 8004dfa:	e7ea      	b.n	8004dd2 <_dtoa_r+0xaa2>
 8004dfc:	0800631c 	.word	0x0800631c
 8004e00:	0800627c 	.word	0x0800627c
 8004e04:	080062a0 	.word	0x080062a0

08004e08 <_free_r>:
 8004e08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e0a:	2900      	cmp	r1, #0
 8004e0c:	d044      	beq.n	8004e98 <_free_r+0x90>
 8004e0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e12:	9001      	str	r0, [sp, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f1a1 0404 	sub.w	r4, r1, #4
 8004e1a:	bfb8      	it	lt
 8004e1c:	18e4      	addlt	r4, r4, r3
 8004e1e:	f000 f8e7 	bl	8004ff0 <__malloc_lock>
 8004e22:	4a1e      	ldr	r2, [pc, #120]	; (8004e9c <_free_r+0x94>)
 8004e24:	9801      	ldr	r0, [sp, #4]
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	b933      	cbnz	r3, 8004e38 <_free_r+0x30>
 8004e2a:	6063      	str	r3, [r4, #4]
 8004e2c:	6014      	str	r4, [r2, #0]
 8004e2e:	b003      	add	sp, #12
 8004e30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e34:	f000 b8e2 	b.w	8004ffc <__malloc_unlock>
 8004e38:	42a3      	cmp	r3, r4
 8004e3a:	d908      	bls.n	8004e4e <_free_r+0x46>
 8004e3c:	6825      	ldr	r5, [r4, #0]
 8004e3e:	1961      	adds	r1, r4, r5
 8004e40:	428b      	cmp	r3, r1
 8004e42:	bf01      	itttt	eq
 8004e44:	6819      	ldreq	r1, [r3, #0]
 8004e46:	685b      	ldreq	r3, [r3, #4]
 8004e48:	1949      	addeq	r1, r1, r5
 8004e4a:	6021      	streq	r1, [r4, #0]
 8004e4c:	e7ed      	b.n	8004e2a <_free_r+0x22>
 8004e4e:	461a      	mov	r2, r3
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	b10b      	cbz	r3, 8004e58 <_free_r+0x50>
 8004e54:	42a3      	cmp	r3, r4
 8004e56:	d9fa      	bls.n	8004e4e <_free_r+0x46>
 8004e58:	6811      	ldr	r1, [r2, #0]
 8004e5a:	1855      	adds	r5, r2, r1
 8004e5c:	42a5      	cmp	r5, r4
 8004e5e:	d10b      	bne.n	8004e78 <_free_r+0x70>
 8004e60:	6824      	ldr	r4, [r4, #0]
 8004e62:	4421      	add	r1, r4
 8004e64:	1854      	adds	r4, r2, r1
 8004e66:	42a3      	cmp	r3, r4
 8004e68:	6011      	str	r1, [r2, #0]
 8004e6a:	d1e0      	bne.n	8004e2e <_free_r+0x26>
 8004e6c:	681c      	ldr	r4, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	6053      	str	r3, [r2, #4]
 8004e72:	440c      	add	r4, r1
 8004e74:	6014      	str	r4, [r2, #0]
 8004e76:	e7da      	b.n	8004e2e <_free_r+0x26>
 8004e78:	d902      	bls.n	8004e80 <_free_r+0x78>
 8004e7a:	230c      	movs	r3, #12
 8004e7c:	6003      	str	r3, [r0, #0]
 8004e7e:	e7d6      	b.n	8004e2e <_free_r+0x26>
 8004e80:	6825      	ldr	r5, [r4, #0]
 8004e82:	1961      	adds	r1, r4, r5
 8004e84:	428b      	cmp	r3, r1
 8004e86:	bf04      	itt	eq
 8004e88:	6819      	ldreq	r1, [r3, #0]
 8004e8a:	685b      	ldreq	r3, [r3, #4]
 8004e8c:	6063      	str	r3, [r4, #4]
 8004e8e:	bf04      	itt	eq
 8004e90:	1949      	addeq	r1, r1, r5
 8004e92:	6021      	streq	r1, [r4, #0]
 8004e94:	6054      	str	r4, [r2, #4]
 8004e96:	e7ca      	b.n	8004e2e <_free_r+0x26>
 8004e98:	b003      	add	sp, #12
 8004e9a:	bd30      	pop	{r4, r5, pc}
 8004e9c:	200003e4 	.word	0x200003e4

08004ea0 <malloc>:
 8004ea0:	4b02      	ldr	r3, [pc, #8]	; (8004eac <malloc+0xc>)
 8004ea2:	4601      	mov	r1, r0
 8004ea4:	6818      	ldr	r0, [r3, #0]
 8004ea6:	f000 b823 	b.w	8004ef0 <_malloc_r>
 8004eaa:	bf00      	nop
 8004eac:	20000064 	.word	0x20000064

08004eb0 <sbrk_aligned>:
 8004eb0:	b570      	push	{r4, r5, r6, lr}
 8004eb2:	4e0e      	ldr	r6, [pc, #56]	; (8004eec <sbrk_aligned+0x3c>)
 8004eb4:	460c      	mov	r4, r1
 8004eb6:	6831      	ldr	r1, [r6, #0]
 8004eb8:	4605      	mov	r5, r0
 8004eba:	b911      	cbnz	r1, 8004ec2 <sbrk_aligned+0x12>
 8004ebc:	f000 fe40 	bl	8005b40 <_sbrk_r>
 8004ec0:	6030      	str	r0, [r6, #0]
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	f000 fe3b 	bl	8005b40 <_sbrk_r>
 8004eca:	1c43      	adds	r3, r0, #1
 8004ecc:	d00a      	beq.n	8004ee4 <sbrk_aligned+0x34>
 8004ece:	1cc4      	adds	r4, r0, #3
 8004ed0:	f024 0403 	bic.w	r4, r4, #3
 8004ed4:	42a0      	cmp	r0, r4
 8004ed6:	d007      	beq.n	8004ee8 <sbrk_aligned+0x38>
 8004ed8:	1a21      	subs	r1, r4, r0
 8004eda:	4628      	mov	r0, r5
 8004edc:	f000 fe30 	bl	8005b40 <_sbrk_r>
 8004ee0:	3001      	adds	r0, #1
 8004ee2:	d101      	bne.n	8004ee8 <sbrk_aligned+0x38>
 8004ee4:	f04f 34ff 	mov.w	r4, #4294967295
 8004ee8:	4620      	mov	r0, r4
 8004eea:	bd70      	pop	{r4, r5, r6, pc}
 8004eec:	200003e8 	.word	0x200003e8

08004ef0 <_malloc_r>:
 8004ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ef4:	1ccd      	adds	r5, r1, #3
 8004ef6:	f025 0503 	bic.w	r5, r5, #3
 8004efa:	3508      	adds	r5, #8
 8004efc:	2d0c      	cmp	r5, #12
 8004efe:	bf38      	it	cc
 8004f00:	250c      	movcc	r5, #12
 8004f02:	2d00      	cmp	r5, #0
 8004f04:	4607      	mov	r7, r0
 8004f06:	db01      	blt.n	8004f0c <_malloc_r+0x1c>
 8004f08:	42a9      	cmp	r1, r5
 8004f0a:	d905      	bls.n	8004f18 <_malloc_r+0x28>
 8004f0c:	230c      	movs	r3, #12
 8004f0e:	603b      	str	r3, [r7, #0]
 8004f10:	2600      	movs	r6, #0
 8004f12:	4630      	mov	r0, r6
 8004f14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f18:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004fec <_malloc_r+0xfc>
 8004f1c:	f000 f868 	bl	8004ff0 <__malloc_lock>
 8004f20:	f8d8 3000 	ldr.w	r3, [r8]
 8004f24:	461c      	mov	r4, r3
 8004f26:	bb5c      	cbnz	r4, 8004f80 <_malloc_r+0x90>
 8004f28:	4629      	mov	r1, r5
 8004f2a:	4638      	mov	r0, r7
 8004f2c:	f7ff ffc0 	bl	8004eb0 <sbrk_aligned>
 8004f30:	1c43      	adds	r3, r0, #1
 8004f32:	4604      	mov	r4, r0
 8004f34:	d155      	bne.n	8004fe2 <_malloc_r+0xf2>
 8004f36:	f8d8 4000 	ldr.w	r4, [r8]
 8004f3a:	4626      	mov	r6, r4
 8004f3c:	2e00      	cmp	r6, #0
 8004f3e:	d145      	bne.n	8004fcc <_malloc_r+0xdc>
 8004f40:	2c00      	cmp	r4, #0
 8004f42:	d048      	beq.n	8004fd6 <_malloc_r+0xe6>
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	4631      	mov	r1, r6
 8004f48:	4638      	mov	r0, r7
 8004f4a:	eb04 0903 	add.w	r9, r4, r3
 8004f4e:	f000 fdf7 	bl	8005b40 <_sbrk_r>
 8004f52:	4581      	cmp	r9, r0
 8004f54:	d13f      	bne.n	8004fd6 <_malloc_r+0xe6>
 8004f56:	6821      	ldr	r1, [r4, #0]
 8004f58:	1a6d      	subs	r5, r5, r1
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	4638      	mov	r0, r7
 8004f5e:	f7ff ffa7 	bl	8004eb0 <sbrk_aligned>
 8004f62:	3001      	adds	r0, #1
 8004f64:	d037      	beq.n	8004fd6 <_malloc_r+0xe6>
 8004f66:	6823      	ldr	r3, [r4, #0]
 8004f68:	442b      	add	r3, r5
 8004f6a:	6023      	str	r3, [r4, #0]
 8004f6c:	f8d8 3000 	ldr.w	r3, [r8]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d038      	beq.n	8004fe6 <_malloc_r+0xf6>
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	42a2      	cmp	r2, r4
 8004f78:	d12b      	bne.n	8004fd2 <_malloc_r+0xe2>
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	605a      	str	r2, [r3, #4]
 8004f7e:	e00f      	b.n	8004fa0 <_malloc_r+0xb0>
 8004f80:	6822      	ldr	r2, [r4, #0]
 8004f82:	1b52      	subs	r2, r2, r5
 8004f84:	d41f      	bmi.n	8004fc6 <_malloc_r+0xd6>
 8004f86:	2a0b      	cmp	r2, #11
 8004f88:	d917      	bls.n	8004fba <_malloc_r+0xca>
 8004f8a:	1961      	adds	r1, r4, r5
 8004f8c:	42a3      	cmp	r3, r4
 8004f8e:	6025      	str	r5, [r4, #0]
 8004f90:	bf18      	it	ne
 8004f92:	6059      	strne	r1, [r3, #4]
 8004f94:	6863      	ldr	r3, [r4, #4]
 8004f96:	bf08      	it	eq
 8004f98:	f8c8 1000 	streq.w	r1, [r8]
 8004f9c:	5162      	str	r2, [r4, r5]
 8004f9e:	604b      	str	r3, [r1, #4]
 8004fa0:	4638      	mov	r0, r7
 8004fa2:	f104 060b 	add.w	r6, r4, #11
 8004fa6:	f000 f829 	bl	8004ffc <__malloc_unlock>
 8004faa:	f026 0607 	bic.w	r6, r6, #7
 8004fae:	1d23      	adds	r3, r4, #4
 8004fb0:	1af2      	subs	r2, r6, r3
 8004fb2:	d0ae      	beq.n	8004f12 <_malloc_r+0x22>
 8004fb4:	1b9b      	subs	r3, r3, r6
 8004fb6:	50a3      	str	r3, [r4, r2]
 8004fb8:	e7ab      	b.n	8004f12 <_malloc_r+0x22>
 8004fba:	42a3      	cmp	r3, r4
 8004fbc:	6862      	ldr	r2, [r4, #4]
 8004fbe:	d1dd      	bne.n	8004f7c <_malloc_r+0x8c>
 8004fc0:	f8c8 2000 	str.w	r2, [r8]
 8004fc4:	e7ec      	b.n	8004fa0 <_malloc_r+0xb0>
 8004fc6:	4623      	mov	r3, r4
 8004fc8:	6864      	ldr	r4, [r4, #4]
 8004fca:	e7ac      	b.n	8004f26 <_malloc_r+0x36>
 8004fcc:	4634      	mov	r4, r6
 8004fce:	6876      	ldr	r6, [r6, #4]
 8004fd0:	e7b4      	b.n	8004f3c <_malloc_r+0x4c>
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	e7cc      	b.n	8004f70 <_malloc_r+0x80>
 8004fd6:	230c      	movs	r3, #12
 8004fd8:	603b      	str	r3, [r7, #0]
 8004fda:	4638      	mov	r0, r7
 8004fdc:	f000 f80e 	bl	8004ffc <__malloc_unlock>
 8004fe0:	e797      	b.n	8004f12 <_malloc_r+0x22>
 8004fe2:	6025      	str	r5, [r4, #0]
 8004fe4:	e7dc      	b.n	8004fa0 <_malloc_r+0xb0>
 8004fe6:	605b      	str	r3, [r3, #4]
 8004fe8:	deff      	udf	#255	; 0xff
 8004fea:	bf00      	nop
 8004fec:	200003e4 	.word	0x200003e4

08004ff0 <__malloc_lock>:
 8004ff0:	4801      	ldr	r0, [pc, #4]	; (8004ff8 <__malloc_lock+0x8>)
 8004ff2:	f7ff b913 	b.w	800421c <__retarget_lock_acquire_recursive>
 8004ff6:	bf00      	nop
 8004ff8:	200003e0 	.word	0x200003e0

08004ffc <__malloc_unlock>:
 8004ffc:	4801      	ldr	r0, [pc, #4]	; (8005004 <__malloc_unlock+0x8>)
 8004ffe:	f7ff b90e 	b.w	800421e <__retarget_lock_release_recursive>
 8005002:	bf00      	nop
 8005004:	200003e0 	.word	0x200003e0

08005008 <_Balloc>:
 8005008:	b570      	push	{r4, r5, r6, lr}
 800500a:	69c6      	ldr	r6, [r0, #28]
 800500c:	4604      	mov	r4, r0
 800500e:	460d      	mov	r5, r1
 8005010:	b976      	cbnz	r6, 8005030 <_Balloc+0x28>
 8005012:	2010      	movs	r0, #16
 8005014:	f7ff ff44 	bl	8004ea0 <malloc>
 8005018:	4602      	mov	r2, r0
 800501a:	61e0      	str	r0, [r4, #28]
 800501c:	b920      	cbnz	r0, 8005028 <_Balloc+0x20>
 800501e:	4b18      	ldr	r3, [pc, #96]	; (8005080 <_Balloc+0x78>)
 8005020:	4818      	ldr	r0, [pc, #96]	; (8005084 <_Balloc+0x7c>)
 8005022:	216b      	movs	r1, #107	; 0x6b
 8005024:	f000 fdaa 	bl	8005b7c <__assert_func>
 8005028:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800502c:	6006      	str	r6, [r0, #0]
 800502e:	60c6      	str	r6, [r0, #12]
 8005030:	69e6      	ldr	r6, [r4, #28]
 8005032:	68f3      	ldr	r3, [r6, #12]
 8005034:	b183      	cbz	r3, 8005058 <_Balloc+0x50>
 8005036:	69e3      	ldr	r3, [r4, #28]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800503e:	b9b8      	cbnz	r0, 8005070 <_Balloc+0x68>
 8005040:	2101      	movs	r1, #1
 8005042:	fa01 f605 	lsl.w	r6, r1, r5
 8005046:	1d72      	adds	r2, r6, #5
 8005048:	0092      	lsls	r2, r2, #2
 800504a:	4620      	mov	r0, r4
 800504c:	f000 fdb4 	bl	8005bb8 <_calloc_r>
 8005050:	b160      	cbz	r0, 800506c <_Balloc+0x64>
 8005052:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005056:	e00e      	b.n	8005076 <_Balloc+0x6e>
 8005058:	2221      	movs	r2, #33	; 0x21
 800505a:	2104      	movs	r1, #4
 800505c:	4620      	mov	r0, r4
 800505e:	f000 fdab 	bl	8005bb8 <_calloc_r>
 8005062:	69e3      	ldr	r3, [r4, #28]
 8005064:	60f0      	str	r0, [r6, #12]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1e4      	bne.n	8005036 <_Balloc+0x2e>
 800506c:	2000      	movs	r0, #0
 800506e:	bd70      	pop	{r4, r5, r6, pc}
 8005070:	6802      	ldr	r2, [r0, #0]
 8005072:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005076:	2300      	movs	r3, #0
 8005078:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800507c:	e7f7      	b.n	800506e <_Balloc+0x66>
 800507e:	bf00      	nop
 8005080:	080062ad 	.word	0x080062ad
 8005084:	0800632d 	.word	0x0800632d

08005088 <_Bfree>:
 8005088:	b570      	push	{r4, r5, r6, lr}
 800508a:	69c6      	ldr	r6, [r0, #28]
 800508c:	4605      	mov	r5, r0
 800508e:	460c      	mov	r4, r1
 8005090:	b976      	cbnz	r6, 80050b0 <_Bfree+0x28>
 8005092:	2010      	movs	r0, #16
 8005094:	f7ff ff04 	bl	8004ea0 <malloc>
 8005098:	4602      	mov	r2, r0
 800509a:	61e8      	str	r0, [r5, #28]
 800509c:	b920      	cbnz	r0, 80050a8 <_Bfree+0x20>
 800509e:	4b09      	ldr	r3, [pc, #36]	; (80050c4 <_Bfree+0x3c>)
 80050a0:	4809      	ldr	r0, [pc, #36]	; (80050c8 <_Bfree+0x40>)
 80050a2:	218f      	movs	r1, #143	; 0x8f
 80050a4:	f000 fd6a 	bl	8005b7c <__assert_func>
 80050a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80050ac:	6006      	str	r6, [r0, #0]
 80050ae:	60c6      	str	r6, [r0, #12]
 80050b0:	b13c      	cbz	r4, 80050c2 <_Bfree+0x3a>
 80050b2:	69eb      	ldr	r3, [r5, #28]
 80050b4:	6862      	ldr	r2, [r4, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80050bc:	6021      	str	r1, [r4, #0]
 80050be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80050c2:	bd70      	pop	{r4, r5, r6, pc}
 80050c4:	080062ad 	.word	0x080062ad
 80050c8:	0800632d 	.word	0x0800632d

080050cc <__multadd>:
 80050cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050d0:	690d      	ldr	r5, [r1, #16]
 80050d2:	4607      	mov	r7, r0
 80050d4:	460c      	mov	r4, r1
 80050d6:	461e      	mov	r6, r3
 80050d8:	f101 0c14 	add.w	ip, r1, #20
 80050dc:	2000      	movs	r0, #0
 80050de:	f8dc 3000 	ldr.w	r3, [ip]
 80050e2:	b299      	uxth	r1, r3
 80050e4:	fb02 6101 	mla	r1, r2, r1, r6
 80050e8:	0c1e      	lsrs	r6, r3, #16
 80050ea:	0c0b      	lsrs	r3, r1, #16
 80050ec:	fb02 3306 	mla	r3, r2, r6, r3
 80050f0:	b289      	uxth	r1, r1
 80050f2:	3001      	adds	r0, #1
 80050f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80050f8:	4285      	cmp	r5, r0
 80050fa:	f84c 1b04 	str.w	r1, [ip], #4
 80050fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005102:	dcec      	bgt.n	80050de <__multadd+0x12>
 8005104:	b30e      	cbz	r6, 800514a <__multadd+0x7e>
 8005106:	68a3      	ldr	r3, [r4, #8]
 8005108:	42ab      	cmp	r3, r5
 800510a:	dc19      	bgt.n	8005140 <__multadd+0x74>
 800510c:	6861      	ldr	r1, [r4, #4]
 800510e:	4638      	mov	r0, r7
 8005110:	3101      	adds	r1, #1
 8005112:	f7ff ff79 	bl	8005008 <_Balloc>
 8005116:	4680      	mov	r8, r0
 8005118:	b928      	cbnz	r0, 8005126 <__multadd+0x5a>
 800511a:	4602      	mov	r2, r0
 800511c:	4b0c      	ldr	r3, [pc, #48]	; (8005150 <__multadd+0x84>)
 800511e:	480d      	ldr	r0, [pc, #52]	; (8005154 <__multadd+0x88>)
 8005120:	21ba      	movs	r1, #186	; 0xba
 8005122:	f000 fd2b 	bl	8005b7c <__assert_func>
 8005126:	6922      	ldr	r2, [r4, #16]
 8005128:	3202      	adds	r2, #2
 800512a:	f104 010c 	add.w	r1, r4, #12
 800512e:	0092      	lsls	r2, r2, #2
 8005130:	300c      	adds	r0, #12
 8005132:	f000 fd15 	bl	8005b60 <memcpy>
 8005136:	4621      	mov	r1, r4
 8005138:	4638      	mov	r0, r7
 800513a:	f7ff ffa5 	bl	8005088 <_Bfree>
 800513e:	4644      	mov	r4, r8
 8005140:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005144:	3501      	adds	r5, #1
 8005146:	615e      	str	r6, [r3, #20]
 8005148:	6125      	str	r5, [r4, #16]
 800514a:	4620      	mov	r0, r4
 800514c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005150:	0800631c 	.word	0x0800631c
 8005154:	0800632d 	.word	0x0800632d

08005158 <__hi0bits>:
 8005158:	0c03      	lsrs	r3, r0, #16
 800515a:	041b      	lsls	r3, r3, #16
 800515c:	b9d3      	cbnz	r3, 8005194 <__hi0bits+0x3c>
 800515e:	0400      	lsls	r0, r0, #16
 8005160:	2310      	movs	r3, #16
 8005162:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005166:	bf04      	itt	eq
 8005168:	0200      	lsleq	r0, r0, #8
 800516a:	3308      	addeq	r3, #8
 800516c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005170:	bf04      	itt	eq
 8005172:	0100      	lsleq	r0, r0, #4
 8005174:	3304      	addeq	r3, #4
 8005176:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800517a:	bf04      	itt	eq
 800517c:	0080      	lsleq	r0, r0, #2
 800517e:	3302      	addeq	r3, #2
 8005180:	2800      	cmp	r0, #0
 8005182:	db05      	blt.n	8005190 <__hi0bits+0x38>
 8005184:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005188:	f103 0301 	add.w	r3, r3, #1
 800518c:	bf08      	it	eq
 800518e:	2320      	moveq	r3, #32
 8005190:	4618      	mov	r0, r3
 8005192:	4770      	bx	lr
 8005194:	2300      	movs	r3, #0
 8005196:	e7e4      	b.n	8005162 <__hi0bits+0xa>

08005198 <__lo0bits>:
 8005198:	6803      	ldr	r3, [r0, #0]
 800519a:	f013 0207 	ands.w	r2, r3, #7
 800519e:	d00c      	beq.n	80051ba <__lo0bits+0x22>
 80051a0:	07d9      	lsls	r1, r3, #31
 80051a2:	d422      	bmi.n	80051ea <__lo0bits+0x52>
 80051a4:	079a      	lsls	r2, r3, #30
 80051a6:	bf49      	itett	mi
 80051a8:	085b      	lsrmi	r3, r3, #1
 80051aa:	089b      	lsrpl	r3, r3, #2
 80051ac:	6003      	strmi	r3, [r0, #0]
 80051ae:	2201      	movmi	r2, #1
 80051b0:	bf5c      	itt	pl
 80051b2:	6003      	strpl	r3, [r0, #0]
 80051b4:	2202      	movpl	r2, #2
 80051b6:	4610      	mov	r0, r2
 80051b8:	4770      	bx	lr
 80051ba:	b299      	uxth	r1, r3
 80051bc:	b909      	cbnz	r1, 80051c2 <__lo0bits+0x2a>
 80051be:	0c1b      	lsrs	r3, r3, #16
 80051c0:	2210      	movs	r2, #16
 80051c2:	b2d9      	uxtb	r1, r3
 80051c4:	b909      	cbnz	r1, 80051ca <__lo0bits+0x32>
 80051c6:	3208      	adds	r2, #8
 80051c8:	0a1b      	lsrs	r3, r3, #8
 80051ca:	0719      	lsls	r1, r3, #28
 80051cc:	bf04      	itt	eq
 80051ce:	091b      	lsreq	r3, r3, #4
 80051d0:	3204      	addeq	r2, #4
 80051d2:	0799      	lsls	r1, r3, #30
 80051d4:	bf04      	itt	eq
 80051d6:	089b      	lsreq	r3, r3, #2
 80051d8:	3202      	addeq	r2, #2
 80051da:	07d9      	lsls	r1, r3, #31
 80051dc:	d403      	bmi.n	80051e6 <__lo0bits+0x4e>
 80051de:	085b      	lsrs	r3, r3, #1
 80051e0:	f102 0201 	add.w	r2, r2, #1
 80051e4:	d003      	beq.n	80051ee <__lo0bits+0x56>
 80051e6:	6003      	str	r3, [r0, #0]
 80051e8:	e7e5      	b.n	80051b6 <__lo0bits+0x1e>
 80051ea:	2200      	movs	r2, #0
 80051ec:	e7e3      	b.n	80051b6 <__lo0bits+0x1e>
 80051ee:	2220      	movs	r2, #32
 80051f0:	e7e1      	b.n	80051b6 <__lo0bits+0x1e>
	...

080051f4 <__i2b>:
 80051f4:	b510      	push	{r4, lr}
 80051f6:	460c      	mov	r4, r1
 80051f8:	2101      	movs	r1, #1
 80051fa:	f7ff ff05 	bl	8005008 <_Balloc>
 80051fe:	4602      	mov	r2, r0
 8005200:	b928      	cbnz	r0, 800520e <__i2b+0x1a>
 8005202:	4b05      	ldr	r3, [pc, #20]	; (8005218 <__i2b+0x24>)
 8005204:	4805      	ldr	r0, [pc, #20]	; (800521c <__i2b+0x28>)
 8005206:	f240 1145 	movw	r1, #325	; 0x145
 800520a:	f000 fcb7 	bl	8005b7c <__assert_func>
 800520e:	2301      	movs	r3, #1
 8005210:	6144      	str	r4, [r0, #20]
 8005212:	6103      	str	r3, [r0, #16]
 8005214:	bd10      	pop	{r4, pc}
 8005216:	bf00      	nop
 8005218:	0800631c 	.word	0x0800631c
 800521c:	0800632d 	.word	0x0800632d

08005220 <__multiply>:
 8005220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005224:	4691      	mov	r9, r2
 8005226:	690a      	ldr	r2, [r1, #16]
 8005228:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800522c:	429a      	cmp	r2, r3
 800522e:	bfb8      	it	lt
 8005230:	460b      	movlt	r3, r1
 8005232:	460c      	mov	r4, r1
 8005234:	bfbc      	itt	lt
 8005236:	464c      	movlt	r4, r9
 8005238:	4699      	movlt	r9, r3
 800523a:	6927      	ldr	r7, [r4, #16]
 800523c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005240:	68a3      	ldr	r3, [r4, #8]
 8005242:	6861      	ldr	r1, [r4, #4]
 8005244:	eb07 060a 	add.w	r6, r7, sl
 8005248:	42b3      	cmp	r3, r6
 800524a:	b085      	sub	sp, #20
 800524c:	bfb8      	it	lt
 800524e:	3101      	addlt	r1, #1
 8005250:	f7ff feda 	bl	8005008 <_Balloc>
 8005254:	b930      	cbnz	r0, 8005264 <__multiply+0x44>
 8005256:	4602      	mov	r2, r0
 8005258:	4b44      	ldr	r3, [pc, #272]	; (800536c <__multiply+0x14c>)
 800525a:	4845      	ldr	r0, [pc, #276]	; (8005370 <__multiply+0x150>)
 800525c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005260:	f000 fc8c 	bl	8005b7c <__assert_func>
 8005264:	f100 0514 	add.w	r5, r0, #20
 8005268:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800526c:	462b      	mov	r3, r5
 800526e:	2200      	movs	r2, #0
 8005270:	4543      	cmp	r3, r8
 8005272:	d321      	bcc.n	80052b8 <__multiply+0x98>
 8005274:	f104 0314 	add.w	r3, r4, #20
 8005278:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800527c:	f109 0314 	add.w	r3, r9, #20
 8005280:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005284:	9202      	str	r2, [sp, #8]
 8005286:	1b3a      	subs	r2, r7, r4
 8005288:	3a15      	subs	r2, #21
 800528a:	f022 0203 	bic.w	r2, r2, #3
 800528e:	3204      	adds	r2, #4
 8005290:	f104 0115 	add.w	r1, r4, #21
 8005294:	428f      	cmp	r7, r1
 8005296:	bf38      	it	cc
 8005298:	2204      	movcc	r2, #4
 800529a:	9201      	str	r2, [sp, #4]
 800529c:	9a02      	ldr	r2, [sp, #8]
 800529e:	9303      	str	r3, [sp, #12]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d80c      	bhi.n	80052be <__multiply+0x9e>
 80052a4:	2e00      	cmp	r6, #0
 80052a6:	dd03      	ble.n	80052b0 <__multiply+0x90>
 80052a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d05b      	beq.n	8005368 <__multiply+0x148>
 80052b0:	6106      	str	r6, [r0, #16]
 80052b2:	b005      	add	sp, #20
 80052b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052b8:	f843 2b04 	str.w	r2, [r3], #4
 80052bc:	e7d8      	b.n	8005270 <__multiply+0x50>
 80052be:	f8b3 a000 	ldrh.w	sl, [r3]
 80052c2:	f1ba 0f00 	cmp.w	sl, #0
 80052c6:	d024      	beq.n	8005312 <__multiply+0xf2>
 80052c8:	f104 0e14 	add.w	lr, r4, #20
 80052cc:	46a9      	mov	r9, r5
 80052ce:	f04f 0c00 	mov.w	ip, #0
 80052d2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80052d6:	f8d9 1000 	ldr.w	r1, [r9]
 80052da:	fa1f fb82 	uxth.w	fp, r2
 80052de:	b289      	uxth	r1, r1
 80052e0:	fb0a 110b 	mla	r1, sl, fp, r1
 80052e4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80052e8:	f8d9 2000 	ldr.w	r2, [r9]
 80052ec:	4461      	add	r1, ip
 80052ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80052f2:	fb0a c20b 	mla	r2, sl, fp, ip
 80052f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80052fa:	b289      	uxth	r1, r1
 80052fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005300:	4577      	cmp	r7, lr
 8005302:	f849 1b04 	str.w	r1, [r9], #4
 8005306:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800530a:	d8e2      	bhi.n	80052d2 <__multiply+0xb2>
 800530c:	9a01      	ldr	r2, [sp, #4]
 800530e:	f845 c002 	str.w	ip, [r5, r2]
 8005312:	9a03      	ldr	r2, [sp, #12]
 8005314:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005318:	3304      	adds	r3, #4
 800531a:	f1b9 0f00 	cmp.w	r9, #0
 800531e:	d021      	beq.n	8005364 <__multiply+0x144>
 8005320:	6829      	ldr	r1, [r5, #0]
 8005322:	f104 0c14 	add.w	ip, r4, #20
 8005326:	46ae      	mov	lr, r5
 8005328:	f04f 0a00 	mov.w	sl, #0
 800532c:	f8bc b000 	ldrh.w	fp, [ip]
 8005330:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005334:	fb09 220b 	mla	r2, r9, fp, r2
 8005338:	4452      	add	r2, sl
 800533a:	b289      	uxth	r1, r1
 800533c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005340:	f84e 1b04 	str.w	r1, [lr], #4
 8005344:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005348:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800534c:	f8be 1000 	ldrh.w	r1, [lr]
 8005350:	fb09 110a 	mla	r1, r9, sl, r1
 8005354:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005358:	4567      	cmp	r7, ip
 800535a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800535e:	d8e5      	bhi.n	800532c <__multiply+0x10c>
 8005360:	9a01      	ldr	r2, [sp, #4]
 8005362:	50a9      	str	r1, [r5, r2]
 8005364:	3504      	adds	r5, #4
 8005366:	e799      	b.n	800529c <__multiply+0x7c>
 8005368:	3e01      	subs	r6, #1
 800536a:	e79b      	b.n	80052a4 <__multiply+0x84>
 800536c:	0800631c 	.word	0x0800631c
 8005370:	0800632d 	.word	0x0800632d

08005374 <__pow5mult>:
 8005374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005378:	4615      	mov	r5, r2
 800537a:	f012 0203 	ands.w	r2, r2, #3
 800537e:	4606      	mov	r6, r0
 8005380:	460f      	mov	r7, r1
 8005382:	d007      	beq.n	8005394 <__pow5mult+0x20>
 8005384:	4c25      	ldr	r4, [pc, #148]	; (800541c <__pow5mult+0xa8>)
 8005386:	3a01      	subs	r2, #1
 8005388:	2300      	movs	r3, #0
 800538a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800538e:	f7ff fe9d 	bl	80050cc <__multadd>
 8005392:	4607      	mov	r7, r0
 8005394:	10ad      	asrs	r5, r5, #2
 8005396:	d03d      	beq.n	8005414 <__pow5mult+0xa0>
 8005398:	69f4      	ldr	r4, [r6, #28]
 800539a:	b97c      	cbnz	r4, 80053bc <__pow5mult+0x48>
 800539c:	2010      	movs	r0, #16
 800539e:	f7ff fd7f 	bl	8004ea0 <malloc>
 80053a2:	4602      	mov	r2, r0
 80053a4:	61f0      	str	r0, [r6, #28]
 80053a6:	b928      	cbnz	r0, 80053b4 <__pow5mult+0x40>
 80053a8:	4b1d      	ldr	r3, [pc, #116]	; (8005420 <__pow5mult+0xac>)
 80053aa:	481e      	ldr	r0, [pc, #120]	; (8005424 <__pow5mult+0xb0>)
 80053ac:	f240 11b3 	movw	r1, #435	; 0x1b3
 80053b0:	f000 fbe4 	bl	8005b7c <__assert_func>
 80053b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80053b8:	6004      	str	r4, [r0, #0]
 80053ba:	60c4      	str	r4, [r0, #12]
 80053bc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80053c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80053c4:	b94c      	cbnz	r4, 80053da <__pow5mult+0x66>
 80053c6:	f240 2171 	movw	r1, #625	; 0x271
 80053ca:	4630      	mov	r0, r6
 80053cc:	f7ff ff12 	bl	80051f4 <__i2b>
 80053d0:	2300      	movs	r3, #0
 80053d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80053d6:	4604      	mov	r4, r0
 80053d8:	6003      	str	r3, [r0, #0]
 80053da:	f04f 0900 	mov.w	r9, #0
 80053de:	07eb      	lsls	r3, r5, #31
 80053e0:	d50a      	bpl.n	80053f8 <__pow5mult+0x84>
 80053e2:	4639      	mov	r1, r7
 80053e4:	4622      	mov	r2, r4
 80053e6:	4630      	mov	r0, r6
 80053e8:	f7ff ff1a 	bl	8005220 <__multiply>
 80053ec:	4639      	mov	r1, r7
 80053ee:	4680      	mov	r8, r0
 80053f0:	4630      	mov	r0, r6
 80053f2:	f7ff fe49 	bl	8005088 <_Bfree>
 80053f6:	4647      	mov	r7, r8
 80053f8:	106d      	asrs	r5, r5, #1
 80053fa:	d00b      	beq.n	8005414 <__pow5mult+0xa0>
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	b938      	cbnz	r0, 8005410 <__pow5mult+0x9c>
 8005400:	4622      	mov	r2, r4
 8005402:	4621      	mov	r1, r4
 8005404:	4630      	mov	r0, r6
 8005406:	f7ff ff0b 	bl	8005220 <__multiply>
 800540a:	6020      	str	r0, [r4, #0]
 800540c:	f8c0 9000 	str.w	r9, [r0]
 8005410:	4604      	mov	r4, r0
 8005412:	e7e4      	b.n	80053de <__pow5mult+0x6a>
 8005414:	4638      	mov	r0, r7
 8005416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800541a:	bf00      	nop
 800541c:	08006478 	.word	0x08006478
 8005420:	080062ad 	.word	0x080062ad
 8005424:	0800632d 	.word	0x0800632d

08005428 <__lshift>:
 8005428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800542c:	460c      	mov	r4, r1
 800542e:	6849      	ldr	r1, [r1, #4]
 8005430:	6923      	ldr	r3, [r4, #16]
 8005432:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005436:	68a3      	ldr	r3, [r4, #8]
 8005438:	4607      	mov	r7, r0
 800543a:	4691      	mov	r9, r2
 800543c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005440:	f108 0601 	add.w	r6, r8, #1
 8005444:	42b3      	cmp	r3, r6
 8005446:	db0b      	blt.n	8005460 <__lshift+0x38>
 8005448:	4638      	mov	r0, r7
 800544a:	f7ff fddd 	bl	8005008 <_Balloc>
 800544e:	4605      	mov	r5, r0
 8005450:	b948      	cbnz	r0, 8005466 <__lshift+0x3e>
 8005452:	4602      	mov	r2, r0
 8005454:	4b28      	ldr	r3, [pc, #160]	; (80054f8 <__lshift+0xd0>)
 8005456:	4829      	ldr	r0, [pc, #164]	; (80054fc <__lshift+0xd4>)
 8005458:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800545c:	f000 fb8e 	bl	8005b7c <__assert_func>
 8005460:	3101      	adds	r1, #1
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	e7ee      	b.n	8005444 <__lshift+0x1c>
 8005466:	2300      	movs	r3, #0
 8005468:	f100 0114 	add.w	r1, r0, #20
 800546c:	f100 0210 	add.w	r2, r0, #16
 8005470:	4618      	mov	r0, r3
 8005472:	4553      	cmp	r3, sl
 8005474:	db33      	blt.n	80054de <__lshift+0xb6>
 8005476:	6920      	ldr	r0, [r4, #16]
 8005478:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800547c:	f104 0314 	add.w	r3, r4, #20
 8005480:	f019 091f 	ands.w	r9, r9, #31
 8005484:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005488:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800548c:	d02b      	beq.n	80054e6 <__lshift+0xbe>
 800548e:	f1c9 0e20 	rsb	lr, r9, #32
 8005492:	468a      	mov	sl, r1
 8005494:	2200      	movs	r2, #0
 8005496:	6818      	ldr	r0, [r3, #0]
 8005498:	fa00 f009 	lsl.w	r0, r0, r9
 800549c:	4310      	orrs	r0, r2
 800549e:	f84a 0b04 	str.w	r0, [sl], #4
 80054a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80054a6:	459c      	cmp	ip, r3
 80054a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80054ac:	d8f3      	bhi.n	8005496 <__lshift+0x6e>
 80054ae:	ebac 0304 	sub.w	r3, ip, r4
 80054b2:	3b15      	subs	r3, #21
 80054b4:	f023 0303 	bic.w	r3, r3, #3
 80054b8:	3304      	adds	r3, #4
 80054ba:	f104 0015 	add.w	r0, r4, #21
 80054be:	4584      	cmp	ip, r0
 80054c0:	bf38      	it	cc
 80054c2:	2304      	movcc	r3, #4
 80054c4:	50ca      	str	r2, [r1, r3]
 80054c6:	b10a      	cbz	r2, 80054cc <__lshift+0xa4>
 80054c8:	f108 0602 	add.w	r6, r8, #2
 80054cc:	3e01      	subs	r6, #1
 80054ce:	4638      	mov	r0, r7
 80054d0:	612e      	str	r6, [r5, #16]
 80054d2:	4621      	mov	r1, r4
 80054d4:	f7ff fdd8 	bl	8005088 <_Bfree>
 80054d8:	4628      	mov	r0, r5
 80054da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054de:	f842 0f04 	str.w	r0, [r2, #4]!
 80054e2:	3301      	adds	r3, #1
 80054e4:	e7c5      	b.n	8005472 <__lshift+0x4a>
 80054e6:	3904      	subs	r1, #4
 80054e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80054ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80054f0:	459c      	cmp	ip, r3
 80054f2:	d8f9      	bhi.n	80054e8 <__lshift+0xc0>
 80054f4:	e7ea      	b.n	80054cc <__lshift+0xa4>
 80054f6:	bf00      	nop
 80054f8:	0800631c 	.word	0x0800631c
 80054fc:	0800632d 	.word	0x0800632d

08005500 <__mcmp>:
 8005500:	b530      	push	{r4, r5, lr}
 8005502:	6902      	ldr	r2, [r0, #16]
 8005504:	690c      	ldr	r4, [r1, #16]
 8005506:	1b12      	subs	r2, r2, r4
 8005508:	d10e      	bne.n	8005528 <__mcmp+0x28>
 800550a:	f100 0314 	add.w	r3, r0, #20
 800550e:	3114      	adds	r1, #20
 8005510:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005514:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005518:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800551c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005520:	42a5      	cmp	r5, r4
 8005522:	d003      	beq.n	800552c <__mcmp+0x2c>
 8005524:	d305      	bcc.n	8005532 <__mcmp+0x32>
 8005526:	2201      	movs	r2, #1
 8005528:	4610      	mov	r0, r2
 800552a:	bd30      	pop	{r4, r5, pc}
 800552c:	4283      	cmp	r3, r0
 800552e:	d3f3      	bcc.n	8005518 <__mcmp+0x18>
 8005530:	e7fa      	b.n	8005528 <__mcmp+0x28>
 8005532:	f04f 32ff 	mov.w	r2, #4294967295
 8005536:	e7f7      	b.n	8005528 <__mcmp+0x28>

08005538 <__mdiff>:
 8005538:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800553c:	460c      	mov	r4, r1
 800553e:	4606      	mov	r6, r0
 8005540:	4611      	mov	r1, r2
 8005542:	4620      	mov	r0, r4
 8005544:	4690      	mov	r8, r2
 8005546:	f7ff ffdb 	bl	8005500 <__mcmp>
 800554a:	1e05      	subs	r5, r0, #0
 800554c:	d110      	bne.n	8005570 <__mdiff+0x38>
 800554e:	4629      	mov	r1, r5
 8005550:	4630      	mov	r0, r6
 8005552:	f7ff fd59 	bl	8005008 <_Balloc>
 8005556:	b930      	cbnz	r0, 8005566 <__mdiff+0x2e>
 8005558:	4b3a      	ldr	r3, [pc, #232]	; (8005644 <__mdiff+0x10c>)
 800555a:	4602      	mov	r2, r0
 800555c:	f240 2137 	movw	r1, #567	; 0x237
 8005560:	4839      	ldr	r0, [pc, #228]	; (8005648 <__mdiff+0x110>)
 8005562:	f000 fb0b 	bl	8005b7c <__assert_func>
 8005566:	2301      	movs	r3, #1
 8005568:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800556c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005570:	bfa4      	itt	ge
 8005572:	4643      	movge	r3, r8
 8005574:	46a0      	movge	r8, r4
 8005576:	4630      	mov	r0, r6
 8005578:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800557c:	bfa6      	itte	ge
 800557e:	461c      	movge	r4, r3
 8005580:	2500      	movge	r5, #0
 8005582:	2501      	movlt	r5, #1
 8005584:	f7ff fd40 	bl	8005008 <_Balloc>
 8005588:	b920      	cbnz	r0, 8005594 <__mdiff+0x5c>
 800558a:	4b2e      	ldr	r3, [pc, #184]	; (8005644 <__mdiff+0x10c>)
 800558c:	4602      	mov	r2, r0
 800558e:	f240 2145 	movw	r1, #581	; 0x245
 8005592:	e7e5      	b.n	8005560 <__mdiff+0x28>
 8005594:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005598:	6926      	ldr	r6, [r4, #16]
 800559a:	60c5      	str	r5, [r0, #12]
 800559c:	f104 0914 	add.w	r9, r4, #20
 80055a0:	f108 0514 	add.w	r5, r8, #20
 80055a4:	f100 0e14 	add.w	lr, r0, #20
 80055a8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80055ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80055b0:	f108 0210 	add.w	r2, r8, #16
 80055b4:	46f2      	mov	sl, lr
 80055b6:	2100      	movs	r1, #0
 80055b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80055bc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80055c0:	fa11 f88b 	uxtah	r8, r1, fp
 80055c4:	b299      	uxth	r1, r3
 80055c6:	0c1b      	lsrs	r3, r3, #16
 80055c8:	eba8 0801 	sub.w	r8, r8, r1
 80055cc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80055d0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80055d4:	fa1f f888 	uxth.w	r8, r8
 80055d8:	1419      	asrs	r1, r3, #16
 80055da:	454e      	cmp	r6, r9
 80055dc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80055e0:	f84a 3b04 	str.w	r3, [sl], #4
 80055e4:	d8e8      	bhi.n	80055b8 <__mdiff+0x80>
 80055e6:	1b33      	subs	r3, r6, r4
 80055e8:	3b15      	subs	r3, #21
 80055ea:	f023 0303 	bic.w	r3, r3, #3
 80055ee:	3304      	adds	r3, #4
 80055f0:	3415      	adds	r4, #21
 80055f2:	42a6      	cmp	r6, r4
 80055f4:	bf38      	it	cc
 80055f6:	2304      	movcc	r3, #4
 80055f8:	441d      	add	r5, r3
 80055fa:	4473      	add	r3, lr
 80055fc:	469e      	mov	lr, r3
 80055fe:	462e      	mov	r6, r5
 8005600:	4566      	cmp	r6, ip
 8005602:	d30e      	bcc.n	8005622 <__mdiff+0xea>
 8005604:	f10c 0203 	add.w	r2, ip, #3
 8005608:	1b52      	subs	r2, r2, r5
 800560a:	f022 0203 	bic.w	r2, r2, #3
 800560e:	3d03      	subs	r5, #3
 8005610:	45ac      	cmp	ip, r5
 8005612:	bf38      	it	cc
 8005614:	2200      	movcc	r2, #0
 8005616:	4413      	add	r3, r2
 8005618:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800561c:	b17a      	cbz	r2, 800563e <__mdiff+0x106>
 800561e:	6107      	str	r7, [r0, #16]
 8005620:	e7a4      	b.n	800556c <__mdiff+0x34>
 8005622:	f856 8b04 	ldr.w	r8, [r6], #4
 8005626:	fa11 f288 	uxtah	r2, r1, r8
 800562a:	1414      	asrs	r4, r2, #16
 800562c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005630:	b292      	uxth	r2, r2
 8005632:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005636:	f84e 2b04 	str.w	r2, [lr], #4
 800563a:	1421      	asrs	r1, r4, #16
 800563c:	e7e0      	b.n	8005600 <__mdiff+0xc8>
 800563e:	3f01      	subs	r7, #1
 8005640:	e7ea      	b.n	8005618 <__mdiff+0xe0>
 8005642:	bf00      	nop
 8005644:	0800631c 	.word	0x0800631c
 8005648:	0800632d 	.word	0x0800632d

0800564c <__d2b>:
 800564c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005650:	460f      	mov	r7, r1
 8005652:	2101      	movs	r1, #1
 8005654:	ec59 8b10 	vmov	r8, r9, d0
 8005658:	4616      	mov	r6, r2
 800565a:	f7ff fcd5 	bl	8005008 <_Balloc>
 800565e:	4604      	mov	r4, r0
 8005660:	b930      	cbnz	r0, 8005670 <__d2b+0x24>
 8005662:	4602      	mov	r2, r0
 8005664:	4b24      	ldr	r3, [pc, #144]	; (80056f8 <__d2b+0xac>)
 8005666:	4825      	ldr	r0, [pc, #148]	; (80056fc <__d2b+0xb0>)
 8005668:	f240 310f 	movw	r1, #783	; 0x30f
 800566c:	f000 fa86 	bl	8005b7c <__assert_func>
 8005670:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005674:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005678:	bb2d      	cbnz	r5, 80056c6 <__d2b+0x7a>
 800567a:	9301      	str	r3, [sp, #4]
 800567c:	f1b8 0300 	subs.w	r3, r8, #0
 8005680:	d026      	beq.n	80056d0 <__d2b+0x84>
 8005682:	4668      	mov	r0, sp
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	f7ff fd87 	bl	8005198 <__lo0bits>
 800568a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800568e:	b1e8      	cbz	r0, 80056cc <__d2b+0x80>
 8005690:	f1c0 0320 	rsb	r3, r0, #32
 8005694:	fa02 f303 	lsl.w	r3, r2, r3
 8005698:	430b      	orrs	r3, r1
 800569a:	40c2      	lsrs	r2, r0
 800569c:	6163      	str	r3, [r4, #20]
 800569e:	9201      	str	r2, [sp, #4]
 80056a0:	9b01      	ldr	r3, [sp, #4]
 80056a2:	61a3      	str	r3, [r4, #24]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	bf14      	ite	ne
 80056a8:	2202      	movne	r2, #2
 80056aa:	2201      	moveq	r2, #1
 80056ac:	6122      	str	r2, [r4, #16]
 80056ae:	b1bd      	cbz	r5, 80056e0 <__d2b+0x94>
 80056b0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80056b4:	4405      	add	r5, r0
 80056b6:	603d      	str	r5, [r7, #0]
 80056b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80056bc:	6030      	str	r0, [r6, #0]
 80056be:	4620      	mov	r0, r4
 80056c0:	b003      	add	sp, #12
 80056c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80056c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056ca:	e7d6      	b.n	800567a <__d2b+0x2e>
 80056cc:	6161      	str	r1, [r4, #20]
 80056ce:	e7e7      	b.n	80056a0 <__d2b+0x54>
 80056d0:	a801      	add	r0, sp, #4
 80056d2:	f7ff fd61 	bl	8005198 <__lo0bits>
 80056d6:	9b01      	ldr	r3, [sp, #4]
 80056d8:	6163      	str	r3, [r4, #20]
 80056da:	3020      	adds	r0, #32
 80056dc:	2201      	movs	r2, #1
 80056de:	e7e5      	b.n	80056ac <__d2b+0x60>
 80056e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80056e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80056e8:	6038      	str	r0, [r7, #0]
 80056ea:	6918      	ldr	r0, [r3, #16]
 80056ec:	f7ff fd34 	bl	8005158 <__hi0bits>
 80056f0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80056f4:	e7e2      	b.n	80056bc <__d2b+0x70>
 80056f6:	bf00      	nop
 80056f8:	0800631c 	.word	0x0800631c
 80056fc:	0800632d 	.word	0x0800632d

08005700 <__ssputs_r>:
 8005700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005704:	688e      	ldr	r6, [r1, #8]
 8005706:	461f      	mov	r7, r3
 8005708:	42be      	cmp	r6, r7
 800570a:	680b      	ldr	r3, [r1, #0]
 800570c:	4682      	mov	sl, r0
 800570e:	460c      	mov	r4, r1
 8005710:	4690      	mov	r8, r2
 8005712:	d82c      	bhi.n	800576e <__ssputs_r+0x6e>
 8005714:	898a      	ldrh	r2, [r1, #12]
 8005716:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800571a:	d026      	beq.n	800576a <__ssputs_r+0x6a>
 800571c:	6965      	ldr	r5, [r4, #20]
 800571e:	6909      	ldr	r1, [r1, #16]
 8005720:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005724:	eba3 0901 	sub.w	r9, r3, r1
 8005728:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800572c:	1c7b      	adds	r3, r7, #1
 800572e:	444b      	add	r3, r9
 8005730:	106d      	asrs	r5, r5, #1
 8005732:	429d      	cmp	r5, r3
 8005734:	bf38      	it	cc
 8005736:	461d      	movcc	r5, r3
 8005738:	0553      	lsls	r3, r2, #21
 800573a:	d527      	bpl.n	800578c <__ssputs_r+0x8c>
 800573c:	4629      	mov	r1, r5
 800573e:	f7ff fbd7 	bl	8004ef0 <_malloc_r>
 8005742:	4606      	mov	r6, r0
 8005744:	b360      	cbz	r0, 80057a0 <__ssputs_r+0xa0>
 8005746:	6921      	ldr	r1, [r4, #16]
 8005748:	464a      	mov	r2, r9
 800574a:	f000 fa09 	bl	8005b60 <memcpy>
 800574e:	89a3      	ldrh	r3, [r4, #12]
 8005750:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005758:	81a3      	strh	r3, [r4, #12]
 800575a:	6126      	str	r6, [r4, #16]
 800575c:	6165      	str	r5, [r4, #20]
 800575e:	444e      	add	r6, r9
 8005760:	eba5 0509 	sub.w	r5, r5, r9
 8005764:	6026      	str	r6, [r4, #0]
 8005766:	60a5      	str	r5, [r4, #8]
 8005768:	463e      	mov	r6, r7
 800576a:	42be      	cmp	r6, r7
 800576c:	d900      	bls.n	8005770 <__ssputs_r+0x70>
 800576e:	463e      	mov	r6, r7
 8005770:	6820      	ldr	r0, [r4, #0]
 8005772:	4632      	mov	r2, r6
 8005774:	4641      	mov	r1, r8
 8005776:	f000 f9c9 	bl	8005b0c <memmove>
 800577a:	68a3      	ldr	r3, [r4, #8]
 800577c:	1b9b      	subs	r3, r3, r6
 800577e:	60a3      	str	r3, [r4, #8]
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	4433      	add	r3, r6
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	2000      	movs	r0, #0
 8005788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800578c:	462a      	mov	r2, r5
 800578e:	f000 fa3b 	bl	8005c08 <_realloc_r>
 8005792:	4606      	mov	r6, r0
 8005794:	2800      	cmp	r0, #0
 8005796:	d1e0      	bne.n	800575a <__ssputs_r+0x5a>
 8005798:	6921      	ldr	r1, [r4, #16]
 800579a:	4650      	mov	r0, sl
 800579c:	f7ff fb34 	bl	8004e08 <_free_r>
 80057a0:	230c      	movs	r3, #12
 80057a2:	f8ca 3000 	str.w	r3, [sl]
 80057a6:	89a3      	ldrh	r3, [r4, #12]
 80057a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057ac:	81a3      	strh	r3, [r4, #12]
 80057ae:	f04f 30ff 	mov.w	r0, #4294967295
 80057b2:	e7e9      	b.n	8005788 <__ssputs_r+0x88>

080057b4 <_svfiprintf_r>:
 80057b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057b8:	4698      	mov	r8, r3
 80057ba:	898b      	ldrh	r3, [r1, #12]
 80057bc:	061b      	lsls	r3, r3, #24
 80057be:	b09d      	sub	sp, #116	; 0x74
 80057c0:	4607      	mov	r7, r0
 80057c2:	460d      	mov	r5, r1
 80057c4:	4614      	mov	r4, r2
 80057c6:	d50e      	bpl.n	80057e6 <_svfiprintf_r+0x32>
 80057c8:	690b      	ldr	r3, [r1, #16]
 80057ca:	b963      	cbnz	r3, 80057e6 <_svfiprintf_r+0x32>
 80057cc:	2140      	movs	r1, #64	; 0x40
 80057ce:	f7ff fb8f 	bl	8004ef0 <_malloc_r>
 80057d2:	6028      	str	r0, [r5, #0]
 80057d4:	6128      	str	r0, [r5, #16]
 80057d6:	b920      	cbnz	r0, 80057e2 <_svfiprintf_r+0x2e>
 80057d8:	230c      	movs	r3, #12
 80057da:	603b      	str	r3, [r7, #0]
 80057dc:	f04f 30ff 	mov.w	r0, #4294967295
 80057e0:	e0d0      	b.n	8005984 <_svfiprintf_r+0x1d0>
 80057e2:	2340      	movs	r3, #64	; 0x40
 80057e4:	616b      	str	r3, [r5, #20]
 80057e6:	2300      	movs	r3, #0
 80057e8:	9309      	str	r3, [sp, #36]	; 0x24
 80057ea:	2320      	movs	r3, #32
 80057ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80057f4:	2330      	movs	r3, #48	; 0x30
 80057f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800599c <_svfiprintf_r+0x1e8>
 80057fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057fe:	f04f 0901 	mov.w	r9, #1
 8005802:	4623      	mov	r3, r4
 8005804:	469a      	mov	sl, r3
 8005806:	f813 2b01 	ldrb.w	r2, [r3], #1
 800580a:	b10a      	cbz	r2, 8005810 <_svfiprintf_r+0x5c>
 800580c:	2a25      	cmp	r2, #37	; 0x25
 800580e:	d1f9      	bne.n	8005804 <_svfiprintf_r+0x50>
 8005810:	ebba 0b04 	subs.w	fp, sl, r4
 8005814:	d00b      	beq.n	800582e <_svfiprintf_r+0x7a>
 8005816:	465b      	mov	r3, fp
 8005818:	4622      	mov	r2, r4
 800581a:	4629      	mov	r1, r5
 800581c:	4638      	mov	r0, r7
 800581e:	f7ff ff6f 	bl	8005700 <__ssputs_r>
 8005822:	3001      	adds	r0, #1
 8005824:	f000 80a9 	beq.w	800597a <_svfiprintf_r+0x1c6>
 8005828:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800582a:	445a      	add	r2, fp
 800582c:	9209      	str	r2, [sp, #36]	; 0x24
 800582e:	f89a 3000 	ldrb.w	r3, [sl]
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80a1 	beq.w	800597a <_svfiprintf_r+0x1c6>
 8005838:	2300      	movs	r3, #0
 800583a:	f04f 32ff 	mov.w	r2, #4294967295
 800583e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005842:	f10a 0a01 	add.w	sl, sl, #1
 8005846:	9304      	str	r3, [sp, #16]
 8005848:	9307      	str	r3, [sp, #28]
 800584a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800584e:	931a      	str	r3, [sp, #104]	; 0x68
 8005850:	4654      	mov	r4, sl
 8005852:	2205      	movs	r2, #5
 8005854:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005858:	4850      	ldr	r0, [pc, #320]	; (800599c <_svfiprintf_r+0x1e8>)
 800585a:	f7fa fcf1 	bl	8000240 <memchr>
 800585e:	9a04      	ldr	r2, [sp, #16]
 8005860:	b9d8      	cbnz	r0, 800589a <_svfiprintf_r+0xe6>
 8005862:	06d0      	lsls	r0, r2, #27
 8005864:	bf44      	itt	mi
 8005866:	2320      	movmi	r3, #32
 8005868:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800586c:	0711      	lsls	r1, r2, #28
 800586e:	bf44      	itt	mi
 8005870:	232b      	movmi	r3, #43	; 0x2b
 8005872:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005876:	f89a 3000 	ldrb.w	r3, [sl]
 800587a:	2b2a      	cmp	r3, #42	; 0x2a
 800587c:	d015      	beq.n	80058aa <_svfiprintf_r+0xf6>
 800587e:	9a07      	ldr	r2, [sp, #28]
 8005880:	4654      	mov	r4, sl
 8005882:	2000      	movs	r0, #0
 8005884:	f04f 0c0a 	mov.w	ip, #10
 8005888:	4621      	mov	r1, r4
 800588a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800588e:	3b30      	subs	r3, #48	; 0x30
 8005890:	2b09      	cmp	r3, #9
 8005892:	d94d      	bls.n	8005930 <_svfiprintf_r+0x17c>
 8005894:	b1b0      	cbz	r0, 80058c4 <_svfiprintf_r+0x110>
 8005896:	9207      	str	r2, [sp, #28]
 8005898:	e014      	b.n	80058c4 <_svfiprintf_r+0x110>
 800589a:	eba0 0308 	sub.w	r3, r0, r8
 800589e:	fa09 f303 	lsl.w	r3, r9, r3
 80058a2:	4313      	orrs	r3, r2
 80058a4:	9304      	str	r3, [sp, #16]
 80058a6:	46a2      	mov	sl, r4
 80058a8:	e7d2      	b.n	8005850 <_svfiprintf_r+0x9c>
 80058aa:	9b03      	ldr	r3, [sp, #12]
 80058ac:	1d19      	adds	r1, r3, #4
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	9103      	str	r1, [sp, #12]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	bfbb      	ittet	lt
 80058b6:	425b      	neglt	r3, r3
 80058b8:	f042 0202 	orrlt.w	r2, r2, #2
 80058bc:	9307      	strge	r3, [sp, #28]
 80058be:	9307      	strlt	r3, [sp, #28]
 80058c0:	bfb8      	it	lt
 80058c2:	9204      	strlt	r2, [sp, #16]
 80058c4:	7823      	ldrb	r3, [r4, #0]
 80058c6:	2b2e      	cmp	r3, #46	; 0x2e
 80058c8:	d10c      	bne.n	80058e4 <_svfiprintf_r+0x130>
 80058ca:	7863      	ldrb	r3, [r4, #1]
 80058cc:	2b2a      	cmp	r3, #42	; 0x2a
 80058ce:	d134      	bne.n	800593a <_svfiprintf_r+0x186>
 80058d0:	9b03      	ldr	r3, [sp, #12]
 80058d2:	1d1a      	adds	r2, r3, #4
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	9203      	str	r2, [sp, #12]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	bfb8      	it	lt
 80058dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80058e0:	3402      	adds	r4, #2
 80058e2:	9305      	str	r3, [sp, #20]
 80058e4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80059ac <_svfiprintf_r+0x1f8>
 80058e8:	7821      	ldrb	r1, [r4, #0]
 80058ea:	2203      	movs	r2, #3
 80058ec:	4650      	mov	r0, sl
 80058ee:	f7fa fca7 	bl	8000240 <memchr>
 80058f2:	b138      	cbz	r0, 8005904 <_svfiprintf_r+0x150>
 80058f4:	9b04      	ldr	r3, [sp, #16]
 80058f6:	eba0 000a 	sub.w	r0, r0, sl
 80058fa:	2240      	movs	r2, #64	; 0x40
 80058fc:	4082      	lsls	r2, r0
 80058fe:	4313      	orrs	r3, r2
 8005900:	3401      	adds	r4, #1
 8005902:	9304      	str	r3, [sp, #16]
 8005904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005908:	4825      	ldr	r0, [pc, #148]	; (80059a0 <_svfiprintf_r+0x1ec>)
 800590a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800590e:	2206      	movs	r2, #6
 8005910:	f7fa fc96 	bl	8000240 <memchr>
 8005914:	2800      	cmp	r0, #0
 8005916:	d038      	beq.n	800598a <_svfiprintf_r+0x1d6>
 8005918:	4b22      	ldr	r3, [pc, #136]	; (80059a4 <_svfiprintf_r+0x1f0>)
 800591a:	bb1b      	cbnz	r3, 8005964 <_svfiprintf_r+0x1b0>
 800591c:	9b03      	ldr	r3, [sp, #12]
 800591e:	3307      	adds	r3, #7
 8005920:	f023 0307 	bic.w	r3, r3, #7
 8005924:	3308      	adds	r3, #8
 8005926:	9303      	str	r3, [sp, #12]
 8005928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800592a:	4433      	add	r3, r6
 800592c:	9309      	str	r3, [sp, #36]	; 0x24
 800592e:	e768      	b.n	8005802 <_svfiprintf_r+0x4e>
 8005930:	fb0c 3202 	mla	r2, ip, r2, r3
 8005934:	460c      	mov	r4, r1
 8005936:	2001      	movs	r0, #1
 8005938:	e7a6      	b.n	8005888 <_svfiprintf_r+0xd4>
 800593a:	2300      	movs	r3, #0
 800593c:	3401      	adds	r4, #1
 800593e:	9305      	str	r3, [sp, #20]
 8005940:	4619      	mov	r1, r3
 8005942:	f04f 0c0a 	mov.w	ip, #10
 8005946:	4620      	mov	r0, r4
 8005948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800594c:	3a30      	subs	r2, #48	; 0x30
 800594e:	2a09      	cmp	r2, #9
 8005950:	d903      	bls.n	800595a <_svfiprintf_r+0x1a6>
 8005952:	2b00      	cmp	r3, #0
 8005954:	d0c6      	beq.n	80058e4 <_svfiprintf_r+0x130>
 8005956:	9105      	str	r1, [sp, #20]
 8005958:	e7c4      	b.n	80058e4 <_svfiprintf_r+0x130>
 800595a:	fb0c 2101 	mla	r1, ip, r1, r2
 800595e:	4604      	mov	r4, r0
 8005960:	2301      	movs	r3, #1
 8005962:	e7f0      	b.n	8005946 <_svfiprintf_r+0x192>
 8005964:	ab03      	add	r3, sp, #12
 8005966:	9300      	str	r3, [sp, #0]
 8005968:	462a      	mov	r2, r5
 800596a:	4b0f      	ldr	r3, [pc, #60]	; (80059a8 <_svfiprintf_r+0x1f4>)
 800596c:	a904      	add	r1, sp, #16
 800596e:	4638      	mov	r0, r7
 8005970:	f7fd ff1a 	bl	80037a8 <_printf_float>
 8005974:	1c42      	adds	r2, r0, #1
 8005976:	4606      	mov	r6, r0
 8005978:	d1d6      	bne.n	8005928 <_svfiprintf_r+0x174>
 800597a:	89ab      	ldrh	r3, [r5, #12]
 800597c:	065b      	lsls	r3, r3, #25
 800597e:	f53f af2d 	bmi.w	80057dc <_svfiprintf_r+0x28>
 8005982:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005984:	b01d      	add	sp, #116	; 0x74
 8005986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800598a:	ab03      	add	r3, sp, #12
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	462a      	mov	r2, r5
 8005990:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <_svfiprintf_r+0x1f4>)
 8005992:	a904      	add	r1, sp, #16
 8005994:	4638      	mov	r0, r7
 8005996:	f7fe f98f 	bl	8003cb8 <_printf_i>
 800599a:	e7eb      	b.n	8005974 <_svfiprintf_r+0x1c0>
 800599c:	08006484 	.word	0x08006484
 80059a0:	0800648e 	.word	0x0800648e
 80059a4:	080037a9 	.word	0x080037a9
 80059a8:	08005701 	.word	0x08005701
 80059ac:	0800648a 	.word	0x0800648a

080059b0 <__sflush_r>:
 80059b0:	898a      	ldrh	r2, [r1, #12]
 80059b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059b6:	4605      	mov	r5, r0
 80059b8:	0710      	lsls	r0, r2, #28
 80059ba:	460c      	mov	r4, r1
 80059bc:	d458      	bmi.n	8005a70 <__sflush_r+0xc0>
 80059be:	684b      	ldr	r3, [r1, #4]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	dc05      	bgt.n	80059d0 <__sflush_r+0x20>
 80059c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	dc02      	bgt.n	80059d0 <__sflush_r+0x20>
 80059ca:	2000      	movs	r0, #0
 80059cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059d2:	2e00      	cmp	r6, #0
 80059d4:	d0f9      	beq.n	80059ca <__sflush_r+0x1a>
 80059d6:	2300      	movs	r3, #0
 80059d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80059dc:	682f      	ldr	r7, [r5, #0]
 80059de:	6a21      	ldr	r1, [r4, #32]
 80059e0:	602b      	str	r3, [r5, #0]
 80059e2:	d032      	beq.n	8005a4a <__sflush_r+0x9a>
 80059e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80059e6:	89a3      	ldrh	r3, [r4, #12]
 80059e8:	075a      	lsls	r2, r3, #29
 80059ea:	d505      	bpl.n	80059f8 <__sflush_r+0x48>
 80059ec:	6863      	ldr	r3, [r4, #4]
 80059ee:	1ac0      	subs	r0, r0, r3
 80059f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80059f2:	b10b      	cbz	r3, 80059f8 <__sflush_r+0x48>
 80059f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80059f6:	1ac0      	subs	r0, r0, r3
 80059f8:	2300      	movs	r3, #0
 80059fa:	4602      	mov	r2, r0
 80059fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059fe:	6a21      	ldr	r1, [r4, #32]
 8005a00:	4628      	mov	r0, r5
 8005a02:	47b0      	blx	r6
 8005a04:	1c43      	adds	r3, r0, #1
 8005a06:	89a3      	ldrh	r3, [r4, #12]
 8005a08:	d106      	bne.n	8005a18 <__sflush_r+0x68>
 8005a0a:	6829      	ldr	r1, [r5, #0]
 8005a0c:	291d      	cmp	r1, #29
 8005a0e:	d82b      	bhi.n	8005a68 <__sflush_r+0xb8>
 8005a10:	4a29      	ldr	r2, [pc, #164]	; (8005ab8 <__sflush_r+0x108>)
 8005a12:	410a      	asrs	r2, r1
 8005a14:	07d6      	lsls	r6, r2, #31
 8005a16:	d427      	bmi.n	8005a68 <__sflush_r+0xb8>
 8005a18:	2200      	movs	r2, #0
 8005a1a:	6062      	str	r2, [r4, #4]
 8005a1c:	04d9      	lsls	r1, r3, #19
 8005a1e:	6922      	ldr	r2, [r4, #16]
 8005a20:	6022      	str	r2, [r4, #0]
 8005a22:	d504      	bpl.n	8005a2e <__sflush_r+0x7e>
 8005a24:	1c42      	adds	r2, r0, #1
 8005a26:	d101      	bne.n	8005a2c <__sflush_r+0x7c>
 8005a28:	682b      	ldr	r3, [r5, #0]
 8005a2a:	b903      	cbnz	r3, 8005a2e <__sflush_r+0x7e>
 8005a2c:	6560      	str	r0, [r4, #84]	; 0x54
 8005a2e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a30:	602f      	str	r7, [r5, #0]
 8005a32:	2900      	cmp	r1, #0
 8005a34:	d0c9      	beq.n	80059ca <__sflush_r+0x1a>
 8005a36:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a3a:	4299      	cmp	r1, r3
 8005a3c:	d002      	beq.n	8005a44 <__sflush_r+0x94>
 8005a3e:	4628      	mov	r0, r5
 8005a40:	f7ff f9e2 	bl	8004e08 <_free_r>
 8005a44:	2000      	movs	r0, #0
 8005a46:	6360      	str	r0, [r4, #52]	; 0x34
 8005a48:	e7c0      	b.n	80059cc <__sflush_r+0x1c>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	4628      	mov	r0, r5
 8005a4e:	47b0      	blx	r6
 8005a50:	1c41      	adds	r1, r0, #1
 8005a52:	d1c8      	bne.n	80059e6 <__sflush_r+0x36>
 8005a54:	682b      	ldr	r3, [r5, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d0c5      	beq.n	80059e6 <__sflush_r+0x36>
 8005a5a:	2b1d      	cmp	r3, #29
 8005a5c:	d001      	beq.n	8005a62 <__sflush_r+0xb2>
 8005a5e:	2b16      	cmp	r3, #22
 8005a60:	d101      	bne.n	8005a66 <__sflush_r+0xb6>
 8005a62:	602f      	str	r7, [r5, #0]
 8005a64:	e7b1      	b.n	80059ca <__sflush_r+0x1a>
 8005a66:	89a3      	ldrh	r3, [r4, #12]
 8005a68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a6c:	81a3      	strh	r3, [r4, #12]
 8005a6e:	e7ad      	b.n	80059cc <__sflush_r+0x1c>
 8005a70:	690f      	ldr	r7, [r1, #16]
 8005a72:	2f00      	cmp	r7, #0
 8005a74:	d0a9      	beq.n	80059ca <__sflush_r+0x1a>
 8005a76:	0793      	lsls	r3, r2, #30
 8005a78:	680e      	ldr	r6, [r1, #0]
 8005a7a:	bf08      	it	eq
 8005a7c:	694b      	ldreq	r3, [r1, #20]
 8005a7e:	600f      	str	r7, [r1, #0]
 8005a80:	bf18      	it	ne
 8005a82:	2300      	movne	r3, #0
 8005a84:	eba6 0807 	sub.w	r8, r6, r7
 8005a88:	608b      	str	r3, [r1, #8]
 8005a8a:	f1b8 0f00 	cmp.w	r8, #0
 8005a8e:	dd9c      	ble.n	80059ca <__sflush_r+0x1a>
 8005a90:	6a21      	ldr	r1, [r4, #32]
 8005a92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a94:	4643      	mov	r3, r8
 8005a96:	463a      	mov	r2, r7
 8005a98:	4628      	mov	r0, r5
 8005a9a:	47b0      	blx	r6
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	dc06      	bgt.n	8005aae <__sflush_r+0xfe>
 8005aa0:	89a3      	ldrh	r3, [r4, #12]
 8005aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005aa6:	81a3      	strh	r3, [r4, #12]
 8005aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aac:	e78e      	b.n	80059cc <__sflush_r+0x1c>
 8005aae:	4407      	add	r7, r0
 8005ab0:	eba8 0800 	sub.w	r8, r8, r0
 8005ab4:	e7e9      	b.n	8005a8a <__sflush_r+0xda>
 8005ab6:	bf00      	nop
 8005ab8:	dfbffffe 	.word	0xdfbffffe

08005abc <_fflush_r>:
 8005abc:	b538      	push	{r3, r4, r5, lr}
 8005abe:	690b      	ldr	r3, [r1, #16]
 8005ac0:	4605      	mov	r5, r0
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	b913      	cbnz	r3, 8005acc <_fflush_r+0x10>
 8005ac6:	2500      	movs	r5, #0
 8005ac8:	4628      	mov	r0, r5
 8005aca:	bd38      	pop	{r3, r4, r5, pc}
 8005acc:	b118      	cbz	r0, 8005ad6 <_fflush_r+0x1a>
 8005ace:	6a03      	ldr	r3, [r0, #32]
 8005ad0:	b90b      	cbnz	r3, 8005ad6 <_fflush_r+0x1a>
 8005ad2:	f7fe fa8d 	bl	8003ff0 <__sinit>
 8005ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d0f3      	beq.n	8005ac6 <_fflush_r+0xa>
 8005ade:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005ae0:	07d0      	lsls	r0, r2, #31
 8005ae2:	d404      	bmi.n	8005aee <_fflush_r+0x32>
 8005ae4:	0599      	lsls	r1, r3, #22
 8005ae6:	d402      	bmi.n	8005aee <_fflush_r+0x32>
 8005ae8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005aea:	f7fe fb97 	bl	800421c <__retarget_lock_acquire_recursive>
 8005aee:	4628      	mov	r0, r5
 8005af0:	4621      	mov	r1, r4
 8005af2:	f7ff ff5d 	bl	80059b0 <__sflush_r>
 8005af6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005af8:	07da      	lsls	r2, r3, #31
 8005afa:	4605      	mov	r5, r0
 8005afc:	d4e4      	bmi.n	8005ac8 <_fflush_r+0xc>
 8005afe:	89a3      	ldrh	r3, [r4, #12]
 8005b00:	059b      	lsls	r3, r3, #22
 8005b02:	d4e1      	bmi.n	8005ac8 <_fflush_r+0xc>
 8005b04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b06:	f7fe fb8a 	bl	800421e <__retarget_lock_release_recursive>
 8005b0a:	e7dd      	b.n	8005ac8 <_fflush_r+0xc>

08005b0c <memmove>:
 8005b0c:	4288      	cmp	r0, r1
 8005b0e:	b510      	push	{r4, lr}
 8005b10:	eb01 0402 	add.w	r4, r1, r2
 8005b14:	d902      	bls.n	8005b1c <memmove+0x10>
 8005b16:	4284      	cmp	r4, r0
 8005b18:	4623      	mov	r3, r4
 8005b1a:	d807      	bhi.n	8005b2c <memmove+0x20>
 8005b1c:	1e43      	subs	r3, r0, #1
 8005b1e:	42a1      	cmp	r1, r4
 8005b20:	d008      	beq.n	8005b34 <memmove+0x28>
 8005b22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b2a:	e7f8      	b.n	8005b1e <memmove+0x12>
 8005b2c:	4402      	add	r2, r0
 8005b2e:	4601      	mov	r1, r0
 8005b30:	428a      	cmp	r2, r1
 8005b32:	d100      	bne.n	8005b36 <memmove+0x2a>
 8005b34:	bd10      	pop	{r4, pc}
 8005b36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b3e:	e7f7      	b.n	8005b30 <memmove+0x24>

08005b40 <_sbrk_r>:
 8005b40:	b538      	push	{r3, r4, r5, lr}
 8005b42:	4d06      	ldr	r5, [pc, #24]	; (8005b5c <_sbrk_r+0x1c>)
 8005b44:	2300      	movs	r3, #0
 8005b46:	4604      	mov	r4, r0
 8005b48:	4608      	mov	r0, r1
 8005b4a:	602b      	str	r3, [r5, #0]
 8005b4c:	f7fb faba 	bl	80010c4 <_sbrk>
 8005b50:	1c43      	adds	r3, r0, #1
 8005b52:	d102      	bne.n	8005b5a <_sbrk_r+0x1a>
 8005b54:	682b      	ldr	r3, [r5, #0]
 8005b56:	b103      	cbz	r3, 8005b5a <_sbrk_r+0x1a>
 8005b58:	6023      	str	r3, [r4, #0]
 8005b5a:	bd38      	pop	{r3, r4, r5, pc}
 8005b5c:	200003dc 	.word	0x200003dc

08005b60 <memcpy>:
 8005b60:	440a      	add	r2, r1
 8005b62:	4291      	cmp	r1, r2
 8005b64:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b68:	d100      	bne.n	8005b6c <memcpy+0xc>
 8005b6a:	4770      	bx	lr
 8005b6c:	b510      	push	{r4, lr}
 8005b6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b76:	4291      	cmp	r1, r2
 8005b78:	d1f9      	bne.n	8005b6e <memcpy+0xe>
 8005b7a:	bd10      	pop	{r4, pc}

08005b7c <__assert_func>:
 8005b7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b7e:	4614      	mov	r4, r2
 8005b80:	461a      	mov	r2, r3
 8005b82:	4b09      	ldr	r3, [pc, #36]	; (8005ba8 <__assert_func+0x2c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4605      	mov	r5, r0
 8005b88:	68d8      	ldr	r0, [r3, #12]
 8005b8a:	b14c      	cbz	r4, 8005ba0 <__assert_func+0x24>
 8005b8c:	4b07      	ldr	r3, [pc, #28]	; (8005bac <__assert_func+0x30>)
 8005b8e:	9100      	str	r1, [sp, #0]
 8005b90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b94:	4906      	ldr	r1, [pc, #24]	; (8005bb0 <__assert_func+0x34>)
 8005b96:	462b      	mov	r3, r5
 8005b98:	f000 f872 	bl	8005c80 <fiprintf>
 8005b9c:	f000 f882 	bl	8005ca4 <abort>
 8005ba0:	4b04      	ldr	r3, [pc, #16]	; (8005bb4 <__assert_func+0x38>)
 8005ba2:	461c      	mov	r4, r3
 8005ba4:	e7f3      	b.n	8005b8e <__assert_func+0x12>
 8005ba6:	bf00      	nop
 8005ba8:	20000064 	.word	0x20000064
 8005bac:	0800649f 	.word	0x0800649f
 8005bb0:	080064ac 	.word	0x080064ac
 8005bb4:	080064da 	.word	0x080064da

08005bb8 <_calloc_r>:
 8005bb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bba:	fba1 2402 	umull	r2, r4, r1, r2
 8005bbe:	b94c      	cbnz	r4, 8005bd4 <_calloc_r+0x1c>
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	9201      	str	r2, [sp, #4]
 8005bc4:	f7ff f994 	bl	8004ef0 <_malloc_r>
 8005bc8:	9a01      	ldr	r2, [sp, #4]
 8005bca:	4605      	mov	r5, r0
 8005bcc:	b930      	cbnz	r0, 8005bdc <_calloc_r+0x24>
 8005bce:	4628      	mov	r0, r5
 8005bd0:	b003      	add	sp, #12
 8005bd2:	bd30      	pop	{r4, r5, pc}
 8005bd4:	220c      	movs	r2, #12
 8005bd6:	6002      	str	r2, [r0, #0]
 8005bd8:	2500      	movs	r5, #0
 8005bda:	e7f8      	b.n	8005bce <_calloc_r+0x16>
 8005bdc:	4621      	mov	r1, r4
 8005bde:	f7fe faa0 	bl	8004122 <memset>
 8005be2:	e7f4      	b.n	8005bce <_calloc_r+0x16>

08005be4 <__ascii_mbtowc>:
 8005be4:	b082      	sub	sp, #8
 8005be6:	b901      	cbnz	r1, 8005bea <__ascii_mbtowc+0x6>
 8005be8:	a901      	add	r1, sp, #4
 8005bea:	b142      	cbz	r2, 8005bfe <__ascii_mbtowc+0x1a>
 8005bec:	b14b      	cbz	r3, 8005c02 <__ascii_mbtowc+0x1e>
 8005bee:	7813      	ldrb	r3, [r2, #0]
 8005bf0:	600b      	str	r3, [r1, #0]
 8005bf2:	7812      	ldrb	r2, [r2, #0]
 8005bf4:	1e10      	subs	r0, r2, #0
 8005bf6:	bf18      	it	ne
 8005bf8:	2001      	movne	r0, #1
 8005bfa:	b002      	add	sp, #8
 8005bfc:	4770      	bx	lr
 8005bfe:	4610      	mov	r0, r2
 8005c00:	e7fb      	b.n	8005bfa <__ascii_mbtowc+0x16>
 8005c02:	f06f 0001 	mvn.w	r0, #1
 8005c06:	e7f8      	b.n	8005bfa <__ascii_mbtowc+0x16>

08005c08 <_realloc_r>:
 8005c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0c:	4680      	mov	r8, r0
 8005c0e:	4614      	mov	r4, r2
 8005c10:	460e      	mov	r6, r1
 8005c12:	b921      	cbnz	r1, 8005c1e <_realloc_r+0x16>
 8005c14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c18:	4611      	mov	r1, r2
 8005c1a:	f7ff b969 	b.w	8004ef0 <_malloc_r>
 8005c1e:	b92a      	cbnz	r2, 8005c2c <_realloc_r+0x24>
 8005c20:	f7ff f8f2 	bl	8004e08 <_free_r>
 8005c24:	4625      	mov	r5, r4
 8005c26:	4628      	mov	r0, r5
 8005c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c2c:	f000 f841 	bl	8005cb2 <_malloc_usable_size_r>
 8005c30:	4284      	cmp	r4, r0
 8005c32:	4607      	mov	r7, r0
 8005c34:	d802      	bhi.n	8005c3c <_realloc_r+0x34>
 8005c36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c3a:	d812      	bhi.n	8005c62 <_realloc_r+0x5a>
 8005c3c:	4621      	mov	r1, r4
 8005c3e:	4640      	mov	r0, r8
 8005c40:	f7ff f956 	bl	8004ef0 <_malloc_r>
 8005c44:	4605      	mov	r5, r0
 8005c46:	2800      	cmp	r0, #0
 8005c48:	d0ed      	beq.n	8005c26 <_realloc_r+0x1e>
 8005c4a:	42bc      	cmp	r4, r7
 8005c4c:	4622      	mov	r2, r4
 8005c4e:	4631      	mov	r1, r6
 8005c50:	bf28      	it	cs
 8005c52:	463a      	movcs	r2, r7
 8005c54:	f7ff ff84 	bl	8005b60 <memcpy>
 8005c58:	4631      	mov	r1, r6
 8005c5a:	4640      	mov	r0, r8
 8005c5c:	f7ff f8d4 	bl	8004e08 <_free_r>
 8005c60:	e7e1      	b.n	8005c26 <_realloc_r+0x1e>
 8005c62:	4635      	mov	r5, r6
 8005c64:	e7df      	b.n	8005c26 <_realloc_r+0x1e>

08005c66 <__ascii_wctomb>:
 8005c66:	b149      	cbz	r1, 8005c7c <__ascii_wctomb+0x16>
 8005c68:	2aff      	cmp	r2, #255	; 0xff
 8005c6a:	bf85      	ittet	hi
 8005c6c:	238a      	movhi	r3, #138	; 0x8a
 8005c6e:	6003      	strhi	r3, [r0, #0]
 8005c70:	700a      	strbls	r2, [r1, #0]
 8005c72:	f04f 30ff 	movhi.w	r0, #4294967295
 8005c76:	bf98      	it	ls
 8005c78:	2001      	movls	r0, #1
 8005c7a:	4770      	bx	lr
 8005c7c:	4608      	mov	r0, r1
 8005c7e:	4770      	bx	lr

08005c80 <fiprintf>:
 8005c80:	b40e      	push	{r1, r2, r3}
 8005c82:	b503      	push	{r0, r1, lr}
 8005c84:	4601      	mov	r1, r0
 8005c86:	ab03      	add	r3, sp, #12
 8005c88:	4805      	ldr	r0, [pc, #20]	; (8005ca0 <fiprintf+0x20>)
 8005c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c8e:	6800      	ldr	r0, [r0, #0]
 8005c90:	9301      	str	r3, [sp, #4]
 8005c92:	f000 f83f 	bl	8005d14 <_vfiprintf_r>
 8005c96:	b002      	add	sp, #8
 8005c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c9c:	b003      	add	sp, #12
 8005c9e:	4770      	bx	lr
 8005ca0:	20000064 	.word	0x20000064

08005ca4 <abort>:
 8005ca4:	b508      	push	{r3, lr}
 8005ca6:	2006      	movs	r0, #6
 8005ca8:	f000 fa0c 	bl	80060c4 <raise>
 8005cac:	2001      	movs	r0, #1
 8005cae:	f7fb f991 	bl	8000fd4 <_exit>

08005cb2 <_malloc_usable_size_r>:
 8005cb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cb6:	1f18      	subs	r0, r3, #4
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	bfbc      	itt	lt
 8005cbc:	580b      	ldrlt	r3, [r1, r0]
 8005cbe:	18c0      	addlt	r0, r0, r3
 8005cc0:	4770      	bx	lr

08005cc2 <__sfputc_r>:
 8005cc2:	6893      	ldr	r3, [r2, #8]
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	b410      	push	{r4}
 8005cca:	6093      	str	r3, [r2, #8]
 8005ccc:	da08      	bge.n	8005ce0 <__sfputc_r+0x1e>
 8005cce:	6994      	ldr	r4, [r2, #24]
 8005cd0:	42a3      	cmp	r3, r4
 8005cd2:	db01      	blt.n	8005cd8 <__sfputc_r+0x16>
 8005cd4:	290a      	cmp	r1, #10
 8005cd6:	d103      	bne.n	8005ce0 <__sfputc_r+0x1e>
 8005cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cdc:	f000 b934 	b.w	8005f48 <__swbuf_r>
 8005ce0:	6813      	ldr	r3, [r2, #0]
 8005ce2:	1c58      	adds	r0, r3, #1
 8005ce4:	6010      	str	r0, [r2, #0]
 8005ce6:	7019      	strb	r1, [r3, #0]
 8005ce8:	4608      	mov	r0, r1
 8005cea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <__sfputs_r>:
 8005cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cf2:	4606      	mov	r6, r0
 8005cf4:	460f      	mov	r7, r1
 8005cf6:	4614      	mov	r4, r2
 8005cf8:	18d5      	adds	r5, r2, r3
 8005cfa:	42ac      	cmp	r4, r5
 8005cfc:	d101      	bne.n	8005d02 <__sfputs_r+0x12>
 8005cfe:	2000      	movs	r0, #0
 8005d00:	e007      	b.n	8005d12 <__sfputs_r+0x22>
 8005d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d06:	463a      	mov	r2, r7
 8005d08:	4630      	mov	r0, r6
 8005d0a:	f7ff ffda 	bl	8005cc2 <__sfputc_r>
 8005d0e:	1c43      	adds	r3, r0, #1
 8005d10:	d1f3      	bne.n	8005cfa <__sfputs_r+0xa>
 8005d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005d14 <_vfiprintf_r>:
 8005d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d18:	460d      	mov	r5, r1
 8005d1a:	b09d      	sub	sp, #116	; 0x74
 8005d1c:	4614      	mov	r4, r2
 8005d1e:	4698      	mov	r8, r3
 8005d20:	4606      	mov	r6, r0
 8005d22:	b118      	cbz	r0, 8005d2c <_vfiprintf_r+0x18>
 8005d24:	6a03      	ldr	r3, [r0, #32]
 8005d26:	b90b      	cbnz	r3, 8005d2c <_vfiprintf_r+0x18>
 8005d28:	f7fe f962 	bl	8003ff0 <__sinit>
 8005d2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d2e:	07d9      	lsls	r1, r3, #31
 8005d30:	d405      	bmi.n	8005d3e <_vfiprintf_r+0x2a>
 8005d32:	89ab      	ldrh	r3, [r5, #12]
 8005d34:	059a      	lsls	r2, r3, #22
 8005d36:	d402      	bmi.n	8005d3e <_vfiprintf_r+0x2a>
 8005d38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d3a:	f7fe fa6f 	bl	800421c <__retarget_lock_acquire_recursive>
 8005d3e:	89ab      	ldrh	r3, [r5, #12]
 8005d40:	071b      	lsls	r3, r3, #28
 8005d42:	d501      	bpl.n	8005d48 <_vfiprintf_r+0x34>
 8005d44:	692b      	ldr	r3, [r5, #16]
 8005d46:	b99b      	cbnz	r3, 8005d70 <_vfiprintf_r+0x5c>
 8005d48:	4629      	mov	r1, r5
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	f000 f93a 	bl	8005fc4 <__swsetup_r>
 8005d50:	b170      	cbz	r0, 8005d70 <_vfiprintf_r+0x5c>
 8005d52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d54:	07dc      	lsls	r4, r3, #31
 8005d56:	d504      	bpl.n	8005d62 <_vfiprintf_r+0x4e>
 8005d58:	f04f 30ff 	mov.w	r0, #4294967295
 8005d5c:	b01d      	add	sp, #116	; 0x74
 8005d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d62:	89ab      	ldrh	r3, [r5, #12]
 8005d64:	0598      	lsls	r0, r3, #22
 8005d66:	d4f7      	bmi.n	8005d58 <_vfiprintf_r+0x44>
 8005d68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d6a:	f7fe fa58 	bl	800421e <__retarget_lock_release_recursive>
 8005d6e:	e7f3      	b.n	8005d58 <_vfiprintf_r+0x44>
 8005d70:	2300      	movs	r3, #0
 8005d72:	9309      	str	r3, [sp, #36]	; 0x24
 8005d74:	2320      	movs	r3, #32
 8005d76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d7e:	2330      	movs	r3, #48	; 0x30
 8005d80:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005f34 <_vfiprintf_r+0x220>
 8005d84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d88:	f04f 0901 	mov.w	r9, #1
 8005d8c:	4623      	mov	r3, r4
 8005d8e:	469a      	mov	sl, r3
 8005d90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d94:	b10a      	cbz	r2, 8005d9a <_vfiprintf_r+0x86>
 8005d96:	2a25      	cmp	r2, #37	; 0x25
 8005d98:	d1f9      	bne.n	8005d8e <_vfiprintf_r+0x7a>
 8005d9a:	ebba 0b04 	subs.w	fp, sl, r4
 8005d9e:	d00b      	beq.n	8005db8 <_vfiprintf_r+0xa4>
 8005da0:	465b      	mov	r3, fp
 8005da2:	4622      	mov	r2, r4
 8005da4:	4629      	mov	r1, r5
 8005da6:	4630      	mov	r0, r6
 8005da8:	f7ff ffa2 	bl	8005cf0 <__sfputs_r>
 8005dac:	3001      	adds	r0, #1
 8005dae:	f000 80a9 	beq.w	8005f04 <_vfiprintf_r+0x1f0>
 8005db2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005db4:	445a      	add	r2, fp
 8005db6:	9209      	str	r2, [sp, #36]	; 0x24
 8005db8:	f89a 3000 	ldrb.w	r3, [sl]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 80a1 	beq.w	8005f04 <_vfiprintf_r+0x1f0>
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8005dc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005dcc:	f10a 0a01 	add.w	sl, sl, #1
 8005dd0:	9304      	str	r3, [sp, #16]
 8005dd2:	9307      	str	r3, [sp, #28]
 8005dd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005dd8:	931a      	str	r3, [sp, #104]	; 0x68
 8005dda:	4654      	mov	r4, sl
 8005ddc:	2205      	movs	r2, #5
 8005dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005de2:	4854      	ldr	r0, [pc, #336]	; (8005f34 <_vfiprintf_r+0x220>)
 8005de4:	f7fa fa2c 	bl	8000240 <memchr>
 8005de8:	9a04      	ldr	r2, [sp, #16]
 8005dea:	b9d8      	cbnz	r0, 8005e24 <_vfiprintf_r+0x110>
 8005dec:	06d1      	lsls	r1, r2, #27
 8005dee:	bf44      	itt	mi
 8005df0:	2320      	movmi	r3, #32
 8005df2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005df6:	0713      	lsls	r3, r2, #28
 8005df8:	bf44      	itt	mi
 8005dfa:	232b      	movmi	r3, #43	; 0x2b
 8005dfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e00:	f89a 3000 	ldrb.w	r3, [sl]
 8005e04:	2b2a      	cmp	r3, #42	; 0x2a
 8005e06:	d015      	beq.n	8005e34 <_vfiprintf_r+0x120>
 8005e08:	9a07      	ldr	r2, [sp, #28]
 8005e0a:	4654      	mov	r4, sl
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	f04f 0c0a 	mov.w	ip, #10
 8005e12:	4621      	mov	r1, r4
 8005e14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e18:	3b30      	subs	r3, #48	; 0x30
 8005e1a:	2b09      	cmp	r3, #9
 8005e1c:	d94d      	bls.n	8005eba <_vfiprintf_r+0x1a6>
 8005e1e:	b1b0      	cbz	r0, 8005e4e <_vfiprintf_r+0x13a>
 8005e20:	9207      	str	r2, [sp, #28]
 8005e22:	e014      	b.n	8005e4e <_vfiprintf_r+0x13a>
 8005e24:	eba0 0308 	sub.w	r3, r0, r8
 8005e28:	fa09 f303 	lsl.w	r3, r9, r3
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	9304      	str	r3, [sp, #16]
 8005e30:	46a2      	mov	sl, r4
 8005e32:	e7d2      	b.n	8005dda <_vfiprintf_r+0xc6>
 8005e34:	9b03      	ldr	r3, [sp, #12]
 8005e36:	1d19      	adds	r1, r3, #4
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	9103      	str	r1, [sp, #12]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	bfbb      	ittet	lt
 8005e40:	425b      	neglt	r3, r3
 8005e42:	f042 0202 	orrlt.w	r2, r2, #2
 8005e46:	9307      	strge	r3, [sp, #28]
 8005e48:	9307      	strlt	r3, [sp, #28]
 8005e4a:	bfb8      	it	lt
 8005e4c:	9204      	strlt	r2, [sp, #16]
 8005e4e:	7823      	ldrb	r3, [r4, #0]
 8005e50:	2b2e      	cmp	r3, #46	; 0x2e
 8005e52:	d10c      	bne.n	8005e6e <_vfiprintf_r+0x15a>
 8005e54:	7863      	ldrb	r3, [r4, #1]
 8005e56:	2b2a      	cmp	r3, #42	; 0x2a
 8005e58:	d134      	bne.n	8005ec4 <_vfiprintf_r+0x1b0>
 8005e5a:	9b03      	ldr	r3, [sp, #12]
 8005e5c:	1d1a      	adds	r2, r3, #4
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	9203      	str	r2, [sp, #12]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	bfb8      	it	lt
 8005e66:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e6a:	3402      	adds	r4, #2
 8005e6c:	9305      	str	r3, [sp, #20]
 8005e6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005f44 <_vfiprintf_r+0x230>
 8005e72:	7821      	ldrb	r1, [r4, #0]
 8005e74:	2203      	movs	r2, #3
 8005e76:	4650      	mov	r0, sl
 8005e78:	f7fa f9e2 	bl	8000240 <memchr>
 8005e7c:	b138      	cbz	r0, 8005e8e <_vfiprintf_r+0x17a>
 8005e7e:	9b04      	ldr	r3, [sp, #16]
 8005e80:	eba0 000a 	sub.w	r0, r0, sl
 8005e84:	2240      	movs	r2, #64	; 0x40
 8005e86:	4082      	lsls	r2, r0
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	3401      	adds	r4, #1
 8005e8c:	9304      	str	r3, [sp, #16]
 8005e8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e92:	4829      	ldr	r0, [pc, #164]	; (8005f38 <_vfiprintf_r+0x224>)
 8005e94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e98:	2206      	movs	r2, #6
 8005e9a:	f7fa f9d1 	bl	8000240 <memchr>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	d03f      	beq.n	8005f22 <_vfiprintf_r+0x20e>
 8005ea2:	4b26      	ldr	r3, [pc, #152]	; (8005f3c <_vfiprintf_r+0x228>)
 8005ea4:	bb1b      	cbnz	r3, 8005eee <_vfiprintf_r+0x1da>
 8005ea6:	9b03      	ldr	r3, [sp, #12]
 8005ea8:	3307      	adds	r3, #7
 8005eaa:	f023 0307 	bic.w	r3, r3, #7
 8005eae:	3308      	adds	r3, #8
 8005eb0:	9303      	str	r3, [sp, #12]
 8005eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb4:	443b      	add	r3, r7
 8005eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8005eb8:	e768      	b.n	8005d8c <_vfiprintf_r+0x78>
 8005eba:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ebe:	460c      	mov	r4, r1
 8005ec0:	2001      	movs	r0, #1
 8005ec2:	e7a6      	b.n	8005e12 <_vfiprintf_r+0xfe>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	3401      	adds	r4, #1
 8005ec8:	9305      	str	r3, [sp, #20]
 8005eca:	4619      	mov	r1, r3
 8005ecc:	f04f 0c0a 	mov.w	ip, #10
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ed6:	3a30      	subs	r2, #48	; 0x30
 8005ed8:	2a09      	cmp	r2, #9
 8005eda:	d903      	bls.n	8005ee4 <_vfiprintf_r+0x1d0>
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d0c6      	beq.n	8005e6e <_vfiprintf_r+0x15a>
 8005ee0:	9105      	str	r1, [sp, #20]
 8005ee2:	e7c4      	b.n	8005e6e <_vfiprintf_r+0x15a>
 8005ee4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ee8:	4604      	mov	r4, r0
 8005eea:	2301      	movs	r3, #1
 8005eec:	e7f0      	b.n	8005ed0 <_vfiprintf_r+0x1bc>
 8005eee:	ab03      	add	r3, sp, #12
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	462a      	mov	r2, r5
 8005ef4:	4b12      	ldr	r3, [pc, #72]	; (8005f40 <_vfiprintf_r+0x22c>)
 8005ef6:	a904      	add	r1, sp, #16
 8005ef8:	4630      	mov	r0, r6
 8005efa:	f7fd fc55 	bl	80037a8 <_printf_float>
 8005efe:	4607      	mov	r7, r0
 8005f00:	1c78      	adds	r0, r7, #1
 8005f02:	d1d6      	bne.n	8005eb2 <_vfiprintf_r+0x19e>
 8005f04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f06:	07d9      	lsls	r1, r3, #31
 8005f08:	d405      	bmi.n	8005f16 <_vfiprintf_r+0x202>
 8005f0a:	89ab      	ldrh	r3, [r5, #12]
 8005f0c:	059a      	lsls	r2, r3, #22
 8005f0e:	d402      	bmi.n	8005f16 <_vfiprintf_r+0x202>
 8005f10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f12:	f7fe f984 	bl	800421e <__retarget_lock_release_recursive>
 8005f16:	89ab      	ldrh	r3, [r5, #12]
 8005f18:	065b      	lsls	r3, r3, #25
 8005f1a:	f53f af1d 	bmi.w	8005d58 <_vfiprintf_r+0x44>
 8005f1e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f20:	e71c      	b.n	8005d5c <_vfiprintf_r+0x48>
 8005f22:	ab03      	add	r3, sp, #12
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	462a      	mov	r2, r5
 8005f28:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <_vfiprintf_r+0x22c>)
 8005f2a:	a904      	add	r1, sp, #16
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	f7fd fec3 	bl	8003cb8 <_printf_i>
 8005f32:	e7e4      	b.n	8005efe <_vfiprintf_r+0x1ea>
 8005f34:	08006484 	.word	0x08006484
 8005f38:	0800648e 	.word	0x0800648e
 8005f3c:	080037a9 	.word	0x080037a9
 8005f40:	08005cf1 	.word	0x08005cf1
 8005f44:	0800648a 	.word	0x0800648a

08005f48 <__swbuf_r>:
 8005f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4a:	460e      	mov	r6, r1
 8005f4c:	4614      	mov	r4, r2
 8005f4e:	4605      	mov	r5, r0
 8005f50:	b118      	cbz	r0, 8005f5a <__swbuf_r+0x12>
 8005f52:	6a03      	ldr	r3, [r0, #32]
 8005f54:	b90b      	cbnz	r3, 8005f5a <__swbuf_r+0x12>
 8005f56:	f7fe f84b 	bl	8003ff0 <__sinit>
 8005f5a:	69a3      	ldr	r3, [r4, #24]
 8005f5c:	60a3      	str	r3, [r4, #8]
 8005f5e:	89a3      	ldrh	r3, [r4, #12]
 8005f60:	071a      	lsls	r2, r3, #28
 8005f62:	d525      	bpl.n	8005fb0 <__swbuf_r+0x68>
 8005f64:	6923      	ldr	r3, [r4, #16]
 8005f66:	b31b      	cbz	r3, 8005fb0 <__swbuf_r+0x68>
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	6922      	ldr	r2, [r4, #16]
 8005f6c:	1a98      	subs	r0, r3, r2
 8005f6e:	6963      	ldr	r3, [r4, #20]
 8005f70:	b2f6      	uxtb	r6, r6
 8005f72:	4283      	cmp	r3, r0
 8005f74:	4637      	mov	r7, r6
 8005f76:	dc04      	bgt.n	8005f82 <__swbuf_r+0x3a>
 8005f78:	4621      	mov	r1, r4
 8005f7a:	4628      	mov	r0, r5
 8005f7c:	f7ff fd9e 	bl	8005abc <_fflush_r>
 8005f80:	b9e0      	cbnz	r0, 8005fbc <__swbuf_r+0x74>
 8005f82:	68a3      	ldr	r3, [r4, #8]
 8005f84:	3b01      	subs	r3, #1
 8005f86:	60a3      	str	r3, [r4, #8]
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	1c5a      	adds	r2, r3, #1
 8005f8c:	6022      	str	r2, [r4, #0]
 8005f8e:	701e      	strb	r6, [r3, #0]
 8005f90:	6962      	ldr	r2, [r4, #20]
 8005f92:	1c43      	adds	r3, r0, #1
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d004      	beq.n	8005fa2 <__swbuf_r+0x5a>
 8005f98:	89a3      	ldrh	r3, [r4, #12]
 8005f9a:	07db      	lsls	r3, r3, #31
 8005f9c:	d506      	bpl.n	8005fac <__swbuf_r+0x64>
 8005f9e:	2e0a      	cmp	r6, #10
 8005fa0:	d104      	bne.n	8005fac <__swbuf_r+0x64>
 8005fa2:	4621      	mov	r1, r4
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	f7ff fd89 	bl	8005abc <_fflush_r>
 8005faa:	b938      	cbnz	r0, 8005fbc <__swbuf_r+0x74>
 8005fac:	4638      	mov	r0, r7
 8005fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fb0:	4621      	mov	r1, r4
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	f000 f806 	bl	8005fc4 <__swsetup_r>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	d0d5      	beq.n	8005f68 <__swbuf_r+0x20>
 8005fbc:	f04f 37ff 	mov.w	r7, #4294967295
 8005fc0:	e7f4      	b.n	8005fac <__swbuf_r+0x64>
	...

08005fc4 <__swsetup_r>:
 8005fc4:	b538      	push	{r3, r4, r5, lr}
 8005fc6:	4b2a      	ldr	r3, [pc, #168]	; (8006070 <__swsetup_r+0xac>)
 8005fc8:	4605      	mov	r5, r0
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	460c      	mov	r4, r1
 8005fce:	b118      	cbz	r0, 8005fd8 <__swsetup_r+0x14>
 8005fd0:	6a03      	ldr	r3, [r0, #32]
 8005fd2:	b90b      	cbnz	r3, 8005fd8 <__swsetup_r+0x14>
 8005fd4:	f7fe f80c 	bl	8003ff0 <__sinit>
 8005fd8:	89a3      	ldrh	r3, [r4, #12]
 8005fda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fde:	0718      	lsls	r0, r3, #28
 8005fe0:	d422      	bmi.n	8006028 <__swsetup_r+0x64>
 8005fe2:	06d9      	lsls	r1, r3, #27
 8005fe4:	d407      	bmi.n	8005ff6 <__swsetup_r+0x32>
 8005fe6:	2309      	movs	r3, #9
 8005fe8:	602b      	str	r3, [r5, #0]
 8005fea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fee:	81a3      	strh	r3, [r4, #12]
 8005ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff4:	e034      	b.n	8006060 <__swsetup_r+0x9c>
 8005ff6:	0758      	lsls	r0, r3, #29
 8005ff8:	d512      	bpl.n	8006020 <__swsetup_r+0x5c>
 8005ffa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ffc:	b141      	cbz	r1, 8006010 <__swsetup_r+0x4c>
 8005ffe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006002:	4299      	cmp	r1, r3
 8006004:	d002      	beq.n	800600c <__swsetup_r+0x48>
 8006006:	4628      	mov	r0, r5
 8006008:	f7fe fefe 	bl	8004e08 <_free_r>
 800600c:	2300      	movs	r3, #0
 800600e:	6363      	str	r3, [r4, #52]	; 0x34
 8006010:	89a3      	ldrh	r3, [r4, #12]
 8006012:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006016:	81a3      	strh	r3, [r4, #12]
 8006018:	2300      	movs	r3, #0
 800601a:	6063      	str	r3, [r4, #4]
 800601c:	6923      	ldr	r3, [r4, #16]
 800601e:	6023      	str	r3, [r4, #0]
 8006020:	89a3      	ldrh	r3, [r4, #12]
 8006022:	f043 0308 	orr.w	r3, r3, #8
 8006026:	81a3      	strh	r3, [r4, #12]
 8006028:	6923      	ldr	r3, [r4, #16]
 800602a:	b94b      	cbnz	r3, 8006040 <__swsetup_r+0x7c>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006032:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006036:	d003      	beq.n	8006040 <__swsetup_r+0x7c>
 8006038:	4621      	mov	r1, r4
 800603a:	4628      	mov	r0, r5
 800603c:	f000 f884 	bl	8006148 <__smakebuf_r>
 8006040:	89a0      	ldrh	r0, [r4, #12]
 8006042:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006046:	f010 0301 	ands.w	r3, r0, #1
 800604a:	d00a      	beq.n	8006062 <__swsetup_r+0x9e>
 800604c:	2300      	movs	r3, #0
 800604e:	60a3      	str	r3, [r4, #8]
 8006050:	6963      	ldr	r3, [r4, #20]
 8006052:	425b      	negs	r3, r3
 8006054:	61a3      	str	r3, [r4, #24]
 8006056:	6923      	ldr	r3, [r4, #16]
 8006058:	b943      	cbnz	r3, 800606c <__swsetup_r+0xa8>
 800605a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800605e:	d1c4      	bne.n	8005fea <__swsetup_r+0x26>
 8006060:	bd38      	pop	{r3, r4, r5, pc}
 8006062:	0781      	lsls	r1, r0, #30
 8006064:	bf58      	it	pl
 8006066:	6963      	ldrpl	r3, [r4, #20]
 8006068:	60a3      	str	r3, [r4, #8]
 800606a:	e7f4      	b.n	8006056 <__swsetup_r+0x92>
 800606c:	2000      	movs	r0, #0
 800606e:	e7f7      	b.n	8006060 <__swsetup_r+0x9c>
 8006070:	20000064 	.word	0x20000064

08006074 <_raise_r>:
 8006074:	291f      	cmp	r1, #31
 8006076:	b538      	push	{r3, r4, r5, lr}
 8006078:	4604      	mov	r4, r0
 800607a:	460d      	mov	r5, r1
 800607c:	d904      	bls.n	8006088 <_raise_r+0x14>
 800607e:	2316      	movs	r3, #22
 8006080:	6003      	str	r3, [r0, #0]
 8006082:	f04f 30ff 	mov.w	r0, #4294967295
 8006086:	bd38      	pop	{r3, r4, r5, pc}
 8006088:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800608a:	b112      	cbz	r2, 8006092 <_raise_r+0x1e>
 800608c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006090:	b94b      	cbnz	r3, 80060a6 <_raise_r+0x32>
 8006092:	4620      	mov	r0, r4
 8006094:	f000 f830 	bl	80060f8 <_getpid_r>
 8006098:	462a      	mov	r2, r5
 800609a:	4601      	mov	r1, r0
 800609c:	4620      	mov	r0, r4
 800609e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060a2:	f000 b817 	b.w	80060d4 <_kill_r>
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d00a      	beq.n	80060c0 <_raise_r+0x4c>
 80060aa:	1c59      	adds	r1, r3, #1
 80060ac:	d103      	bne.n	80060b6 <_raise_r+0x42>
 80060ae:	2316      	movs	r3, #22
 80060b0:	6003      	str	r3, [r0, #0]
 80060b2:	2001      	movs	r0, #1
 80060b4:	e7e7      	b.n	8006086 <_raise_r+0x12>
 80060b6:	2400      	movs	r4, #0
 80060b8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80060bc:	4628      	mov	r0, r5
 80060be:	4798      	blx	r3
 80060c0:	2000      	movs	r0, #0
 80060c2:	e7e0      	b.n	8006086 <_raise_r+0x12>

080060c4 <raise>:
 80060c4:	4b02      	ldr	r3, [pc, #8]	; (80060d0 <raise+0xc>)
 80060c6:	4601      	mov	r1, r0
 80060c8:	6818      	ldr	r0, [r3, #0]
 80060ca:	f7ff bfd3 	b.w	8006074 <_raise_r>
 80060ce:	bf00      	nop
 80060d0:	20000064 	.word	0x20000064

080060d4 <_kill_r>:
 80060d4:	b538      	push	{r3, r4, r5, lr}
 80060d6:	4d07      	ldr	r5, [pc, #28]	; (80060f4 <_kill_r+0x20>)
 80060d8:	2300      	movs	r3, #0
 80060da:	4604      	mov	r4, r0
 80060dc:	4608      	mov	r0, r1
 80060de:	4611      	mov	r1, r2
 80060e0:	602b      	str	r3, [r5, #0]
 80060e2:	f7fa ff67 	bl	8000fb4 <_kill>
 80060e6:	1c43      	adds	r3, r0, #1
 80060e8:	d102      	bne.n	80060f0 <_kill_r+0x1c>
 80060ea:	682b      	ldr	r3, [r5, #0]
 80060ec:	b103      	cbz	r3, 80060f0 <_kill_r+0x1c>
 80060ee:	6023      	str	r3, [r4, #0]
 80060f0:	bd38      	pop	{r3, r4, r5, pc}
 80060f2:	bf00      	nop
 80060f4:	200003dc 	.word	0x200003dc

080060f8 <_getpid_r>:
 80060f8:	f7fa bf54 	b.w	8000fa4 <_getpid>

080060fc <__swhatbuf_r>:
 80060fc:	b570      	push	{r4, r5, r6, lr}
 80060fe:	460c      	mov	r4, r1
 8006100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006104:	2900      	cmp	r1, #0
 8006106:	b096      	sub	sp, #88	; 0x58
 8006108:	4615      	mov	r5, r2
 800610a:	461e      	mov	r6, r3
 800610c:	da0d      	bge.n	800612a <__swhatbuf_r+0x2e>
 800610e:	89a3      	ldrh	r3, [r4, #12]
 8006110:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006114:	f04f 0100 	mov.w	r1, #0
 8006118:	bf0c      	ite	eq
 800611a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800611e:	2340      	movne	r3, #64	; 0x40
 8006120:	2000      	movs	r0, #0
 8006122:	6031      	str	r1, [r6, #0]
 8006124:	602b      	str	r3, [r5, #0]
 8006126:	b016      	add	sp, #88	; 0x58
 8006128:	bd70      	pop	{r4, r5, r6, pc}
 800612a:	466a      	mov	r2, sp
 800612c:	f000 f848 	bl	80061c0 <_fstat_r>
 8006130:	2800      	cmp	r0, #0
 8006132:	dbec      	blt.n	800610e <__swhatbuf_r+0x12>
 8006134:	9901      	ldr	r1, [sp, #4]
 8006136:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800613a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800613e:	4259      	negs	r1, r3
 8006140:	4159      	adcs	r1, r3
 8006142:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006146:	e7eb      	b.n	8006120 <__swhatbuf_r+0x24>

08006148 <__smakebuf_r>:
 8006148:	898b      	ldrh	r3, [r1, #12]
 800614a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800614c:	079d      	lsls	r5, r3, #30
 800614e:	4606      	mov	r6, r0
 8006150:	460c      	mov	r4, r1
 8006152:	d507      	bpl.n	8006164 <__smakebuf_r+0x1c>
 8006154:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	6123      	str	r3, [r4, #16]
 800615c:	2301      	movs	r3, #1
 800615e:	6163      	str	r3, [r4, #20]
 8006160:	b002      	add	sp, #8
 8006162:	bd70      	pop	{r4, r5, r6, pc}
 8006164:	ab01      	add	r3, sp, #4
 8006166:	466a      	mov	r2, sp
 8006168:	f7ff ffc8 	bl	80060fc <__swhatbuf_r>
 800616c:	9900      	ldr	r1, [sp, #0]
 800616e:	4605      	mov	r5, r0
 8006170:	4630      	mov	r0, r6
 8006172:	f7fe febd 	bl	8004ef0 <_malloc_r>
 8006176:	b948      	cbnz	r0, 800618c <__smakebuf_r+0x44>
 8006178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800617c:	059a      	lsls	r2, r3, #22
 800617e:	d4ef      	bmi.n	8006160 <__smakebuf_r+0x18>
 8006180:	f023 0303 	bic.w	r3, r3, #3
 8006184:	f043 0302 	orr.w	r3, r3, #2
 8006188:	81a3      	strh	r3, [r4, #12]
 800618a:	e7e3      	b.n	8006154 <__smakebuf_r+0xc>
 800618c:	89a3      	ldrh	r3, [r4, #12]
 800618e:	6020      	str	r0, [r4, #0]
 8006190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006194:	81a3      	strh	r3, [r4, #12]
 8006196:	9b00      	ldr	r3, [sp, #0]
 8006198:	6163      	str	r3, [r4, #20]
 800619a:	9b01      	ldr	r3, [sp, #4]
 800619c:	6120      	str	r0, [r4, #16]
 800619e:	b15b      	cbz	r3, 80061b8 <__smakebuf_r+0x70>
 80061a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061a4:	4630      	mov	r0, r6
 80061a6:	f000 f81d 	bl	80061e4 <_isatty_r>
 80061aa:	b128      	cbz	r0, 80061b8 <__smakebuf_r+0x70>
 80061ac:	89a3      	ldrh	r3, [r4, #12]
 80061ae:	f023 0303 	bic.w	r3, r3, #3
 80061b2:	f043 0301 	orr.w	r3, r3, #1
 80061b6:	81a3      	strh	r3, [r4, #12]
 80061b8:	89a3      	ldrh	r3, [r4, #12]
 80061ba:	431d      	orrs	r5, r3
 80061bc:	81a5      	strh	r5, [r4, #12]
 80061be:	e7cf      	b.n	8006160 <__smakebuf_r+0x18>

080061c0 <_fstat_r>:
 80061c0:	b538      	push	{r3, r4, r5, lr}
 80061c2:	4d07      	ldr	r5, [pc, #28]	; (80061e0 <_fstat_r+0x20>)
 80061c4:	2300      	movs	r3, #0
 80061c6:	4604      	mov	r4, r0
 80061c8:	4608      	mov	r0, r1
 80061ca:	4611      	mov	r1, r2
 80061cc:	602b      	str	r3, [r5, #0]
 80061ce:	f7fa ff50 	bl	8001072 <_fstat>
 80061d2:	1c43      	adds	r3, r0, #1
 80061d4:	d102      	bne.n	80061dc <_fstat_r+0x1c>
 80061d6:	682b      	ldr	r3, [r5, #0]
 80061d8:	b103      	cbz	r3, 80061dc <_fstat_r+0x1c>
 80061da:	6023      	str	r3, [r4, #0]
 80061dc:	bd38      	pop	{r3, r4, r5, pc}
 80061de:	bf00      	nop
 80061e0:	200003dc 	.word	0x200003dc

080061e4 <_isatty_r>:
 80061e4:	b538      	push	{r3, r4, r5, lr}
 80061e6:	4d06      	ldr	r5, [pc, #24]	; (8006200 <_isatty_r+0x1c>)
 80061e8:	2300      	movs	r3, #0
 80061ea:	4604      	mov	r4, r0
 80061ec:	4608      	mov	r0, r1
 80061ee:	602b      	str	r3, [r5, #0]
 80061f0:	f7fa ff4f 	bl	8001092 <_isatty>
 80061f4:	1c43      	adds	r3, r0, #1
 80061f6:	d102      	bne.n	80061fe <_isatty_r+0x1a>
 80061f8:	682b      	ldr	r3, [r5, #0]
 80061fa:	b103      	cbz	r3, 80061fe <_isatty_r+0x1a>
 80061fc:	6023      	str	r3, [r4, #0]
 80061fe:	bd38      	pop	{r3, r4, r5, pc}
 8006200:	200003dc 	.word	0x200003dc

08006204 <_init>:
 8006204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006206:	bf00      	nop
 8006208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800620a:	bc08      	pop	{r3}
 800620c:	469e      	mov	lr, r3
 800620e:	4770      	bx	lr

08006210 <_fini>:
 8006210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006212:	bf00      	nop
 8006214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006216:	bc08      	pop	{r3}
 8006218:	469e      	mov	lr, r3
 800621a:	4770      	bx	lr
