#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 11 23:35:06 2024
# Process ID: 63788
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent64088 C:\Users\C27Brandon.Sweitzer\code\ece281-lab4\elevator_fsm.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 877.391 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 11 23:37:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Thu Apr 11 23:37:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 11 23:43:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Thu Apr 11 23:43:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 11 23:47:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Thu Apr 11 23:47:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 11 23:49:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Thu Apr 11 23:49:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_basys3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_basys3
WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:14]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:38]
WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:62]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:74]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:86]
WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:98]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:110]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:123]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:136]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:149]
WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:162]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:175]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:189]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:203]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:217]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:231]
WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:245]
WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:259]
WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:280]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:424]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:454]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:473]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:494]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:514]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:531]
WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:548]
WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:569]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:579]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:594]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:619]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:634]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:645]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:663]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:698]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:711]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:724]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:738]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:752]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:762]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:782]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_PS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:798]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:818]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:833]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:843]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:861]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:871]
WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:886]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:902]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:913]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:923]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:933]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:943]
WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:953]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:981]
WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1030]
WARNING: [Synth 8-2490] overwriting previous definition of module CMACE4 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1840]
WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2756]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2766]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2812]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2883]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2931]
WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:2989]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3048]
WARNING: [Synth 8-2490] overwriting previous definition of module DPHY_DIFFINBUF [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3065]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3087]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3160]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3234]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3313]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3430]
WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3564]
WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3716]
WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3725]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3737]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3770]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3784]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3801]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3819]
WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3837]
WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3854]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3867]
WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3880]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3893]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3926]
WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3940]
WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3986]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4000]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4018]
WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4038]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1738.090 ; gain = 36.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:184]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1771.328 ; gain = 69.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1771.328 ; gain = 69.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1771.328 ; gain = 69.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.918 ; gain = 401.051
24 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2102.918 ; gain = 401.051
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2105.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
ERROR: [Synth 8-422] missing port association for 'o_sel' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:181]
ERROR: [Synth 8-285] failed synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2141.852 ; gain = 36.363
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.184 ; gain = 0.074
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal o_sel cannot have actual OPEN [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2146.941 ; gain = 3.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2147.004 ; gain = 3.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2147.004 ; gain = 3.895
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.645 ; gain = 16.660
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2159.645 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal o_sel cannot have actual OPEN [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2159.645 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2159.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2159.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2188.891 ; gain = 29.246
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 00:07:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Fri Apr 12 00:07:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2188.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 00:24:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Fri Apr 12 00:24:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
WARNING: [Synth 8-3848] Net seg in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:86]
WARNING: [Synth 8-3848] Net an in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port seg[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.891 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2188.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2200.703 ; gain = 11.812
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2200.703 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal o_sel cannot have actual OPEN [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-637] synthesizing blackbox instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2200.703 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2200.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2200.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2208.648 ; gain = 7.945
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.648 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal o_sel cannot have actual OPEN [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.648 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2208.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2268.168 ; gain = 59.520
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 00:42:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Fri Apr 12 00:42:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2268.168 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.168 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal o_sel cannot have actual OPEN [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:47]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:48]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:49]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:50]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:51]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:52]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:53]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:54]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:55]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:56]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:57]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:58]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:59]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:61]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 5 wide [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:62]
WARNING: [Synth 8-153] case item 5'b10000 will never be executed [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.168 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2268.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.051 ; gain = 13.883
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 16:14:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Fri Apr 12 16:14:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 16:17:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Fri Apr 12 16:17:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
