Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov 30 11:30:10 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              49 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|          Clock Signal         |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|  ctrl_out[0]                  |                                 |                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                | IE_IBUF                         | cpu/ctrl_unit/ISR_req_reg[0] |                1 |              1 |         1.00 |
|  cpu/ctrl_unit/state_reg[4]_0 |                                 |                              |                1 |              2 |         2.00 |
|  cpu/ctrl_unit/state_reg[4]_1 |                                 |                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                |                                 | rst_IBUF                     |                3 |              5 |         1.67 |
| ~clk_IBUF_BUFG                | cpu/ctrl_unit/state_reg[4]_5    | rst_IBUF                     |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG                | cpu/ctrl_unit/E[0]              | cpu/ctrl_unit/ISR_req_reg[0] |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG                | cpu/ctrl_unit/state_reg[2]_0[0] |                              |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                | cpu/ctrl_unit/state_reg[2]_1[0] | rst_IBUF                     |               13 |             32 |         2.46 |
+-------------------------------+---------------------------------+------------------------------+------------------+----------------+--------------+


