library ieee;
use ieee.std_logic_1164.all;

entity xnor_gate is
	port(a,b: in std_logic; c: out std_logic);
end entity;

architecture xnor_arc of xnor_gate is
begin
	c<= a xnor b;
end architecture;	