A. Al-Yamani , N. Devta-Prasanna , E. Chmelar , M. Grinchuk , A. Gunda, Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.5, p.907-918, May 2007[doi>10.1109/TCAD.2006.884582]
Ismet Bayraktaroglu , Alex Orailoglu, Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs, IEEE Transactions on Computers, v.52 n.11, p.1480-1489, November 2003[doi>10.1109/TC.2003.1244945]
Chen, Z. and Xiang, D.2010a. Low-capture power at-speed testing using partial launch-on-capture test scheme. InProceedings of the IEEE VLSI Test Symposium. 141--146.
Zhen Chen , Dong Xiang, A novel test application scheme for high transition fault coverage and low test cost, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.966-976, June 2010[doi>10.1109/TCAD.2010.2048359]
Zhen Chen , Krishnendu Chakrabarty , Dong Xiang, MVP: capture-power reduction with minimum-violations partitioning for delay testing, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Cheng, K. T., Devadas, S., and Keutzer, K.1993. Delay-fault test generation and synthesis for testability under a standard scan design methodology.IEEE Trans. Comput.-Aid. Des. 12, 8, 1217--1231.
Ramyanshu Datta , Ravi Gupta , Antony Sebastine , Jacob A. Abraham , Manuel d'Abreu, Tri-Scan: A Novel DFT Technique for CMOS Path Delay Fault Testing, Proceedings of the International Test Conference on International Test Conference, p.1118-1127, October 26-28, 2004
Bulent I. Dervisoglu , Gayvin E. Stong, Design for Testability: Using Scanpath Techniques for Path-Delay Test and Measurement, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.365-374, October 26-30, 1991
Krstic, A. and Cheng, K.-T.1998.Delay Fault Testing for VLSI Circuits.Kluwer Academic Publishers.
Xijiang Lin , Ron Press , Janusz Rajski , Paul Reuter , Thomas Rinderknecht , Bruce Swanson , Nagesh Tamarapalli, High-Frequency, At-Speed Scan Testing, IEEE Design & Test, v.20 n.5, p.17-25, September 2003[doi>10.1109/MDT.2003.1232252]
Xiao Liu , Michael S. Hsiao , Sreejit Chakravarty , Paul J. Thadikaran, Efficient techniques for transition testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.258-278, April 2005[doi>10.1145/1059876.1059880]
Subhasish Mitra , Kee Sup Kim, X-Compact: An Efficient Response Compaction Technique for Test Cost Reduction, Proceedings of the 2002 IEEE International Test Conference, p.311, October 07-10, 2002
S. Mitra , Kee Sup Kim, X-compact: an efficient response compaction technique, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.3, p.421-432, November 2006[doi>10.1109/TCAD.2004.823341]
Somnath Paul , Hamid Mahmoodi , Swarup Bhunia, Low-overheadFmaxcalibration at multiple operating points using delay-sensitivity-based path selection, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.2, p.1-34, February 2010[doi>10.1145/1698759.1698769]
Ilia Polian , Hideo Fujiwara, Functional Constraints vs. Test Compression in Scan-Based Delay Testing, Journal of Electronic Testing: Theory and Applications, v.23 n.5, p.445-455, October   2007[doi>10.1007/s10836-007-5013-7]
I. Pomeranz , S. M. Reddy, At-speed delay testing of synchronous sequential circuits, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.177, June 08-12, 1992, Anaheim, California, USA
J. Rajski , J. Tyszer , M. Kassab , N. Mukherjee, Embedded deterministic test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.5, p.776-792, November 2006[doi>10.1109/TCAD.2004.826558]
Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
Savir, J. and Patil, S.1994. Broad-side delay test.IEEE Trans. Comput.-Aid. Des. 13, 8, 1057--1064.
Shah, M. A. and Patel, J. H.2001. Enhancement of the Illinois scan architecture for use with multiple scan inputs. InProceedings of the IEEE International Symposium on VLSI Emerging Trends in VLSI System Design.
Smith, G. L.1985. Model for delay faults based upon paths. InProceedings of the IEEE International Test Conference. 342--349.
Rajeshwary Tayade , Jacob A. Abraham, Critical Path Selection for Delay Test Considering Coupling Noise, Proceedings of the 2008 13th European Test Symposium, p.119-124, May 25-29, 2008[doi>10.1109/ETS.2008.28]
Prab Varma, On path delay testing in a standard scan environment, Proceedings of the 1994 international conference on Test, October 02-06, 1994, Washington, D.C.
Zhanglei Wang , Krishnendu Chakrabarty, Test data compression using selective encoding of scan slices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.11, p.1429-1440, November 2008[doi>10.1109/TVLSI.2008.2000674]
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Sying-Jyan Wang , Kuo-Lin Peng , Kuang-Cyun Hsiao , Katherine Shu-Min Li, Layout-aware scan chain reorder for launch-off-shift transition test coverage, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.4, p.1-16, September 2008[doi>10.1145/1391962.1391972]
Meng-Fan Wu , Jiun-Lang Huang , Xiaoqing Wen , Kohei Miyase, Power supply noise reduction for at-speed scan testing in linear-decompression environment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.11, p.1767-1776, November 2009[doi>10.1109/TCAD.2009.2030440]
Xiang, D. and Chen, Z.2009. Compact test generation for complete coverage of path delay faults in a standard scanned circuit. InProceedings of the International Workshop on Register-Transfer Level Testing. 67--75.
Dong Xiang , Kaiwei Li , Jiaguang Sun , Hideo Fujiwara, Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction, IEEE Transactions on Computers, v.56 n.4, p.557-562, April 2007[doi>10.1109/TC.2007.1002]
Dong Xiang , Krishnendu Chakrabarty , Dianwei Hu , Hideo Fujiwara, Scan Testing for Complete Coverage of Path Delay Faults with Reduced Test Data Volume, Test Application Time, and Hardware Cost, Proceedings of the 16th Asian Test Symposium, p.329-334, October 08-11, 2007
Dong Xiang , Dianwei Hu , Qiang Xu , Alex Orailoglu, Low-power scan testing for test data compression using a routing-driven scan architecture, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.1101-1105, July 2009[doi>10.1109/TCAD.2009.2018775]
Dong Xiang , Boxue Yin , Kwang-Ting Cheng, Dynamic Test Compaction for Transition Faults in Broadside Scan Testing Based on an Influence Cone Measure, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.251-256, May 03-07, 2009[doi>10.1109/VTS.2009.14]
Gefu Xu , Adit D. Singh, Delay Test Scan Flip-Flop: DFT for High Coverage Delay Testing, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.763-768, January 06-10, 2007[doi>10.1109/VLSID.2007.61]
