0.6
2019.1
May 24 2019
14:51:52
/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sim_1/new/tb_Dlatch.sv,1731852266,systemVerilog,,,,tb_Dlatch,,,,,,,,
/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sim_1/new/tb_flipflop.sv,1731851710,systemVerilog,,,,tb_flipflop,,,,,,,,
/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sim_1/new/tb_rege.sv,1731854537,systemVerilog,,,,tb_rege,,,,,,,,
/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/Dlatch.sv,1731853252,systemVerilog,,/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/filpflop.sv,,Dlatch,,,,,,,,
/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/filpflop.sv,1731854509,systemVerilog,,/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/reg.sv,,flipflop,,,,,,,,
/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/reg.sv,1731854598,systemVerilog,,/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sim_1/new/tb_rege.sv,,rege,,,,,,,,
