<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_4_no_rel'" level="0">
<item name = "Date">Fri Dec 21 17:13:03 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">try_single_function</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.88, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">74689, 74689, 74689, 74689, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">74688, 74688, 778, -, -, 96, no</column>
<column name=" + Loop 1.1">776, 776, 194, -, -, 4, no</column>
<column name="  ++ Loop 1.1.1">192, 192, 48, -, -, 4, no</column>
<column name="   +++ Loop 1.1.1.1">45, 45, 15, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">12, 12, 4, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 690, 337</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 146</column>
<column name="Register">-, -, 221, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_g8j_x_U700">ShuffleNetV2_mux_g8j, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ShuffleNetV2_mac_cud_x_U701">ShuffleNetV2_mac_cud, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_3_fu_623_p2">+, 0, 26, 12, 7, 1</column>
<column name="h_3_fu_758_p2">+, 0, 14, 9, 3, 1</column>
<column name="m_3_fu_791_p2">+, 0, 11, 8, 1, 2</column>
<column name="n_3_fu_870_p2">+, 0, 11, 8, 2, 1</column>
<column name="next_mul_fu_546_p2">+, 0, 50, 20, 15, 8</column>
<column name="next_urem_fu_718_p2">+, 0, 26, 12, 7, 1</column>
<column name="output_V_d0">+, 0, 29, 13, 8, 8</column>
<column name="tmp1_fu_797_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp2_fu_876_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp_5_fu_886_p2">+, 0, 14, 9, 3, 3</column>
<column name="tmp_70_fu_681_p2">+, 0, 41, 17, 12, 12</column>
<column name="tmp_74_fu_742_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_75_fu_768_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_78_fu_817_p2">+, 0, 41, 17, 12, 12</column>
<column name="tmp_82_fu_854_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_83_fu_896_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_s_fu_807_p2">+, 0, 14, 9, 3, 3</column>
<column name="w_3_fu_988_p2">+, 0, 14, 9, 3, 1</column>
<column name="tmp_65_fu_573_p2">-, 0, 35, 15, 10, 10</column>
<column name="tmp_68_fu_607_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_69_fu_667_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_72_fu_706_p2">-, 0, 44, 18, 13, 13</column>
<column name="tmp_77_fu_779_p2">-, 0, 38, 16, 11, 11</column>
<column name="tmp_81_fu_844_p2">-, 0, 32, 14, 9, 9</column>
<column name="exitcond1_fu_712_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond2_fu_752_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond3_fu_785_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond9_fu_617_p2">icmp, 0, 0, 4, 7, 7</column>
<column name="exitcond_fu_864_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_73_fu_724_p2">icmp, 0, 0, 4, 7, 5</column>
<column name="idx_urem_fu_730_p3">select, 0, 0, 7, 1, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="co_reg_442">9, 2, 7, 14</column>
<column name="h_reg_476">9, 2, 3, 6</column>
<column name="m_reg_512">9, 2, 2, 4</column>
<column name="n_reg_535">9, 2, 2, 4</column>
<column name="p_09_1_reg_523">9, 2, 8, 16</column>
<column name="p_s_reg_500">9, 2, 8, 16</column>
<column name="phi_mul_reg_453">9, 2, 15, 30</column>
<column name="phi_urem_reg_464">9, 2, 7, 14</column>
<column name="w_reg_488">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="arrayNo_cast_reg_1028">7, 0, 32, 25</column>
<column name="bias_V_addr_reg_1023">7, 0, 7, 0</column>
<column name="co_3_reg_1018">7, 0, 7, 0</column>
<column name="co_reg_442">7, 0, 7, 0</column>
<column name="h_reg_476">3, 0, 3, 0</column>
<column name="m_3_reg_1072">2, 0, 2, 0</column>
<column name="m_reg_512">2, 0, 2, 0</column>
<column name="n_3_reg_1100">2, 0, 2, 0</column>
<column name="n_reg_535">2, 0, 2, 0</column>
<column name="next_mul_reg_1000">15, 0, 15, 0</column>
<column name="output_V_addr_reg_1051">12, 0, 12, 0</column>
<column name="p_09_1_reg_523">8, 0, 8, 0</column>
<column name="p_s_reg_500">8, 0, 8, 0</column>
<column name="phi_mul_reg_453">15, 0, 15, 0</column>
<column name="phi_urem_reg_464">7, 0, 7, 0</column>
<column name="tmp_72_reg_1038">12, 0, 13, 1</column>
<column name="tmp_77_reg_1064">11, 0, 11, 0</column>
<column name="tmp_78_cast_reg_1005">11, 0, 11, 0</column>
<column name="tmp_79_reg_1077">6, 0, 6, 0</column>
<column name="tmp_80_reg_1082">8, 0, 8, 0</column>
<column name="tmp_81_cast_reg_1010">11, 0, 12, 1</column>
<column name="tmp_81_reg_1087">8, 0, 9, 1</column>
<column name="tmp_83_reg_1105">9, 0, 9, 0</column>
<column name="tmp_86_cast_reg_1033">11, 0, 12, 1</column>
<column name="tmp_reg_1235">8, 0, 8, 0</column>
<column name="w_reg_488">3, 0, 3, 0</column>
<column name="weight_V_load_reg_1230">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_4_no_rel, return value</column>
<column name="weight_V_address0">out, 10, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_q0">in, 8, ap_memory, weight_V, array</column>
<column name="bias_V_address0">out, 7, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 12, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_96_4x4_p_V_24_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_24, array</column>
<column name="buffer1_1_96_4x4_p_V_24_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_24, array</column>
<column name="buffer1_1_96_4x4_p_V_24_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_24, array</column>
<column name="buffer1_1_96_4x4_p_V_1_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_1, array</column>
<column name="buffer1_1_96_4x4_p_V_1_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_1, array</column>
<column name="buffer1_1_96_4x4_p_V_1_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_1, array</column>
<column name="buffer1_1_96_4x4_p_V_2_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_2, array</column>
<column name="buffer1_1_96_4x4_p_V_2_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_2, array</column>
<column name="buffer1_1_96_4x4_p_V_2_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_2, array</column>
<column name="buffer1_1_96_4x4_p_V_3_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_3, array</column>
<column name="buffer1_1_96_4x4_p_V_3_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_3, array</column>
<column name="buffer1_1_96_4x4_p_V_3_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_3, array</column>
<column name="buffer1_1_96_4x4_p_V_4_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_4, array</column>
<column name="buffer1_1_96_4x4_p_V_4_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_4, array</column>
<column name="buffer1_1_96_4x4_p_V_4_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_4, array</column>
<column name="buffer1_1_96_4x4_p_V_5_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_5, array</column>
<column name="buffer1_1_96_4x4_p_V_5_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_5, array</column>
<column name="buffer1_1_96_4x4_p_V_5_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_5, array</column>
<column name="buffer1_1_96_4x4_p_V_6_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_6, array</column>
<column name="buffer1_1_96_4x4_p_V_6_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_6, array</column>
<column name="buffer1_1_96_4x4_p_V_6_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_6, array</column>
<column name="buffer1_1_96_4x4_p_V_7_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_7, array</column>
<column name="buffer1_1_96_4x4_p_V_7_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_7, array</column>
<column name="buffer1_1_96_4x4_p_V_7_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_7, array</column>
<column name="buffer1_1_96_4x4_p_V_8_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_8, array</column>
<column name="buffer1_1_96_4x4_p_V_8_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_8, array</column>
<column name="buffer1_1_96_4x4_p_V_8_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_8, array</column>
<column name="buffer1_1_96_4x4_p_V_9_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_9, array</column>
<column name="buffer1_1_96_4x4_p_V_9_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_9, array</column>
<column name="buffer1_1_96_4x4_p_V_9_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_9, array</column>
<column name="buffer1_1_96_4x4_p_V_10_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_10, array</column>
<column name="buffer1_1_96_4x4_p_V_10_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_10, array</column>
<column name="buffer1_1_96_4x4_p_V_10_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_10, array</column>
<column name="buffer1_1_96_4x4_p_V_11_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_11, array</column>
<column name="buffer1_1_96_4x4_p_V_11_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_11, array</column>
<column name="buffer1_1_96_4x4_p_V_11_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_11, array</column>
<column name="buffer1_1_96_4x4_p_V_12_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_12, array</column>
<column name="buffer1_1_96_4x4_p_V_12_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_12, array</column>
<column name="buffer1_1_96_4x4_p_V_12_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_12, array</column>
<column name="buffer1_1_96_4x4_p_V_13_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_13, array</column>
<column name="buffer1_1_96_4x4_p_V_13_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_13, array</column>
<column name="buffer1_1_96_4x4_p_V_13_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_13, array</column>
<column name="buffer1_1_96_4x4_p_V_14_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_14, array</column>
<column name="buffer1_1_96_4x4_p_V_14_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_14, array</column>
<column name="buffer1_1_96_4x4_p_V_14_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_14, array</column>
<column name="buffer1_1_96_4x4_p_V_15_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_15, array</column>
<column name="buffer1_1_96_4x4_p_V_15_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_15, array</column>
<column name="buffer1_1_96_4x4_p_V_15_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_15, array</column>
<column name="buffer1_1_96_4x4_p_V_16_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_16, array</column>
<column name="buffer1_1_96_4x4_p_V_16_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_16, array</column>
<column name="buffer1_1_96_4x4_p_V_16_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_16, array</column>
<column name="buffer1_1_96_4x4_p_V_17_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_17, array</column>
<column name="buffer1_1_96_4x4_p_V_17_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_17, array</column>
<column name="buffer1_1_96_4x4_p_V_17_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_17, array</column>
<column name="buffer1_1_96_4x4_p_V_18_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_18, array</column>
<column name="buffer1_1_96_4x4_p_V_18_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_18, array</column>
<column name="buffer1_1_96_4x4_p_V_18_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_18, array</column>
<column name="buffer1_1_96_4x4_p_V_19_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_19, array</column>
<column name="buffer1_1_96_4x4_p_V_19_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_19, array</column>
<column name="buffer1_1_96_4x4_p_V_19_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_19, array</column>
<column name="buffer1_1_96_4x4_p_V_20_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_20, array</column>
<column name="buffer1_1_96_4x4_p_V_20_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_20, array</column>
<column name="buffer1_1_96_4x4_p_V_20_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_20, array</column>
<column name="buffer1_1_96_4x4_p_V_21_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_21, array</column>
<column name="buffer1_1_96_4x4_p_V_21_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_21, array</column>
<column name="buffer1_1_96_4x4_p_V_21_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_21, array</column>
<column name="buffer1_1_96_4x4_p_V_22_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_22, array</column>
<column name="buffer1_1_96_4x4_p_V_22_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_22, array</column>
<column name="buffer1_1_96_4x4_p_V_22_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_22, array</column>
<column name="buffer1_1_96_4x4_p_V_23_address0">out, 8, ap_memory, buffer1_1_96_4x4_p_V_23, array</column>
<column name="buffer1_1_96_4x4_p_V_23_ce0">out, 1, ap_memory, buffer1_1_96_4x4_p_V_23, array</column>
<column name="buffer1_1_96_4x4_p_V_23_q0">in, 8, ap_memory, buffer1_1_96_4x4_p_V_23, array</column>
</table>
</item>
</section>
</profile>
