DS18B20_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/DS18B20_design/ip/DS18B20_design_processing_system7_0_0/sim/DS18B20_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"
DS18B20_design_SENSOR_DS18B20_0_0.vhd,vhdl,xil_defaultlib,../../../bd/DS18B20_design/ip/DS18B20_design_SENSOR_DS18B20_0_0/sim/DS18B20_design_SENSOR_DS18B20_0_0.vhd,incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"
DS18B20_design.vhd,vhdl,xil_defaultlib,../../../bd/DS18B20_design/hdl/DS18B20_design.vhd,incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"
DS18B20_design_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/DS18B20_design/ip/DS18B20_design_xlconcat_0_0/sim/DS18B20_design_xlconcat_0_0.v,incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"
gpio_adapter.vhd,vhdl,xil_defaultlib,../../../bd/DS18B20_design/ipshared/1ba5/gpio_adapter.vhd,incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"
DS18B20_design_gpio_adapter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/DS18B20_design/ip/DS18B20_design_gpio_adapter_0_0/sim/DS18B20_design_gpio_adapter_0_0.vhd,incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"
DS18B20_design.vhd,vhdl,xil_defaultlib,../../../bd/DS18B20_design/sim/DS18B20_design.vhd,incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog"incdir="../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
