{
  "name": "ostd::arch::irq::chip::ioapic::IoApicAccess::read",
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:181:5: 181:61",
  "mir": "fn ostd::arch::irq::chip::ioapic::IoApicAccess::read(_1: &mut arch::irq::chip::ioapic::IoApicAccess, _2: u8) -> u32 {\n    let mut _0: u32;\n    let  _3: ();\n    let mut _4: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let  _5: &u32;\n    let  _6: u32;\n    let mut _7: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    debug self => _1;\n    debug register => _2;\n    bb0: {\n        StorageLive(_4);\n        _4 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_6);\n        _6 = _2 as u32;\n        _5 = &_6;\n        _3 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _4, arch::irq::chip::ioapic::IoApicAccess::MMIO_REGSEL, _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageDead(_6);\n        StorageLive(_7);\n        _7 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        _0 = io::io_mem::IoMem::<io::io_mem::Sensitive>::read_once::<u32>(move _7, arch::irq::chip::ioapic::IoApicAccess::MMIO_WIN) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_7);\n        return;\n    }\n}\n"
}