{
  "module_name": "extcon-sm5502.h",
  "hash_id": "a07b960e993dfe603d5eb373a31a25b8d31756793c02914836ee7e34acc61b8e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/extcon/extcon-sm5502.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_EXTCON_SM5502_H\n#define __LINUX_EXTCON_SM5502_H\n\n \nenum sm5502_reg {\n\tSM5502_REG_DEVICE_ID = 0x01,\n\tSM5502_REG_CONTROL,\n\tSM5502_REG_INT1,\n\tSM5502_REG_INT2,\n\tSM5502_REG_INTMASK1,\n\tSM5502_REG_INTMASK2,\n\tSM5502_REG_ADC,\n\tSM5502_REG_TIMING_SET1,\n\tSM5502_REG_TIMING_SET2,\n\tSM5502_REG_DEV_TYPE1,\n\tSM5502_REG_DEV_TYPE2,\n\tSM5502_REG_BUTTON1,\n\tSM5502_REG_BUTTON2,\n\tSM5502_REG_CAR_KIT_STATUS,\n\tSM5502_REG_RSVD1,\n\tSM5502_REG_RSVD2,\n\tSM5502_REG_RSVD3,\n\tSM5502_REG_RSVD4,\n\tSM5502_REG_MANUAL_SW1,\n\tSM5502_REG_MANUAL_SW2,\n\tSM5502_REG_DEV_TYPE3,\n\tSM5502_REG_RSVD5,\n\tSM5502_REG_RSVD6,\n\tSM5502_REG_RSVD7,\n\tSM5502_REG_RSVD8,\n\tSM5502_REG_RSVD9,\n\tSM5502_REG_RESET,\n\tSM5502_REG_RSVD10,\n\tSM5502_REG_RESERVED_ID1,\n\tSM5502_REG_RSVD11,\n\tSM5502_REG_RSVD12,\n\tSM5502_REG_RESERVED_ID2,\n\tSM5502_REG_RSVD13,\n\tSM5502_REG_OCP,\n\tSM5502_REG_RSVD14,\n\tSM5502_REG_RSVD15,\n\tSM5502_REG_RSVD16,\n\tSM5502_REG_RSVD17,\n\tSM5502_REG_RSVD18,\n\tSM5502_REG_RSVD19,\n\tSM5502_REG_RSVD20,\n\tSM5502_REG_RSVD21,\n\tSM5502_REG_RSVD22,\n\tSM5502_REG_RSVD23,\n\tSM5502_REG_RSVD24,\n\tSM5502_REG_RSVD25,\n\tSM5502_REG_RSVD26,\n\tSM5502_REG_RSVD27,\n\tSM5502_REG_RSVD28,\n\tSM5502_REG_RSVD29,\n\tSM5502_REG_RSVD30,\n\tSM5502_REG_RSVD31,\n\tSM5502_REG_RSVD32,\n\tSM5502_REG_RSVD33,\n\tSM5502_REG_RSVD34,\n\tSM5502_REG_RSVD35,\n\tSM5502_REG_RSVD36,\n\tSM5502_REG_RESERVED_ID3,\n\n\tSM5502_REG_END,\n};\n\n \n#define SM5502_REG_DEVICE_ID_VENDOR_SHIFT\t0\n#define SM5502_REG_DEVICE_ID_VERSION_SHIFT\t3\n#define SM5502_REG_DEVICE_ID_VENDOR_MASK\t(0x3 << SM5502_REG_DEVICE_ID_VENDOR_SHIFT)\n#define SM5502_REG_DEVICE_ID_VERSION_MASK\t(0x1f << SM5502_REG_DEVICE_ID_VERSION_SHIFT)\n\n#define SM5502_REG_CONTROL_MASK_INT_SHIFT\t0\n#define SM5502_REG_CONTROL_WAIT_SHIFT\t\t1\n#define SM5502_REG_CONTROL_MANUAL_SW_SHIFT\t2\n#define SM5502_REG_CONTROL_RAW_DATA_SHIFT\t3\n#define SM5502_REG_CONTROL_SW_OPEN_SHIFT\t4\n#define SM5502_REG_CONTROL_MASK_INT_MASK\t(0x1 << SM5502_REG_CONTROL_MASK_INT_SHIFT)\n#define SM5502_REG_CONTROL_WAIT_MASK\t\t(0x1 << SM5502_REG_CONTROL_WAIT_SHIFT)\n#define SM5502_REG_CONTROL_MANUAL_SW_MASK\t(0x1 << SM5502_REG_CONTROL_MANUAL_SW_SHIFT)\n#define SM5502_REG_CONTROL_RAW_DATA_MASK\t(0x1 << SM5502_REG_CONTROL_RAW_DATA_SHIFT)\n#define SM5502_REG_CONTROL_SW_OPEN_MASK\t\t(0x1 << SM5502_REG_CONTROL_SW_OPEN_SHIFT)\n\n#define SM5504_REG_CONTROL_CHGTYP_SHIFT\t\t5\n#define SM5504_REG_CONTROL_USBCHDEN_SHIFT\t6\n#define SM5504_REG_CONTROL_ADC_EN_SHIFT\t\t7\n#define SM5504_REG_CONTROL_CHGTYP_MASK\t\t(0x1 << SM5504_REG_CONTROL_CHGTYP_SHIFT)\n#define SM5504_REG_CONTROL_USBCHDEN_MASK\t(0x1 << SM5504_REG_CONTROL_USBCHDEN_SHIFT)\n#define SM5504_REG_CONTROL_ADC_EN_MASK\t\t(0x1 << SM5504_REG_CONTROL_ADC_EN_SHIFT)\n\n#define SM5502_REG_INTM1_ATTACH_SHIFT\t\t0\n#define SM5502_REG_INTM1_DETACH_SHIFT\t\t1\n#define SM5502_REG_INTM1_KP_SHIFT\t\t2\n#define SM5502_REG_INTM1_LKP_SHIFT\t\t3\n#define SM5502_REG_INTM1_LKR_SHIFT\t\t4\n#define SM5502_REG_INTM1_OVP_EVENT_SHIFT\t5\n#define SM5502_REG_INTM1_OCP_EVENT_SHIFT\t6\n#define SM5502_REG_INTM1_OVP_OCP_DIS_SHIFT\t7\n#define SM5502_REG_INTM1_ATTACH_MASK\t\t(0x1 << SM5502_REG_INTM1_ATTACH_SHIFT)\n#define SM5502_REG_INTM1_DETACH_MASK\t\t(0x1 << SM5502_REG_INTM1_DETACH_SHIFT)\n#define SM5502_REG_INTM1_KP_MASK\t\t(0x1 << SM5502_REG_INTM1_KP_SHIFT)\n#define SM5502_REG_INTM1_LKP_MASK\t\t(0x1 << SM5502_REG_INTM1_LKP_SHIFT)\n#define SM5502_REG_INTM1_LKR_MASK\t\t(0x1 << SM5502_REG_INTM1_LKR_SHIFT)\n#define SM5502_REG_INTM1_OVP_EVENT_MASK\t\t(0x1 << SM5502_REG_INTM1_OVP_EVENT_SHIFT)\n#define SM5502_REG_INTM1_OCP_EVENT_MASK\t\t(0x1 << SM5502_REG_INTM1_OCP_EVENT_SHIFT)\n#define SM5502_REG_INTM1_OVP_OCP_DIS_MASK\t(0x1 << SM5502_REG_INTM1_OVP_OCP_DIS_SHIFT)\n\n#define SM5502_REG_INTM2_VBUS_DET_SHIFT\t\t0\n#define SM5502_REG_INTM2_REV_ACCE_SHIFT\t\t1\n#define SM5502_REG_INTM2_ADC_CHG_SHIFT\t\t2\n#define SM5502_REG_INTM2_STUCK_KEY_SHIFT\t3\n#define SM5502_REG_INTM2_STUCK_KEY_RCV_SHIFT\t4\n#define SM5502_REG_INTM2_MHL_SHIFT\t\t5\n#define SM5502_REG_INTM2_VBUS_DET_MASK\t\t(0x1 << SM5502_REG_INTM2_VBUS_DET_SHIFT)\n#define SM5502_REG_INTM2_REV_ACCE_MASK\t\t(0x1 << SM5502_REG_INTM2_REV_ACCE_SHIFT)\n#define SM5502_REG_INTM2_ADC_CHG_MASK\t\t(0x1 << SM5502_REG_INTM2_ADC_CHG_SHIFT)\n#define SM5502_REG_INTM2_STUCK_KEY_MASK\t\t(0x1 << SM5502_REG_INTM2_STUCK_KEY_SHIFT)\n#define SM5502_REG_INTM2_STUCK_KEY_RCV_MASK\t(0x1 << SM5502_REG_INTM2_STUCK_KEY_RCV_SHIFT)\n#define SM5502_REG_INTM2_MHL_MASK\t\t(0x1 << SM5502_REG_INTM2_MHL_SHIFT)\n\n#define SM5504_REG_INTM1_ATTACH_SHIFT\t\t0\n#define SM5504_REG_INTM1_DETACH_SHIFT\t\t1\n#define SM5504_REG_INTM1_CHG_DET_SHIFT\t\t2\n#define SM5504_REG_INTM1_DCD_OUT_SHIFT\t\t3\n#define SM5504_REG_INTM1_OVP_EVENT_SHIFT\t4\n#define SM5504_REG_INTM1_CONNECT_SHIFT\t\t5\n#define SM5504_REG_INTM1_ADC_CHG_SHIFT\t\t6\n#define SM5504_REG_INTM1_ATTACH_MASK\t\t(0x1 << SM5504_REG_INTM1_ATTACH_SHIFT)\n#define SM5504_REG_INTM1_DETACH_MASK\t\t(0x1 << SM5504_REG_INTM1_DETACH_SHIFT)\n#define SM5504_REG_INTM1_CHG_DET_MASK\t\t(0x1 << SM5504_REG_INTM1_CHG_DET_SHIFT)\n#define SM5504_REG_INTM1_DCD_OUT_MASK\t\t(0x1 << SM5504_REG_INTM1_DCD_OUT_SHIFT)\n#define SM5504_REG_INTM1_OVP_EVENT_MASK\t\t(0x1 << SM5504_REG_INTM1_OVP_EVENT_SHIFT)\n#define SM5504_REG_INTM1_CONNECT_MASK\t\t(0x1 << SM5504_REG_INTM1_CONNECT_SHIFT)\n#define SM5504_REG_INTM1_ADC_CHG_MASK\t\t(0x1 << SM5504_REG_INTM1_ADC_CHG_SHIFT)\n\n#define SM5504_REG_INTM2_RID_CHG_SHIFT\t\t0\n#define SM5504_REG_INTM2_UVLO_SHIFT\t\t1\n#define SM5504_REG_INTM2_POR_SHIFT\t\t2\n#define SM5504_REG_INTM2_OVP_FET_SHIFT\t\t4\n#define SM5504_REG_INTM2_OCP_LATCH_SHIFT\t5\n#define SM5504_REG_INTM2_OCP_EVENT_SHIFT\t6\n#define SM5504_REG_INTM2_OVP_OCP_EVENT_SHIFT\t7\n#define SM5504_REG_INTM2_RID_CHG_MASK\t\t(0x1 << SM5504_REG_INTM2_RID_CHG_SHIFT)\n#define SM5504_REG_INTM2_UVLO_MASK\t\t(0x1 << SM5504_REG_INTM2_UVLO_SHIFT)\n#define SM5504_REG_INTM2_POR_MASK\t\t(0x1 << SM5504_REG_INTM2_POR_SHIFT)\n#define SM5504_REG_INTM2_OVP_FET_MASK\t\t(0x1 << SM5504_REG_INTM2_OVP_FET_SHIFT)\n#define SM5504_REG_INTM2_OCP_LATCH_MASK\t\t(0x1 << SM5504_REG_INTM2_OCP_LATCH_SHIFT)\n#define SM5504_REG_INTM2_OCP_EVENT_MASK\t\t(0x1 << SM5504_REG_INTM2_OCP_EVENT_SHIFT)\n#define SM5504_REG_INTM2_OVP_OCP_EVENT_MASK\t(0x1 << SM5504_REG_INTM2_OVP_OCP_EVENT_SHIFT)\n\n#define SM5502_REG_ADC_SHIFT\t\t\t0\n#define SM5502_REG_ADC_MASK\t\t\t(0x1f << SM5502_REG_ADC_SHIFT)\n\n#define SM5502_REG_TIMING_SET1_KEY_PRESS_SHIFT\t4\n#define SM5502_REG_TIMING_SET1_KEY_PRESS_MASK\t(0xf << SM5502_REG_TIMING_SET1_KEY_PRESS_SHIFT)\n#define TIMING_KEY_PRESS_100MS\t\t\t0x0\n#define TIMING_KEY_PRESS_200MS\t\t\t0x1\n#define TIMING_KEY_PRESS_300MS\t\t\t0x2\n#define TIMING_KEY_PRESS_400MS\t\t\t0x3\n#define TIMING_KEY_PRESS_500MS\t\t\t0x4\n#define TIMING_KEY_PRESS_600MS\t\t\t0x5\n#define TIMING_KEY_PRESS_700MS\t\t\t0x6\n#define TIMING_KEY_PRESS_800MS\t\t\t0x7\n#define TIMING_KEY_PRESS_900MS\t\t\t0x8\n#define TIMING_KEY_PRESS_1000MS\t\t\t0x9\n#define SM5502_REG_TIMING_SET1_ADC_DET_SHIFT\t0\n#define SM5502_REG_TIMING_SET1_ADC_DET_MASK\t(0xf << SM5502_REG_TIMING_SET1_ADC_DET_SHIFT)\n#define TIMING_ADC_DET_50MS\t\t\t0x0\n#define TIMING_ADC_DET_100MS\t\t\t0x1\n#define TIMING_ADC_DET_150MS\t\t\t0x2\n#define TIMING_ADC_DET_200MS\t\t\t0x3\n#define TIMING_ADC_DET_300MS\t\t\t0x4\n#define TIMING_ADC_DET_400MS\t\t\t0x5\n#define TIMING_ADC_DET_500MS\t\t\t0x6\n#define TIMING_ADC_DET_600MS\t\t\t0x7\n#define TIMING_ADC_DET_700MS\t\t\t0x8\n#define TIMING_ADC_DET_800MS\t\t\t0x9\n#define TIMING_ADC_DET_900MS\t\t\t0xA\n#define TIMING_ADC_DET_1000MS\t\t\t0xB\n\n#define SM5502_REG_TIMING_SET2_SW_WAIT_SHIFT\t4\n#define SM5502_REG_TIMING_SET2_SW_WAIT_MASK\t(0xf << SM5502_REG_TIMING_SET2_SW_WAIT_SHIFT)\n#define TIMING_SW_WAIT_10MS\t\t\t0x0\n#define TIMING_SW_WAIT_30MS\t\t\t0x1\n#define TIMING_SW_WAIT_50MS\t\t\t0x2\n#define TIMING_SW_WAIT_70MS\t\t\t0x3\n#define TIMING_SW_WAIT_90MS\t\t\t0x4\n#define TIMING_SW_WAIT_110MS\t\t\t0x5\n#define TIMING_SW_WAIT_130MS\t\t\t0x6\n#define TIMING_SW_WAIT_150MS\t\t\t0x7\n#define TIMING_SW_WAIT_170MS\t\t\t0x8\n#define TIMING_SW_WAIT_190MS\t\t\t0x9\n#define TIMING_SW_WAIT_210MS\t\t\t0xA\n#define SM5502_REG_TIMING_SET2_LONG_KEY_SHIFT\t0\n#define SM5502_REG_TIMING_SET2_LONG_KEY_MASK\t(0xf << SM5502_REG_TIMING_SET2_LONG_KEY_SHIFT)\n#define TIMING_LONG_KEY_300MS\t\t\t0x0\n#define TIMING_LONG_KEY_400MS\t\t\t0x1\n#define TIMING_LONG_KEY_500MS\t\t\t0x2\n#define TIMING_LONG_KEY_600MS\t\t\t0x3\n#define TIMING_LONG_KEY_700MS\t\t\t0x4\n#define TIMING_LONG_KEY_800MS\t\t\t0x5\n#define TIMING_LONG_KEY_900MS\t\t\t0x6\n#define TIMING_LONG_KEY_1000MS\t\t\t0x7\n#define TIMING_LONG_KEY_1100MS\t\t\t0x8\n#define TIMING_LONG_KEY_1200MS\t\t\t0x9\n#define TIMING_LONG_KEY_1300MS\t\t\t0xA\n#define TIMING_LONG_KEY_1400MS\t\t\t0xB\n#define TIMING_LONG_KEY_1500MS\t\t\t0xC\n\n#define SM5502_REG_DEV_TYPE1_AUDIO_TYPE1_SHIFT\t\t0\n#define SM5502_REG_DEV_TYPE1_AUDIO_TYPE2_SHIFT\t\t1\n#define SM5502_REG_DEV_TYPE1_USB_SDP_SHIFT\t\t2\n#define SM5502_REG_DEV_TYPE1_UART_SHIFT\t\t\t3\n#define SM5502_REG_DEV_TYPE1_CAR_KIT_CHARGER_SHIFT\t4\n#define SM5502_REG_DEV_TYPE1_USB_CHG_SHIFT\t\t5\n#define SM5502_REG_DEV_TYPE1_DEDICATED_CHG_SHIFT\t6\n#define SM5502_REG_DEV_TYPE1_USB_OTG_SHIFT\t\t7\n#define SM5502_REG_DEV_TYPE1_AUDIO_TYPE1_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE1_AUDIO_TYPE1_SHIFT)\n#define SM5502_REG_DEV_TYPE1_AUDIO_TYPE1__MASK\t\t(0x1 << SM5502_REG_DEV_TYPE1_AUDIO_TYPE2_SHIFT)\n#define SM5502_REG_DEV_TYPE1_USB_SDP_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE1_USB_SDP_SHIFT)\n#define SM5502_REG_DEV_TYPE1_UART_MASK\t\t\t(0x1 << SM5502_REG_DEV_TYPE1_UART_SHIFT)\n#define SM5502_REG_DEV_TYPE1_CAR_KIT_CHARGER_MASK\t(0x1 << SM5502_REG_DEV_TYPE1_CAR_KIT_CHARGER_SHIFT)\n#define SM5502_REG_DEV_TYPE1_USB_CHG_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE1_USB_CHG_SHIFT)\n#define SM5502_REG_DEV_TYPE1_DEDICATED_CHG_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE1_DEDICATED_CHG_SHIFT)\n#define SM5502_REG_DEV_TYPE1_USB_OTG_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE1_USB_OTG_SHIFT)\n\n#define SM5504_REG_DEV_TYPE1_USB_OTG_SHIFT\t\t0\n#define SM5504_REG_DEV_TYPE1_USB_OTG_MASK\t\t(0x1 << SM5504_REG_DEV_TYPE1_USB_OTG_SHIFT)\n\n#define SM5502_REG_DEV_TYPE2_JIG_USB_ON_SHIFT\t\t0\n#define SM5502_REG_DEV_TYPE2_JIG_USB_OFF_SHIFT\t\t1\n#define SM5502_REG_DEV_TYPE2_JIG_UART_ON_SHIFT\t\t2\n#define SM5502_REG_DEV_TYPE2_JIG_UART_OFF_SHIFT\t\t3\n#define SM5502_REG_DEV_TYPE2_PPD_SHIFT\t\t\t4\n#define SM5502_REG_DEV_TYPE2_TTY_SHIFT\t\t\t5\n#define SM5502_REG_DEV_TYPE2_AV_CABLE_SHIFT\t\t6\n#define SM5502_REG_DEV_TYPE2_JIG_USB_ON_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE2_JIG_USB_ON_SHIFT)\n#define SM5502_REG_DEV_TYPE2_JIG_USB_OFF_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE2_JIG_USB_OFF_SHIFT)\n#define SM5502_REG_DEV_TYPE2_JIG_UART_ON_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE2_JIG_UART_ON_SHIFT)\n#define SM5502_REG_DEV_TYPE2_JIG_UART_OFF_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE2_JIG_UART_OFF_SHIFT)\n#define SM5502_REG_DEV_TYPE2_PPD_MASK\t\t\t(0x1 << SM5502_REG_DEV_TYPE2_PPD_SHIFT)\n#define SM5502_REG_DEV_TYPE2_TTY_MASK\t\t\t(0x1 << SM5502_REG_DEV_TYPE2_TTY_SHIFT)\n#define SM5502_REG_DEV_TYPE2_AV_CABLE_MASK\t\t(0x1 << SM5502_REG_DEV_TYPE2_AV_CABLE_SHIFT)\n\n#define SM5502_REG_MANUAL_SW1_VBUSIN_SHIFT\t0\n#define SM5502_REG_MANUAL_SW1_DP_SHIFT\t\t2\n#define SM5502_REG_MANUAL_SW1_DM_SHIFT\t\t5\n#define SM5502_REG_MANUAL_SW1_VBUSIN_MASK\t(0x3 << SM5502_REG_MANUAL_SW1_VBUSIN_SHIFT)\n#define SM5502_REG_MANUAL_SW1_DP_MASK\t\t(0x7 << SM5502_REG_MANUAL_SW1_DP_SHIFT)\n#define SM5502_REG_MANUAL_SW1_DM_MASK\t\t(0x7 << SM5502_REG_MANUAL_SW1_DM_SHIFT)\n#define VBUSIN_SWITCH_OPEN\t\t\t0x0\n#define VBUSIN_SWITCH_VBUSOUT\t\t\t0x1\n#define VBUSIN_SWITCH_MIC\t\t\t0x2\n#define VBUSIN_SWITCH_VBUSOUT_WITH_USB\t\t0x3\n#define DM_DP_CON_SWITCH_OPEN\t\t\t0x0\n#define DM_DP_CON_SWITCH_USB\t\t\t0x1\n#define DM_DP_CON_SWITCH_AUDIO\t\t\t0x2\n#define DM_DP_CON_SWITCH_UART\t\t\t0x3\n#define DM_DP_SWITCH_OPEN\t\t\t((DM_DP_CON_SWITCH_OPEN <<SM5502_REG_MANUAL_SW1_DP_SHIFT) \\\n\t\t\t\t\t\t| (DM_DP_CON_SWITCH_OPEN <<SM5502_REG_MANUAL_SW1_DM_SHIFT))\n#define DM_DP_SWITCH_USB\t\t\t((DM_DP_CON_SWITCH_USB <<SM5502_REG_MANUAL_SW1_DP_SHIFT) \\\n\t\t\t\t\t\t| (DM_DP_CON_SWITCH_USB <<SM5502_REG_MANUAL_SW1_DM_SHIFT))\n#define DM_DP_SWITCH_AUDIO\t\t\t((DM_DP_CON_SWITCH_AUDIO <<SM5502_REG_MANUAL_SW1_DP_SHIFT) \\\n\t\t\t\t\t\t| (DM_DP_CON_SWITCH_AUDIO <<SM5502_REG_MANUAL_SW1_DM_SHIFT))\n#define DM_DP_SWITCH_UART\t\t\t((DM_DP_CON_SWITCH_UART <<SM5502_REG_MANUAL_SW1_DP_SHIFT) \\\n\t\t\t\t\t\t| (DM_DP_CON_SWITCH_UART <<SM5502_REG_MANUAL_SW1_DM_SHIFT))\n\n#define SM5502_REG_RESET_MASK\t\t\t(0x1)\n\n \nenum sm5502_irq {\n\t \n\tSM5502_IRQ_INT1_ATTACH,\n\tSM5502_IRQ_INT1_DETACH,\n\tSM5502_IRQ_INT1_KP,\n\tSM5502_IRQ_INT1_LKP,\n\tSM5502_IRQ_INT1_LKR,\n\tSM5502_IRQ_INT1_OVP_EVENT,\n\tSM5502_IRQ_INT1_OCP_EVENT,\n\tSM5502_IRQ_INT1_OVP_OCP_DIS,\n\n\t \n\tSM5502_IRQ_INT2_VBUS_DET,\n\tSM5502_IRQ_INT2_REV_ACCE,\n\tSM5502_IRQ_INT2_ADC_CHG,\n\tSM5502_IRQ_INT2_STUCK_KEY,\n\tSM5502_IRQ_INT2_STUCK_KEY_RCV,\n\tSM5502_IRQ_INT2_MHL,\n\n\tSM5502_IRQ_NUM,\n};\n\n#define SM5502_IRQ_INT1_ATTACH_MASK\t\tBIT(0)\n#define SM5502_IRQ_INT1_DETACH_MASK\t\tBIT(1)\n#define SM5502_IRQ_INT1_KP_MASK\t\t\tBIT(2)\n#define SM5502_IRQ_INT1_LKP_MASK\t\tBIT(3)\n#define SM5502_IRQ_INT1_LKR_MASK\t\tBIT(4)\n#define SM5502_IRQ_INT1_OVP_EVENT_MASK\t\tBIT(5)\n#define SM5502_IRQ_INT1_OCP_EVENT_MASK\t\tBIT(6)\n#define SM5502_IRQ_INT1_OVP_OCP_DIS_MASK\tBIT(7)\n#define SM5502_IRQ_INT2_VBUS_DET_MASK\t\tBIT(0)\n#define SM5502_IRQ_INT2_REV_ACCE_MASK\t\tBIT(1)\n#define SM5502_IRQ_INT2_ADC_CHG_MASK\t\tBIT(2)\n#define SM5502_IRQ_INT2_STUCK_KEY_MASK\t\tBIT(3)\n#define SM5502_IRQ_INT2_STUCK_KEY_RCV_MASK\tBIT(4)\n#define SM5502_IRQ_INT2_MHL_MASK\t\tBIT(5)\n\n \nenum sm5504_irq {\n\t \n\tSM5504_IRQ_INT1_ATTACH,\n\tSM5504_IRQ_INT1_DETACH,\n\tSM5504_IRQ_INT1_CHG_DET,\n\tSM5504_IRQ_INT1_DCD_OUT,\n\tSM5504_IRQ_INT1_OVP_EVENT,\n\tSM5504_IRQ_INT1_CONNECT,\n\tSM5504_IRQ_INT1_ADC_CHG,\n\n\t \n\tSM5504_IRQ_INT2_RID_CHG,\n\tSM5504_IRQ_INT2_UVLO,\n\tSM5504_IRQ_INT2_POR,\n\tSM5504_IRQ_INT2_OVP_FET,\n\tSM5504_IRQ_INT2_OCP_LATCH,\n\tSM5504_IRQ_INT2_OCP_EVENT,\n\tSM5504_IRQ_INT2_OVP_OCP_EVENT,\n\n\tSM5504_IRQ_NUM,\n};\n\n#define SM5504_IRQ_INT1_ATTACH_MASK\t\tBIT(0)\n#define SM5504_IRQ_INT1_DETACH_MASK\t\tBIT(1)\n#define SM5504_IRQ_INT1_CHG_DET_MASK\t\tBIT(2)\n#define SM5504_IRQ_INT1_DCD_OUT_MASK\t\tBIT(3)\n#define SM5504_IRQ_INT1_OVP_MASK\t\tBIT(4)\n#define SM5504_IRQ_INT1_CONNECT_MASK\t\tBIT(5)\n#define SM5504_IRQ_INT1_ADC_CHG_MASK\t\tBIT(6)\n#define SM5504_IRQ_INT2_RID_CHG_MASK\t\tBIT(0)\n#define SM5504_IRQ_INT2_UVLO_MASK\t\tBIT(1)\n#define SM5504_IRQ_INT2_POR_MASK\t\tBIT(2)\n#define SM5504_IRQ_INT2_OVP_FET_MASK\t\tBIT(4)\n#define SM5504_IRQ_INT2_OCP_LATCH_MASK\t\tBIT(5)\n#define SM5504_IRQ_INT2_OCP_EVENT_MASK\t\tBIT(6)\n#define SM5504_IRQ_INT2_OVP_OCP_EVENT_MASK\tBIT(7)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}