// Seed: 2312244674
module module_0;
  parameter id_1 = 1;
  logic [7:0] id_2;
  assign id_2[1] = -1 == id_1;
  assign module_1.id_2 = 0;
  reg id_3;
  always @(posedge 1 or posedge 1'b0 + id_2) begin : LABEL_0
    id_3 <= -1;
    id_3 = id_1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output wand id_5
);
  localparam id_7 = -1 == 1;
  parameter id_8 = -1'h0 == 1 <= 1;
  wire id_9;
  ;
  module_0 modCall_1 ();
endmodule
