$date
	Wed Feb 16 22:56:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 7 ! saida [6:0] $end
$var reg 5 " entrada [4:0] $end
$var reg 7 # string [6:0] $end
$scope module utt $end
$var wire 5 $ entrada [4:0] $end
$var reg 7 % saida [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101010 %
b0 $
b1010111 #
b0 "
b101010 !
$end
#1
b10101 !
b10101 %
b1001110 #
b1 "
b1 $
#2
b1100111 !
b1100111 %
b1010000 #
b10 "
b10 $
#3
b110111 !
b110111 %
b1001011 #
b11 "
b11 $
#4
b1101101 !
b1101101 %
b110010 #
b100 "
b100 $
#5
b110111 !
b110111 %
b1011000 #
b101 "
b101 $
#6
b111100 !
b111100 %
b1001010 #
b110 "
b110 $
#7
b1101101 !
b1101101 %
b1011010 #
b111 "
b111 $
#8
b1011011 !
b1011011 %
b1010011 #
b1000 "
b1000 $
#9
b101 !
b101 %
b1010010 #
b1001 "
b1001 $
#10
b1110 !
b1110 %
b1001100 #
b1010 "
b1010 $
#11
b1110111 !
b1110111 %
b1000001 #
b1011 "
b1011 $
#12
b110 !
b110 %
b110001 #
b1100 "
b1100 $
#13
b1110011 !
b1110011 %
b1010001 #
b1101 "
b1101 $
#14
b1011111 !
b1011111 %
b110110 #
b1110 "
b1110 $
#15
b1111110 !
b1111110 %
b110000 #
b1111 "
b1111 $
#16
b1001111 !
b1001111 %
b1000101 #
b10000 "
b10000 $
#17
b110 !
b110 %
b1001001 #
b10001 "
b10001 $
#18
b110111 !
b110111 %
b1001000 #
b10010 "
b10010 $
#19
b1111 !
b1111 %
b1010100 #
b10011 "
b10011 $
#20
b0 !
b0 %
b101101 #
b10100 "
b10100 $
#21
