part=xcvu9p-flga2104-2-i

[hls]
clock=5
flow_target=vitis
syn.file=fp_mul_pow2.c
syn.top=double_mul_pow2
tb.file=fp_mul_pow2_test.c
package.output.format=xo
package.output.syn=false

