git clone --depth 1 --no-tags https://github.com/smabbas1/MSD_project13.git f:/verilog_sva_gh_scraper/data/full_repos/716725184
git clone --depth 1 --no-tags https://github.com/hemanth-VP/axi_master.git f:/verilog_sva_gh_scraper/data/full_repos/727545747
git clone --depth 1 --no-tags https://github.com/Dedorou/DA_filter.git f:/verilog_sva_gh_scraper/data/full_repos/724297143
git clone --depth 1 --no-tags https://github.com/chrli0609/IL2230-Lab3A.git f:/verilog_sva_gh_scraper/data/full_repos/727278422
git clone --depth 1 --no-tags https://github.com/txxnrd/COSE22205-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/730021549
git clone --depth 1 --no-tags https://github.com/yassinelkashef/Design-and-UVM-verification-for-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/730736005
git clone --depth 1 --no-tags https://github.com/AtharvaPan265/DSD-lab5.git f:/verilog_sva_gh_scraper/data/full_repos/730611083
git clone --depth 1 --no-tags https://github.com/Nalyd1019/DesignOfAISystems.git f:/verilog_sva_gh_scraper/data/full_repos/731699270
git clone --depth 1 --no-tags https://github.com/JacobLevinson/189_OoO.git f:/verilog_sva_gh_scraper/data/full_repos/717900262
git clone --depth 1 --no-tags https://github.com/PythonLinks/PucCPU.git f:/verilog_sva_gh_scraper/data/full_repos/730619324
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/FIFO_1.git f:/verilog_sva_gh_scraper/data/full_repos/727645149
git clone --depth 1 --no-tags https://github.com/theisth/System-Verilog-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/717478999
git clone --depth 1 --no-tags https://github.com/2023-Fall-ECE4278/lab8.git f:/verilog_sva_gh_scraper/data/full_repos/717996768
git clone --depth 1 --no-tags https://github.com/artemka332/laba_2.git f:/verilog_sva_gh_scraper/data/full_repos/722131054
git clone --depth 1 --no-tags https://github.com/HAMZA-AFZAL404/RISCV-32IM-5-STAGED-PIPE-LINED-PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/724563623
git clone --depth 1 --no-tags https://github.com/chenlion520/PIC.git f:/verilog_sva_gh_scraper/data/full_repos/726400643
git clone --depth 1 --no-tags https://github.com/davidepanzino/cpu_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/725826777
git clone --depth 1 --no-tags https://github.com/01sharanshetty/AXI_SCOREBOARD.git f:/verilog_sva_gh_scraper/data/full_repos/727155114
git clone --depth 1 --no-tags https://github.com/pulp-platform/transaction-tagger.git f:/verilog_sva_gh_scraper/data/full_repos/727365839
git clone --depth 1 --no-tags https://github.com/akhileshkumarp/svcodes.git f:/verilog_sva_gh_scraper/data/full_repos/726755867
git clone --depth 1 --no-tags https://github.com/sikderAmit/piso-uvm-verification.git f:/verilog_sva_gh_scraper/data/full_repos/718731488
git clone --depth 1 --no-tags https://github.com/JuanchyDiaz/lab1-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/717252471
git clone --depth 1 --no-tags https://github.com/ZhengmingHu/Bus_Handshake.git f:/verilog_sva_gh_scraper/data/full_repos/718917837
git clone --depth 1 --no-tags https://github.com/Mohammed-Mohra/APB-UVC1.git f:/verilog_sva_gh_scraper/data/full_repos/728666893
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Multi-Mode-ALU-with-Interrupt-Support.git f:/verilog_sva_gh_scraper/data/full_repos/729343385
git clone --depth 1 --no-tags https://github.com/Karakatka46/WORKtestRTLverification.git f:/verilog_sva_gh_scraper/data/full_repos/724010512
git clone --depth 1 --no-tags https://github.com/Vissho/Multi-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/728778752
git clone --depth 1 --no-tags https://github.com/Eeercol/SAPR-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/717895939
git clone --depth 1 --no-tags https://github.com/Karsa-orlong/wavegen_sv.git f:/verilog_sva_gh_scraper/data/full_repos/720602244
git clone --depth 1 --no-tags https://github.com/fliibs/libhwmath.git f:/verilog_sva_gh_scraper/data/full_repos/726407982
git clone --depth 1 --no-tags https://github.com/davidpoul1/verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/717325660
git clone --depth 1 --no-tags https://github.com/sumanthumesh/RISCV_core.git f:/verilog_sva_gh_scraper/data/full_repos/719718497
git clone --depth 1 --no-tags https://github.com/RegallaMahidhar/MSD_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/720331813
git clone --depth 1 --no-tags https://github.com/ggs2ggs/ibex.git f:/verilog_sva_gh_scraper/data/full_repos/721392766
git clone --depth 1 --no-tags https://github.com/matthewdh7/noc_refactor.git f:/verilog_sva_gh_scraper/data/full_repos/717953304
git clone --depth 1 --no-tags https://github.com/mahmud624683/Verification_Methods_Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/725886624
git clone --depth 1 --no-tags https://github.com/nguyendaithien/wide_alu_ip.git f:/verilog_sva_gh_scraper/data/full_repos/723028943
git clone --depth 1 --no-tags https://github.com/mill-lab/kcu1500.git f:/verilog_sva_gh_scraper/data/full_repos/727577458
git clone --depth 1 --no-tags https://github.com/wzian8786/arashi.git f:/verilog_sva_gh_scraper/data/full_repos/723218839
git clone --depth 1 --no-tags https://github.com/ishwo0/Fall2023-Adv-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728407747
git clone --depth 1 --no-tags https://github.com/Hanyx2021/COD.git f:/verilog_sva_gh_scraper/data/full_repos/722422803
git clone --depth 1 --no-tags https://github.com/shehab2020556/SPI-design-and-verification-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/731200085
git clone --depth 1 --no-tags https://github.com/yuegeini/APS.git f:/verilog_sva_gh_scraper/data/full_repos/722311372
git clone --depth 1 --no-tags https://github.com/jonasjackman23/Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/729418206
git clone --depth 1 --no-tags https://github.com/Criztmk/APB_Slave_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/729389274
git clone --depth 1 --no-tags https://github.com/eichc/compOrgFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/725786693
git clone --depth 1 --no-tags https://github.com/Vissho/Single-stroke-processor.git f:/verilog_sva_gh_scraper/data/full_repos/728778435
git clone --depth 1 --no-tags https://github.com/codebjjung/PRACTICE.git f:/verilog_sva_gh_scraper/data/full_repos/717914761
git clone --depth 1 --no-tags https://github.com/dishak14/Layered-Testbench-for-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/730979059
git clone --depth 1 --no-tags https://github.com/asifmahmudishan/System-Verilog-Prac.git f:/verilog_sva_gh_scraper/data/full_repos/722109106
git clone --depth 1 --no-tags https://github.com/farug/RISCV_Class.git f:/verilog_sva_gh_scraper/data/full_repos/729483517
git clone --depth 1 --no-tags https://github.com/ed766/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/719468854
git clone --depth 1 --no-tags https://github.com/geotrieu/mvm_perf_test.git f:/verilog_sva_gh_scraper/data/full_repos/728314146
git clone --depth 1 --no-tags https://github.com/Luis9705/risc_v_core.git f:/verilog_sva_gh_scraper/data/full_repos/731449346
git clone --depth 1 --no-tags https://github.com/pjaggi/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/732244842
git clone --depth 1 --no-tags https://github.com/ax0080/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/716960415
git clone --depth 1 --no-tags https://github.com/manish03/mangleLDPCo.git f:/verilog_sva_gh_scraper/data/full_repos/723913539
git clone --depth 1 --no-tags https://github.com/jebraun3/ECE551MazeRunner.git f:/verilog_sva_gh_scraper/data/full_repos/728289520
git clone --depth 1 --no-tags https://github.com/JyresaMae/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/717623730
git clone --depth 1 --no-tags https://github.com/HipEx15/SystemVerilog_Verif_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/718093221
git clone --depth 1 --no-tags https://github.com/gbeatty3/Serializer_Project.git f:/verilog_sva_gh_scraper/data/full_repos/719452333
git clone --depth 1 --no-tags https://github.com/matahho/computerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/720456559
git clone --depth 1 --no-tags https://github.com/verification-explorer/delta-sigma-modulator.git f:/verilog_sva_gh_scraper/data/full_repos/721672267
git clone --depth 1 --no-tags https://github.com/liuwenbo0/hust-interface_lab.git f:/verilog_sva_gh_scraper/data/full_repos/719177520
git clone --depth 1 --no-tags https://github.com/J0han0stling/Design-of-AI-systems.git f:/verilog_sva_gh_scraper/data/full_repos/721813003
git clone --depth 1 --no-tags https://github.com/adharsh10/ffvdd.git f:/verilog_sva_gh_scraper/data/full_repos/722579480
git clone --depth 1 --no-tags https://github.com/JMneverlose/htechcon_systolicarray.git f:/verilog_sva_gh_scraper/data/full_repos/723580546
git clone --depth 1 --no-tags https://github.com/romnram67/lab12.git f:/verilog_sva_gh_scraper/data/full_repos/725128489
git clone --depth 1 --no-tags https://github.com/hopwoodc/advent-of-code-2023.git f:/verilog_sva_gh_scraper/data/full_repos/726547666
git clone --depth 1 --no-tags https://github.com/kaleabmarkos/10-bit-Computer-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/729227280
git clone --depth 1 --no-tags https://github.com/c-jimmy1/CompArchitectureDesign.git f:/verilog_sva_gh_scraper/data/full_repos/728885246
git clone --depth 1 --no-tags https://github.com/Criztmk/AHB-APB-Memory-verification.git f:/verilog_sva_gh_scraper/data/full_repos/729391183
git clone --depth 1 --no-tags https://github.com/huy7715/Report_CE201.git f:/verilog_sva_gh_scraper/data/full_repos/723285851
git clone --depth 1 --no-tags https://github.com/808Nori808/Microprocesador-Isdigi.git f:/verilog_sva_gh_scraper/data/full_repos/719941728
git clone --depth 1 --no-tags https://github.com/Dhruv6730/8-point-FFT-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/732080142
git clone --depth 1 --no-tags https://github.com/pritchardhenry/ECE111-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/723532907
git clone --depth 1 --no-tags https://github.com/langye11/LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/732327744
git clone --depth 1 --no-tags https://github.com/ear0/385FP23.git f:/verilog_sva_gh_scraper/data/full_repos/728077537
git clone --depth 1 --no-tags https://github.com/soohar218/FPGA-Pokemon.git f:/verilog_sva_gh_scraper/data/full_repos/731880609
git clone --depth 1 --no-tags https://github.com/KhoaHuynh02/WTF-repo.git f:/verilog_sva_gh_scraper/data/full_repos/720226160
git clone --depth 1 --no-tags https://github.com/khaledbd00/Design_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/726417824
git clone --depth 1 --no-tags https://github.com/monistode/ISA_cisc.git f:/verilog_sva_gh_scraper/data/full_repos/723615146
git clone --depth 1 --no-tags https://github.com/lmyykxy/jsc_project.git f:/verilog_sva_gh_scraper/data/full_repos/731475616
git clone --depth 1 --no-tags https://github.com/migies12/Basic-5-Step-RISC-Machine-.git f:/verilog_sva_gh_scraper/data/full_repos/722284367
git clone --depth 1 --no-tags https://github.com/fsaltunyuva/CMPE361-LAB4.git f:/verilog_sva_gh_scraper/data/full_repos/732396341
git clone --depth 1 --no-tags https://github.com/ddiwu/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/729019571
git clone --depth 1 --no-tags https://github.com/artemka332/laba_1.git f:/verilog_sva_gh_scraper/data/full_repos/717042333
git clone --depth 1 --no-tags https://github.com/Oscar-FZ/Proyecto3_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/718888177
git clone --depth 1 --no-tags https://github.com/projectDV/AXI_TB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/718657362
git clone --depth 1 --no-tags https://github.com/BROsandr/apb_vgachargen.git f:/verilog_sva_gh_scraper/data/full_repos/719281799
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/726138570
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/AXI_PROTOCOL.git f:/verilog_sva_gh_scraper/data/full_repos/726772254
git clone --depth 1 --no-tags https://github.com/KTHYEONG/---hw.git f:/verilog_sva_gh_scraper/data/full_repos/721019652
git clone --depth 1 --no-tags https://github.com/gccosi/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/727247078
git clone --depth 1 --no-tags https://github.com/Rakesh2916728272727/FIFO_UVM1.git f:/verilog_sva_gh_scraper/data/full_repos/727500393
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi_memory_reader_pkt.git f:/verilog_sva_gh_scraper/data/full_repos/729074486
git clone --depth 1 --no-tags https://github.com/McHerman/ATA_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/729277943
git clone --depth 1 --no-tags https://github.com/4vm0/ECE585-Group11.git f:/verilog_sva_gh_scraper/data/full_repos/716858015
git clone --depth 1 --no-tags https://github.com/mingo99/CU11.git f:/verilog_sva_gh_scraper/data/full_repos/728591684
git clone --depth 1 --no-tags https://github.com/GayatriVemuri/ECE586_Final_project_MIPS_LITE_simulator.git f:/verilog_sva_gh_scraper/data/full_repos/730444461
