{"vcs1":{"timestamp_begin":1684265032.842455321, "rt":1.29, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684265034.227522085, "rt":1.20, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684265035.498163254, "rt":0.43, "ut":0.21, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265032.194755595}
{"VCS_COMP_START_TIME": 1684265032.194755595}
{"VCS_COMP_END_TIME": 1684265037.483013904}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330324}}
{"stitch_vcselab": {"peak_mem": 211888}}
