#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 10 13:54:20 2023
# Process ID: 1656
# Current directory: C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16340 C:\Logic_Design_Lab\Lab_2\Advance\Lab2_111060013_Decode_And_Execute\Lab2_111060013_Decode_And_Execute.xpr
# Log file: C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/vivado.log
# Journal file: C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.xpr
INFO: [Project 1-313] Project file moved from 'D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.gen/sources_1', nor could it be found using path 'D:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab2_111060013_Decode_And_Execute_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab2_111060013_Decode_And_Execute_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_And_Execute
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-311] analyzing module Sub
INFO: [VRFC 10-311] analyzing module BitwiseInvt
INFO: [VRFC 10-311] analyzing module BitwiseOr
INFO: [VRFC 10-311] analyzing module BitwiseAnd
INFO: [VRFC 10-311] analyzing module RightShift
INFO: [VRFC 10-311] analyzing module LeftShift
INFO: [VRFC 10-311] analyzing module CompareLT
INFO: [VRFC 10-311] analyzing module CLT_4bits
INFO: [VRFC 10-311] analyzing module CLT_1bit
INFO: [VRFC 10-311] analyzing module CompareEQ
INFO: [VRFC 10-311] analyzing module Half_Adder
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Majority
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-311] analyzing module Copy
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Nand
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module Xor
INFO: [VRFC 10-311] analyzing module Xnor
INFO: [VRFC 10-311] analyzing module Mux_2to1
INFO: [VRFC 10-311] analyzing module Mux_4to1
INFO: [VRFC 10-311] analyzing module Mux_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Universal_Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Universal_Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2_111060013_Decode_And_Execute_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.sim/sim_1/behav/xsim'
"xelab -wto df3d67f5a55c4359b7253e40e09c96eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab2_111060013_Decode_And_Execute_t_behav xil_defaultlib.Lab2_111060013_Decode_And_Execute_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto df3d67f5a55c4359b7253e40e09c96eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab2_111060013_Decode_And_Execute_t_behav xil_defaultlib.Lab2_111060013_Decode_And_Execute_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:267]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'b' [C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.v:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Universal_Gate
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.BitwiseInvt
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.Nand
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Xor
Compiling module xil_defaultlib.Half_Adder
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.Sub
Compiling module xil_defaultlib.BitwiseOr
Compiling module xil_defaultlib.BitwiseAnd
Compiling module xil_defaultlib.Copy
Compiling module xil_defaultlib.RightShift
Compiling module xil_defaultlib.LeftShift
Compiling module xil_defaultlib.Xnor
Compiling module xil_defaultlib.CLT_1bit
Compiling module xil_defaultlib.CLT_4bits
Compiling module xil_defaultlib.CompareLT
Compiling module xil_defaultlib.CompareEQ
Compiling module xil_defaultlib.Mux_2to1
Compiling module xil_defaultlib.Mux_4to1
Compiling module xil_defaultlib.Mux_8to1
Compiling module xil_defaultlib.Decode_And_Execute
Compiling module xil_defaultlib.Lab2_111060013_Decode_And_Execut...
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab2_111060013_Decode_And_Execute_t_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.sim/sim_1/behav/xsim/xsim.dir/Lab2_111060013_Decode_And_Execute_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 10 13:55:03 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Logic_Design_Lab/Lab_2/Advance/Lab2_111060013_Decode_And_Execute/Lab2_111060013_Decode_And_Execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab2_111060013_Decode_And_Execute_t_behav -key {Behavioral:sim_1:Functional:Lab2_111060013_Decode_And_Execute_t} -tclbatch {Lab2_111060013_Decode_And_Execute_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source Lab2_111060013_Decode_And_Execute_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab2_111060013_Decode_And_Execute_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 13:55:56 2023...
