// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VE203_SOC_TOP_VERILATOR_H_
#define _VE203_SOC_TOP_VERILATOR_H_  // guard

#include "verilated_heavy.h"

//==========

class Ve203_soc_top_verilator__Syms;
class Ve203_soc_top_verilator_VerilatedVcd;
class Ve203_soc_top_verilator_sirv_uart_top;
class Ve203_soc_top_verilator_sirv_pwm16_top;
class Ve203_soc_top_verilator_sirv_AsyncResetRegVec_67;
class Ve203_soc_top_verilator_sirv_gnrl_axi_buffer__CB1;


//----------

VL_MODULE(Ve203_soc_top_verilator) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    Ve203_soc_top_verilator_sirv_uart_top* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart0_top;
    Ve203_soc_top_verilator_sirv_uart_top* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_uart1_top;
    Ve203_soc_top_verilator_sirv_pwm16_top* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm1_top;
    Ve203_soc_top_verilator_sirv_pwm16_top* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm2_top;
    Ve203_soc_top_verilator_sirv_AsyncResetRegVec_67* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_oeReg;
    Ve203_soc_top_verilator_sirv_AsyncResetRegVec_67* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_pueReg;
    Ve203_soc_top_verilator_sirv_AsyncResetRegVec_67* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_ieReg;
    Ve203_soc_top_verilator_sirv_AsyncResetRegVec_67* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__u_iofEnReg;
    Ve203_soc_top_verilator_sirv_gnrl_axi_buffer__CB1* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer;
    Ve203_soc_top_verilator_sirv_gnrl_axi_buffer__CB1* __PVT__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_axi_buffer;
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk,0,0);
    VL_IN8(rst_n,0,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__gfcm_clk;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9;
        CData/*0:0*/ e203_soc_top_verilator__DOT__pc_write_to_host_flag;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__wr_dcsr_ena;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__pll_OD;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__pll_M;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__pll_N;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__i2c_mst_irq;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__num_trap2nplic;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__iq_aftrap_nplic2nts;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__bftail_trap;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__aftail_trap;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__console_icb_rsp_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rstsync__DOT__rst_sync_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rstsync__DOT__rst_sync_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_sat;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_nxt;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__div_cnt_dfflr__DOT__qout_r;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__flag_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_pllclkdiv__DOT__u_pllclkdiv_clkgate__DOT__enb;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk0_sync_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk1_sync_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk0_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__u_clk1_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ls;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_sd;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ds;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__rst_nts;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_cs;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_we;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__irq_o;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__irq_regsave;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__itcm_active;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__dtcm_active;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ifu2itcm_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2dtcm_icb_cmd_valid;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mcause_i;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mepc_i;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mtval_i;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mstatus_i;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mcause_o;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mepc_o;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mtval_o;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mstatus_o;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__nts_regsave;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__save_reg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__cls_mpc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__isr_i;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ret_i;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__save_2ram;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mret_req;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__iq_aftrap;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__alu_cmt_mret;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mret;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_ifu_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_exu_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_lsu_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_biu_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__itcm_active_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_itcm_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__dtcm_active_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_dtcm_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__nts_active_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_clk_ctrl__DOT__u_nts_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__ifu_o_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__wfi_halt_ifu_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__oitf_empty;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu_o_valid;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_read;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wmask;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_lock;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__excp_active;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__lsu2biu_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_req_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__ifu_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_req_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_real;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_i_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__prdt_taken;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs1idx;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_rs2idx;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr_rs1idx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jal;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_jalr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bxx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bpu_wait;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__bjp_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__aftail_trap_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__mret_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__trap_stage_reg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_reg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_trap_2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_trap;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pipe_flush_req_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_rsp2ir_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_flag_dffrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__reset_req_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__halt_ack_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__dly_flush_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_valid_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_pc_vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_err_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_prdt_taken_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_muldiv_b2b_dfflr__DOT__qout_r;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs1idx_dfflr__DOT__qout_r;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ir_rs2idx_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_load;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_store;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_branch;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jalr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_miscmem;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_amo;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_jal;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op_imm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_system;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_auipc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lui;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lw;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sw;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jal;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_miscalu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_j;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_beqz;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_bnez;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_slli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_swsp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_nop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_srai;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_andi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_lui;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_subxororand;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_mv;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_ebreak;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_jalr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_add;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ebreak;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_mret;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_dret;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_wfi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrwi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrsi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csrrci;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_csr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__bjp_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_addi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_slli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_srai;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_nop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__need_imm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_mul;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_div;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_divu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_rem;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_remu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__muldiv_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_lr_w;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_sc_w;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__amoldst_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv_all0s1s_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_ci;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cs;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_format_cj;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs1idx;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rs2idx;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_rdidx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__dec_jalr_rs1xn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__jalr_rs1xn_dep;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_litebpu__DOT__rs1xn_rdrf_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__out_flag_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_newpend_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_cross;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_same;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_lane_holdup;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__i_ifu_rsp_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_idle_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_1st_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_wait2nd_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__state_2nd_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp2leftover;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__rsp_instr_sel_leftover;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_rsp_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_sel_2ndnxtalgn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_req_ready_condi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu2biu_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_state_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_same_cross_holdup_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_2uop_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_need_0uop_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__req_lane_cross_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2itcm_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb2mem_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__icb_addr_2_1_dffl__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_err_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_wbck_ena;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs1en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rs2en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rdwen;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_rdidx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_ilegl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_alu_longpipe;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__disp_oitf_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__oitf_ret_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_wbck_o_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_dret;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ecall;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_ebreak;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_fencei;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_bjp_prdt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_misalgn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__alu_cmt_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_wr_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__csr_rd_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_wbck_o_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__longp_excp_o_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_badaddr_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_epc_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_instret_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__mtie_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__msie_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__meie_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__mret;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__irq_ra_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__regsave_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__irqing;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__count;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_jal;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_jalr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__dec_bxx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_load;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_store;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_branch;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jalr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_miscmem;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_amo;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_jal;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op_imm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_system;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_auipc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lui;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lw;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sw;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jal;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui_addi16sp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_miscalu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_j;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_beqz;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_bnez;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_slli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jalr_mv_add;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_swsp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lwsp_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_nop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_srai;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_andi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_sxxi_shamt_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_lui;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_li_lui_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi4spn_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_addi16sp_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_subxororand;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_mv;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_ebreak;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_jalr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_add;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ebreak;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mret;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_wfi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrwi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrsi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csrrci;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_dret_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_ecall_ebreak_ret_wfi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_csr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__bjp_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_addi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_slli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srli;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_srai;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sxxi_shamt_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_nop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__alu_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__need_imm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulh;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhsu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_mulhu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_div;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_divu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_rem;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_remu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__muldiv_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_lr_w;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_sc_w;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__amoldst_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv_all0s1s_ilgl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_i;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_imm_sel_u;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cili;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm_sel_cj;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_ci;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cs;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_format_cj;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cs_rdd;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_need_cb_rdd;
    };
    struct {
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs1idx;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rs2idx;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_rdidx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_i_valid_pos;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_condition;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_set;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_clr;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_ena;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__vld_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdwen_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdfpu_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rs1idx;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rs2idx;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rs3idx;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rd_match_rdidx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_flg_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__alc_ptr_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_flg_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__depth_gt1__DOT__ret_ptr_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__vld_dfflrs__DOT__qout_r;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdidx_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdwen_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__rdfpu_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__vld_dfflrs__DOT__qout_r;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdidx_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdwen_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__rdfpu_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__ifu_excp_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_o_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__eai_o_cmt_wr_reg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_misalgn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_o_cmt_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_swap;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_add;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_and;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_or;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_xor;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_max;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_min;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_maxu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_minu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_add;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_o_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_ready;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__o_need_wbck;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__flush_block;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_load;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_store;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_amo;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_addr_unalgn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_idle_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_unalgn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnldst;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_algnldst;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_unalgnamo;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_i_algnamo;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_ena;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_1st_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_wait2nd_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_2nd_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__state_wbck_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__leftover_err_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_1stuop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__amo_2nduop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__unalgn_flg_dffl__DOT__qout_r;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_state_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__icb_leftover_err_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_o_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_b2b;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs1_sign;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__mul_rs2_sign;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_mul;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__i_op_div;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_0th_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_chck_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_remd_corr_exit_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_need_corrct;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_last_cycle;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__state_exec_enter_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_inc;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_nxt;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_code;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__booth_sel_two;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_hi_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__quot_0cycl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__prev_quot;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_cnt_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_cnt_inc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__corrct_phase;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__remd_inc_quot_dec;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_special_cases;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__wbck_condi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel3;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel4;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__req_alu_sel5;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__flushed_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__muldiv_state_dfflr__DOT__qout_r;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__exec_cnt_dfflr__DOT__qout_r;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_prdt_sft1_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__part_remd_sft1_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_max;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_min;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_maxu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_minu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_add;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sub;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_or;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_xor;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_and;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sll;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_srl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sra;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_slt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_sltu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_eq;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ne;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_lt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_ltu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_cmp_gtu;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_shift;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_unsigned;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_sub;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_addsub;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__op_slttu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_ready4lsu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_sel_lsu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_i_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_longpwbck__DOT__wbck_i_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_sel_alu;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_i_rdidx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__alu_brchmis_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__nonalu_excpirq_flush_req_raw;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__cmt_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_branchslv__DOT__brchmis_need_flush;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__nonalu_dbg_entry_req_raw;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_req_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_need_flush;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_ebrk_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__nonalu_dbg_entry_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__all_excp_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__excp_taken_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_taken_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_entry_taken_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_ebreakm_flush_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_irq_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__dbg_halt_req;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req_raw;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_req_wait;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_irq_req_wait;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_reg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wait_irq_en;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_i_ebreak4excp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_i_ebreak4dbg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ebreak;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ecall;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ifu_ilegl;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_misalgn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_ld_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_misalgn;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__alu_excp_flush_req_stamo_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_ld_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__longp_excp_flush_req_st_buserr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_flag_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__wfi_halt_req_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__step_req_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__count;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mip_nxt_op;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__wbck_csr_wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__wr_mstatus;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_wr_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_wr_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_wr_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_wr_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mpie_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_mie_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__meip_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__msip_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtip_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_err;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_bus_icb_cmd_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_bus_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_biu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__icb_cmdaddr_eq_excladdr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_scond_true;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__splt_fifo_i_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_biu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_dtcm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_itcm;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_wmask_pos;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_cmd_valid_pos;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_bus_icb_cmd_grt_vec;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_bus_icb_cmd_sel;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_cmd_ready_real;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_read;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wmask;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_burst;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_beat;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_lock;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_excl;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_size;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__rspid_fifo_i_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_ready_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__o_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_flg_dffl__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_icb_rsp_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_valid;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_cmd_ready;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_valid;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_ready;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_read;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_lock;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_excl;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_valid;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_ready;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ppi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_clint;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_plic;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_fio;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_sel_ifuerr;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__buf_icb_splt_indic;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_grt_vec;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_bus_icb_cmd_sel;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_cmd_ready_real;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_read;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wmask;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_burst;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_beat;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_lock;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_excl;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_size;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_usr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_ready_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__o_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_bus_icb_cmd_usr;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_valid;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_ready;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_valid;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_ready;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_err;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_excl_ok;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__sel_o_apb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_bypass;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__rspid_fifo_ren;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__i_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__lsu_icb_cmd_valid;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__lsu_icb_cmd_wmask;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_icb_rsp_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_bus_icb_cmd_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__arbt_bus_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_sel_ifu;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__sram_icb_cmd_read;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__n2w_fifo_i_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_lsu2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_ext2itcm_n2w__DOT__fifo_dp_1__DOT__u_sirv_gnrl_n2w_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_bus_icb_cmd_grt_vec;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_bus_icb_cmd_sel;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_cmd_ready_real;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_read;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wmask;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_burst;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_beat;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_lock;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_excl;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_size;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_usr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__rspid_fifo_i_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_ready_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__o_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__ifu_holdup_dffl__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_icb_rsp_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_cmd_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__arbt_bus_icb_rsp_valid;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_bus_icb_cmd_grt_vec;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_bus_icb_cmd_sel;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_cmd_ready_real;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_read;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wmask;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_burst;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_beat;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_lock;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_excl;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_size;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_usr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__rspid_fifo_i_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_ready_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__o_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__arbt_num_gt_1_gen__DOT__dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_e1_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_sirv_1cyc_sram_ctrl__DOT__u_ram_clkgate__DOT__enb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__irq_i;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__ntrap_num;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__irq_i_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__irq_en_pass_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__mret_stage;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__isring;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__bf_wait;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__clsmie_mret;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__irq_regsave;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen_nts;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__ren_nts;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__irq_regsave;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__interrupt_test;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__t_irq;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_irq;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__n_trap;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__count;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__op_nest;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__nest_trap;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__e_trap_pend;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__s_trap_pend;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__can_irq;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__saveregdone;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_stage_delay;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__cls_pend_save;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_reg;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__prio_reg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__af_cls_pend;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_wr_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_rd_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_o;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_pend;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_top_lt;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_top;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_top;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__aon_rtcToggle;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_edge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__io_rtcToggle_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__ipi_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_916;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1600;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1647;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1657;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1664;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1726;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1746;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_1766;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_thod_dfflr__DOT__qout_r;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_o_dffr__DOT__qout_r;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_id_dffr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_o_irq__DOT__plic_irq_prio_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__u_LevelGateway_1_1__DOT__inFlight;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__u_LevelGateway_1_1__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__irq_pend_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__irq_prio_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_console__DOT__ctrl_addr;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_console__DOT__sim_finish;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i_aon_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_scl_padoen_o;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_sda_padoen_o;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__expl_axi_icb_rsp_valid;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_cmd_wmask;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__hclkgen_icb_rsp_err;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_dat_w;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_dat_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_stb;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_cyc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_wishb_ack;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o3;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o4;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o5;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o6;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o7;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o8;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o9;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o10;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o11;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o13;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o14;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__icb_cmd_o15;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__sel_o_apb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_bypass;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__rspid_fifo_ren;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__i_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5394;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5404;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5411;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5433;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5453;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5473;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5493;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5513;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5533;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5573;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5613;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5653;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5693;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5713;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5733;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_144;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_150;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_159;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_valid;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_opcode;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_param;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_size;
        CData/*6:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_source;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_mask;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_data;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1447;
    };
    struct {
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_2;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1490;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1507;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1514;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1527;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1536;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1540;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1542;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1545;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1600;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__full;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_opcode;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_param;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_size;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_source;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_mask;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_77;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_80;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_opcode;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_param;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_size;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_source;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_mask;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_92;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__acknum;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dOrig;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1419;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_acknum;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1434;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1439;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__dFirst_size;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1447;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1449;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__r_error;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__aFrag;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__gennum;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1515;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1520;
        CData/*6:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1530;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1543;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1546;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__full;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_opcode;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_param;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_size;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_source;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_mask;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_data;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_77;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_80;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_81_opcode;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_81_param;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_81_size;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_90;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__T_95;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_proto;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_endian;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_iodir;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_fmt_len;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pol;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_pha;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_id;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_dflt_0;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_cs_mode;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_cssck;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_sckcs;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_intercs;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_dla_interxfr;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_tx;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_wm_rx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_txwm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ie_rxwm;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_opcode;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_param;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_size;
        CData/*6:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_source;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_mask;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_data;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_1935;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_proto;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_code;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_cmd_en;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_proto;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_addr_len;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_code;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_pad_cnt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__insn_data_proto;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4887;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4888;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4894;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4897;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4898;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4904;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4906;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4926;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4986;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5006;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5026;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5106;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5126;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5226;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5306;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5326;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5386;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5406;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_5466;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_171;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_181;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_189;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__fire_tx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxen;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__cs_mode;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_143;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__T_144;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_27;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_29;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__maybe_full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ptr_match;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__empty;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_33;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_34;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_40;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_45;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__T_46;
    };
    struct {
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_27;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_29;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__maybe_full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ptr_match;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__empty;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_33;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_34;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_40;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_45;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__T_46;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_dflt_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_set;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_163;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__clear;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_deassert;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_178;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__state;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_182;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_186;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_189;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_195;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_27;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_28;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_31;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_34;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_198;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_201;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_37;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_39;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_202;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__T_207;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_42;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_43;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pol;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_pha;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__setup_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_119;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_120;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sample_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_122;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_123;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__last_d;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__scnt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__sck;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cref;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__cinv;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__rxd;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_150;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__buffer_in;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__shift;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_179;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txd_in;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_184;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_193;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_196;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__txen_1;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__done;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_212;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_229;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__xfr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_236;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_237;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_13;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_15;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_248;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_21;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_22;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_23;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_251;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_28;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_60;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__merge;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__cnt_done;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_144;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_147;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_2;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__state;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_149;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_18;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_19;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_163;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_28;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_164;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_33;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_183;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_37;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_184;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_39;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_41;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_185;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__T_187;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_43;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_44;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__sel_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_351;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_358;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_365;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_379;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_406;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_424;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_427;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_428;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__T_450;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2150;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2160;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2167;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2169;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2209;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2329;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2349;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2369;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2389;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_72;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__scale;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_0;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_1;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_2;
    };
    struct {
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__cmp_3;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_196;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_197;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__center;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_216;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__elapsed_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_221;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_226;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_231;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__zerocmp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__countReset;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_259;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_267;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_269;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_284;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__ip;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_288;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_301;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__gang;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_319;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_323;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__oneShot;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__countAlways;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_proto;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_endian;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_iodir;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_fmt_len;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_sck_pol;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_sck_pha;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_dflt_3;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_cs_mode;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_cssck;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_sckcs;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_intercs;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_dla_interxfr;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_wm_tx;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_wm_rx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ie_txwm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ie_rxwm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3642;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3643;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3649;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3652;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3653;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3659;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3661;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3681;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3741;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3761;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3781;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3861;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3881;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3981;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_4061;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_4081;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_4221;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_158;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_168;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_178;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__fire_tx;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxen;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_133;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__cs_mode;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_143;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__T_144;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__ram_T_51_data;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_27;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_29;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__maybe_full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__ptr_match;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__empty;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_33;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_34;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_40;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_45;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__T_46;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_27;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_29;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__maybe_full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__ptr_match;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__empty;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_33;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_34;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_40;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_45;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__T_46;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_dflt_3;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_set;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_166;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_189;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__clear;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_assert;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_deassert;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_196;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__state;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_200;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_204;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_207;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_213;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_36;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_37;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_40;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_43;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_44;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_45;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_46;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_216;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_219;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_49;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_51;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_220;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__T_228;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_57;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_58;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pol;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pha;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__setup_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_119;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_120;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__sample_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_122;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_123;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__last_d;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__scnt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__sck;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__cref;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__cinv;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__rxd;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__buffer;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_150;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__buffer_in;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__shift;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_179;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txd;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txd_in;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_184;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_193;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_196;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__txen_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__done;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_221;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__xfr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_245;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_246;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_13;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_15;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_257;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_21;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_22;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_23;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_260;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_28;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_60;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_proto;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_endian;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_iodir;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_fmt_len;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_sck_pol;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_sck_pha;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_cs_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_cs_dflt_0;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_cs_mode;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_cssck;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_sckcs;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_intercs;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_dla_interxfr;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_wm_tx;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_wm_rx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_txwm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ie_rxwm;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3507;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3508;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3514;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3517;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3518;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3524;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3526;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3546;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3606;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3626;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3646;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3726;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3746;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3846;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3926;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3946;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_4086;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_155;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_165;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_175;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__fire_tx;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxen;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_133;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__cs_mode;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_143;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__T_144;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__ram_T_51_data;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_27;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_29;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__maybe_full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__ptr_match;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__empty;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_33;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_34;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_40;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_45;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__T_46;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_27;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_29;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__maybe_full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__ptr_match;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__empty;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_33;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_34;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_40;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_45;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__T_46;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_dflt_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_set;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_163;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__clear;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_assert;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_deassert;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_178;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__state;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_182;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_186;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_189;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_195;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_27;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_28;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_31;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_34;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_198;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_201;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_37;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_39;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_202;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__T_207;
    };
    struct {
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_42;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_43;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pol;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_sck_pha;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_proto;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_endian;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_fmt_iodir;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__setup_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_119;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_120;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__sample_d;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_122;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_123;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__last_d;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__scnt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__sck;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__cref;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__cinv;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__rxd;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__buffer;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_150;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__buffer_in;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__shift;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_179;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txd;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txd_in;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_184;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_193;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_196;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__txen_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__done;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_212;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__xfr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_236;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_237;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_13;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_15;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_248;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_21;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_22;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_23;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_251;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_28;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_60;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_271;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_272;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_273;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_278;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_279;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_280;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_285;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_286;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_287;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_292;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_293;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__T_294;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__i_icb_cmd_size;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__i_icb_cmd_size;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__apb_enable_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__ctr;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__txr;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__cr;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__sr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__done;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__irxack;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__rxack;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__tip;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__irq_flag;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__i2c_busy;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__i2c_al;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__al;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__wb_wacc;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_cmd;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_txd;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_ack;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_rxd;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__sr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__shift;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__ld;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__go;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__dcnt;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__c_state;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sSCL;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sSDA;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__dscl_oen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__clk_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__dSCL;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__dSDA;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sta_condition;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sto_condition;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__cmd_stop;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en_pllcfg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__icb_wr_en_plloutdiv;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__hfxoscen_dfflrs__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_42_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_1_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_N_0_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_7_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_6_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_5_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_4_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_3_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_2_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_1_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_M_0_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_1_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_OD_0_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllbypass_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_RESET_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pll_ASLEEP_dfflrs__DOT__qout_r;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdivby1_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__expl_axi_icb_rsp_valid;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o1;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o2;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o3;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o4;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__icb_cmd_o5;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wen;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__rspid_fifo_ren;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__i_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_cmd_size;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__i_icb_rsp_read;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__ren;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_nxt;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_r;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_nxt;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_r;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_nxt;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_en;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__mux_rdat;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__rptr_vec_0_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__wptr_vec_0_dfflrs__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__rptr_vec_31_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__dp_gt1__DOT__wptr_vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_0_dfflrs__DOT__qout_r;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__vec_31_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__2__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__3__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_TDO;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_DRV_TDO;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_resp_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_req_sel_dbgram;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_access_dbgram_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_dtm_req_condi;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dmcontrol;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_wr_dbgram;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dtm_access_dbgram_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__i_icb_cmd_hsked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_ena;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_cleardebint_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__icb_wr_sethaltnot_ena;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_cs;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_addr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_rd;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_haltnot_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_debint_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_3_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_4_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_5_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_6_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_7_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_8_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_9_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_10_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_11_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_12_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_13_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_14_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_15_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_16_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_17_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_18_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__reg_19_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ndreset_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__fullreset_dfflr__DOT__qout_r;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dcause_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__halt_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__step_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__ebreakm_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_hartid_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__cleardebint_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__sethaltnot_dfflr__DOT__qout_r;
        CData/*6:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__ram_wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_req_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__i_dtm_resp_ready;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__irReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusValidReg;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusWriteReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__doDbusReadReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busyReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyBusyReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__stickyNonzeroRespReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__skipOpReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__downgradeOpReg;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__busy;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__nonzeroResp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_haltnot_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_halt_int_gen__BRA__0__KET____DOT__dm_debint_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__synced_icb_rsp_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__o_rdy_sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__buf_nrdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_nedge;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__0__KET____DOT__i_is_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_gen__BRA__1__KET____DOT__i_is_not_0__DOT__sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_vld_sync_dffr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__i_rdy_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_vld_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_cmd_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_valid;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_read;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_burst;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_beat;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_wmask;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_lock;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_excl;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_size;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_rsp_valid;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_rsp_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__icb_cmd_o0;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__buf_icb_splt_indic;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_inc;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__outs_cnt_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_bus_icb_cmd_usr;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_valid;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready;
    };
    struct {
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_ready;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_err;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_excl_ok;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__sel_o_apb_cmd_ready;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_bypass;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_wen;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__rspid_fifo_ren;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__i_icb_cmd_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__i_icb_rsp_valid_pre;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__not_allow_diff__DOT__cmd_diff_branch;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_err;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_excl_ok;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_usr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__vld_dfflr__DOT__qout_r;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_lclkgen_regs__DOT__lfxoscen_dfflrs__DOT__qout_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_nxt;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2504;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2544;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2584;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2624;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2664;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2744;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2784;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2824;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2864;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2904;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2944;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2984;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3024;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3064;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3104;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3144;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3184;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3224;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3264;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3304;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3344;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3424;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3464;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3544;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3624;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3664;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3744;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3784;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3824;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3864;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3904;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3944;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_3984;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4024;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4104;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4144;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4184;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4224;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4264;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4344;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4384;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_4424;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7350;
    };
    struct {
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7357;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7382;
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7389;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7571;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7581;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7588;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_536;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_546;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_553;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_563;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_569;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_575;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_586;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_595;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_601;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_607;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_614;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_626;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_638;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_650;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__scale;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_145;
        CData/*6:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_146;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__ip;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__AsyncResetRegVec_1__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_355;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_380;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_395;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__por_reset_r_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset_r_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset_r_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_set;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_clr;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_por_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_wdog_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__rstcause_erst_r;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wantSleep;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__awake;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_381;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_386;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_388;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__unlocked;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_391;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_1;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__pc;
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupCause;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_394;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_396;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_532;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_7;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_8;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_540;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_544;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_549;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_563;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_1_q;
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_2_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_3_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__reg_4_q;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__AsyncResetRegVec_1_1__DOT__T_16;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_143;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_150;
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__scale;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_152;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_154;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_155;
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_164;
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_165;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_172;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__elapsed_0;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__zerocmp;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__countReset;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_193;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_195;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__ip;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_2_1__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_3_1__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_4_1__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_5_1__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__AsyncResetRegVec_6_1__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__maybe_full;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__T_66;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__T_77;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_9;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_1_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__reg_2_q;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__reset_n_catch_reg__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_0_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_1_q;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__reg_2_q;
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__ResetCatchAndSync_1_1__DOT__reset_n_catch_reg__DOT__T_12;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_8;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__T_9;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__sync;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__last;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_8;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__T_9;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__sync;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__last;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_8;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__T_9;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__sync;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__last;
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__io_rtc_dffr__DOT__qout_r;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_hi_ir_dfflr__DOT__qout_r;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_lo_ir_dfflr__DOT__qout_r;
        SData/*12:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__muldiv_info_bus;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__leftover_dffl__DOT__qout_r;
        SData/*12:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__muldiv_info_bus;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_burst;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_beat;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_size;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_addr;
        SData/*12:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3237;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3252;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5342;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__ctrl_sck_div;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4850;
    };
    struct {
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__ctrl_sck_div;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__tcnt;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__T_127;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_16;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2130;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__T_2131;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__ctrl_sck_div;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__ctrl_sck_div;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__tcnt;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__T_127;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_16;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__ctrl_sck_div;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__ctrl_sck_div;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__tcnt;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__T_127;
        SData/*11:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_16;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__prer;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_valid;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_ready;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_read;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_lock;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_excl;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_valid;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_ready;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_err;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__buf_icb_splt_indic;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_bus_icb_cmd_usr;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_valid;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_ready;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_valid;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_ready;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_err;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_excl_ok;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_port_id;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7327;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7342;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7488;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7520;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_0;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_1;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_2;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_3;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_4;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_5;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_6;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__wakeupProgram_7;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_0;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_1;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_2;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_3;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_4;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_5;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_6;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__sleepProgram_7;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__insnBits;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__count;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_524;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__T_526;
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__cmp_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__pc_write_to_host_cnt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__pc_write_to_host_cycle;
        IData/*31:0*/ e203_soc_top_verilator__DOT__valid_ir_cycle;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__cycle_count;
        WData/*159:0*/ e203_soc_top_verilator__DOT__itcmcase[5];
        WData/*159:0*/ e203_soc_top_verilator__DOT__dtcmcase[5];
        IData/*31:0*/ e203_soc_top_verilator__DOT__j;
        IData/*31:0*/ e203_soc_top_verilator__DOT__i;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__dcsr_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__console_icb_rsp_rdata;
        IData/*19:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_main_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_46;
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_addr;
        WData/*639:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__nts_ram_din[20];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_addr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_bf;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__mtvec_trap_data_af;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_rsp_rdata;
        WData/*127:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data1_o2reg[4];
        WData/*127:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data2_o2reg[4];
        WData/*127:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data3_o2reg[4];
        WData/*127:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__ram_data4_o2reg[4];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mcause_csr2nts;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mepc_csr2nts;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mtval_csr2nts;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__mstatus_csr2nts;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__pipe_flush_pc;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__agu_icb_cmd_wdata;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_ir_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__minidec_bjp_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt_pre;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__wait_isr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__aftail_trap_pc;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__mret_pc_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__ifu_pc_dfflr__DOT__qout_r;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__bjp_info_bus;
        IData/*20:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__alu_info_bus;
        IData/*25:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__csr_info_bus;
        IData/*20:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__agu_info_bus;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_i_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_b_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv32_j_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cb_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_cj_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__u_e203_ifu_minidec__DOT__u_e203_exu_decode__DOT__rv16_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ifetch__DOT__pc_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_icb_cmd_addr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__rf_rs1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_info;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__dec_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__read_csr_dat;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__wbck_csr_dat;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__cmt_cause;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_wen;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__write_enable;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__write_sp;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__bjp_info_bus;
        IData/*20:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__alu_info_bus;
        IData/*25:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__csr_info_bus;
        IData/*20:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__agu_info_bus;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_i_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_b_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv32_j_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cb_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_cj_imm;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_decode__DOT__rv16_imm;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_i_rs1_msked;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_disp__DOT__disp_i_rs2_msked;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__0__KET____DOT__pc_dfflrs__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__oitf_entries__BRA__1__KET____DOT__pc_dfflrs__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__csr_i_info;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_req_alu_op1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_req_alu_op2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__bjp_i_info;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_op1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_req_alu_op2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_rs2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__agu_i_info;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_req_alu_op2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__alu_i_info;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_rs2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__mdv_i_info;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_csrctrl__DOT__csr_op1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_lsuagu__DOT__agu_addr_gen_op2;
        WData/*65:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__dividend[3];
        WData/*66:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__dividend_lsft1[3];
        WData/*66:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_part_remd[3];
        WData/*67:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_exe_part_remd_lsft1[3];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__mux_op2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_in1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__shifter_res;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__srl_res;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__xorer_res;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__alu_dpath_res;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_wbck__DOT__wbck_i_wdat;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__excpirq_cause;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_aftail;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__irq_cause_bftail;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_commit__DOT__u_e203_exu_excp__DOT__excp_cause;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__status_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__csr_mstatus_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__ip_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__nts_sp;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcause_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mie_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mtvec_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mscratch_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycle_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcycleh_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstret_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__minstreth_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__counterstop_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__itcmnohold_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mdvnob2b_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__mcgstop_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__epc_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__cause_dfflr__DOT__qout_r;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_csr__DOT__badaddr_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_rdata;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__rdata_algn;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__j;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_addr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_wdata;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__excl_addr_dffl__DOT__qout_r;
        WData/*191:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_addr[6];
        WData/*191:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_wdata[6];
        IData/*23:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_cmd_wmask;
        WData/*191:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__splt_bus_icb_rsp_rdata[6];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__j;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_addr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__sel_o_icb_cmd_wdata;
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[3];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r[3];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__j;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__j;
        WData/*90:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack[3];
        WData/*90:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack[3];
        WData/*90:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r[3];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__j;
        IData/*19:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_addr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__sel_o_icb_cmd_wdata;
        WData/*639:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__nts_ram_dout_pre[20];
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_irq_r;
        WData/*639:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_irq[20];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__count;
        WData/*639:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__save_data[20];
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_irq_r;
        WData/*639:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_irq[20];
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__addr_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_pre;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_load;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__count;
        WData/*639:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__save_data[20];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_addr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__sp_reg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__ii;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_prio;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_pend;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__rsp_rdata_targ;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_62;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__time_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_63;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_64;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__timecmp_0_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_65;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_66;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_8;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_54;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_67;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_68;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_69;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_70;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_71;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_72;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_73;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__1__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__2__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__3__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__4__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__5__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__6__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__7__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__8__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__9__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__10__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__11__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__12__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__13__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__14__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__15__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__16__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__17__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__18__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__19__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__20__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__21__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__22__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__23__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__24__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__25__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__26__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__27__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__28__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__29__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__30__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__31__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__32__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__33__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__34__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__35__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__36__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__37__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__38__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__39__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__40__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__41__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__42__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__43__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__44__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__45__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__46__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__47__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__48__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__49__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__50__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__51__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__source_gen__BRA__52__KET____DOT__u_LevelGateway_1_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__0__KET____DOT__irq_enab_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__enab_r_i__BRA__1__KET____DOT__irq_enab_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_icb_rsp__DOT__u_buf_icb_rsp_buf__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_console__DOT__log_fd;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_valid;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_ready;
        WData/*543:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_addr[17];
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_read;
        WData/*543:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_wdata[17];
        WData/*67:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_wmask[3];
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_lock;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_excl;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_valid;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_ready;
    };
    struct {
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_err;
        WData/*543:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_rsp_rdata[17];
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__buf_icb_splt_indic;
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat[3];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[3];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r[3];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r[3];
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_bus_icb_cmd_usr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__j;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_valid;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_ready;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_valid;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_ready;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_err;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_excl_ok;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_port_id;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__splt_num_gt_1_gen__DOT__fifo_dp_1__DOT__u_sirv_gnrl_rspid_fifo__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__portReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_399;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__dsReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_400;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3256;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_401;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_3257;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_402;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__inSyncReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_403;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__valueReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_404;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIeReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_405;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIeReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_406;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIeReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_407;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIeReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_408;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__highIpReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_409;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__lowIpReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_410;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__riseIpReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_411;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__fallIpReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_412;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__iofSelReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_413;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__xorReg;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_414;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4119;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4165;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4291;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_4417;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__T_5359;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_182;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_gpio_top__DOT__u_sirv_gpio__DOT__GEN_195;
        IData/*29:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__tl_f_0_a_bits_address;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_28;
        IData/*23:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1512;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_29;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_30;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__T_1515;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_31;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_32;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_33;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_34;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_35;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_36;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_37;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_38;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_39;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_40;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_41;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_42;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_43;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_44;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_45;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__GEN_46;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_9;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_10;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_11;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_12;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_13;
        IData/*29:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_address;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_14;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_15;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__saved_data;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__GEN_16;
        IData/*29:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLWidthWidget__DOT__Repeater_5_1__DOT__T_81_address;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_25;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_26;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_27;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_28;
        IData/*29:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__T_1529;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_29;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_30;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_31;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_32;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_33;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_34;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_35;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_36;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_37;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_38;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_39;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_40;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_41;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_42;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__GEN_43;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_9;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_10;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_11;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_12;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_13;
        IData/*29:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__saved_address;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_14;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_15;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__qspi_TLFragmenter_1__DOT__u_repeater__DOT__GEN_16;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_273;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_274;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_275;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_276;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_277;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_278;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_279;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_280;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_281;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_282;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_283;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_284;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_285;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_286;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_287;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_288;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_289;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_290;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_291;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_292;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_293;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_294;
        IData/*29:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__a_address;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_295;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_296;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_297;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_298;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_299;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_300;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_301;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_302;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_303;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_304;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_305;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_306;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__T_4852;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_205;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_214;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_222;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_307;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_308;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_309;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_310;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_311;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_312;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_313;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_314;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_315;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_316;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_317;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_318;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_319;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__GEN_320;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__GEN_6;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_52;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_53;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_54;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_55;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__GEN_56;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_31;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_52;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_67;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_68;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_69;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_70;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_71;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_72;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_73;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_74;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_75;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_76;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_77;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_78;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_79;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_80;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_81;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_82;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_83;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__phy__DOT__GEN_84;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__flash__DOT__GEN_9;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_4;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__arb__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_92;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_103;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_104;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_105;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_106;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_107;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_108;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__GEN_109;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_21;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_22;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_23;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_24;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_25;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_26;
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_199;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_27;
        IData/*22:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_203;
        IData/*22:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__T_209;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_28;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_29;
        IData/*27:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_11;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_30;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_31;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_32;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_33;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_34;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_35;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_pwm0_top__DOT__u_sirv_pwm8__DOT__pwm__DOT__GEN_36;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_245;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_246;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_247;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_248;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_249;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_250;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_251;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_252;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_253;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_254;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_255;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_256;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_257;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_258;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_259;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_260;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_261;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_262;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_263;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_264;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_265;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3606;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__T_3607;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_190;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_199;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_210;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_266;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_267;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_268;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_269;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_270;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_271;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__GEN_272;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__GEN_6;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_68;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_69;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_70;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_71;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_72;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_73;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_74;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__GEN_75;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_31;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_52;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_67;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_68;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_69;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_70;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_71;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_72;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_73;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_74;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_75;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_76;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_77;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_78;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_79;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_80;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_81;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_82;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_83;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__phy__DOT__GEN_84;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_236;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_237;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_238;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_239;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_240;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_241;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_242;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_243;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_244;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_245;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_246;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_247;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_248;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_249;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_250;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_251;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_252;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_253;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3471;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__T_3472;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_189;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_198;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_254;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_255;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_256;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_257;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_258;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_259;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__GEN_260;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__GEN_6;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_52;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_53;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_54;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_55;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__GEN_56;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_31;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_52;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_67;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_68;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_69;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_70;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_71;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_72;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_73;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_74;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_75;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_76;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_77;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_78;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_79;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_80;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_81;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_82;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_83;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__phy__DOT__GEN_84;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_3;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_4;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_6;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_7;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_8;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_9;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_10;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_dedicated_qspi0_pins__DOT__GEN_11;
        WData/*64:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r[3];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        IData/*16:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__pllcfg_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_hclkgen_regs__DOT__plloutdiv_r;
        WData/*287:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_addr[9];
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_burst;
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_beat;
        WData/*287:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_wdata[9];
        IData/*17:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_size;
        WData/*287:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_rsp_rdata[9];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat[3];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__mux_rdat[3];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r[3];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r[3];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__j;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_dout;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__ram_wdat;
        IData/*19:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm_ResetCatchAndSync_2_1__DOT__reset_n_catch_reg__DOT__T_46;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_nxt;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dpc_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_csr__DOT__dscratch_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__0__KET____DOT__ram_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__1__KET____DOT__ram_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__2__KET____DOT__ram_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__3__KET____DOT__ram_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__4__KET____DOT__ram_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__5__KET____DOT__ram_dfflr__DOT__qout_r;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_gen__BRA__6__KET____DOT__ram_dfflr__DOT__qout_r;
        WData/*64:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__isl_icb_cmd_pack[3];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__dat_dfflr__DOT__qout_r;
        WData/*64:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r[3];
        IData/*29:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_addr;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__j;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__splt_num_gt_1_gen__DOT__ptr_1hot_rsp__DOT__sel_i_icb_rsp_rdata;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_792;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_793;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_794;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_795;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_4;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_796;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_797;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_6;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_798;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_7;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_799;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_8;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_800;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_9;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_801;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_10;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_802;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_11;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_803;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_12;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_804;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_13;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_805;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_14;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_806;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__backupRegs_15;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_807;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_2484;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7473;
        WData/*127:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__T_7570[4];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_666;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_676;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_687;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_698;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_709;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_720;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_730;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_740;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_751;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_762;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_773;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_808;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_809;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_810;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_811;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_812;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_813;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_814;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__GEN_815;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_7;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__cmp_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_8;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_10;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_12;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_37;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_38;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_39;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_40;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_41;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_42;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_43;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_44;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_45;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_46;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_47;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_48;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_49;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_50;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_51;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_52;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_53;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_54;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_55;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_56;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_57;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_58;
    };
    struct {
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_59;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_60;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_19;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_20;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_21;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_22;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_23;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_24;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_25;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_26;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_27;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_28;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_29;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_30;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_31;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_32;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_33;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__GEN_34;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_10;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_11;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_12;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_13;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_14;
        IData/*25:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_167;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_15;
        IData/*30:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_171;
        IData/*30:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__T_176;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_16;
        IData/*27:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_7;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__wdog__DOT__GEN_17;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_4;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__GEN_5;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__jtagpwd_deglitch__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__bootrom_deglitch__DOT__GEN_3;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_0;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_1;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_2;
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__dwakeup_deglitch__DOT__GEN_3;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__ir_bf;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_i_data;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__ifu_rsp_bypbuf_o_data;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        QData/*33:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__divisor;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_remd;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_muldiv__DOT__div_quot;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_nxt;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_nxt;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_op2;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__adder_res;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_0_dffl__DOT__qout_r;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_alu__DOT__u_e203_exu_alu_dpath__DOT__sbf_1_dffl__DOT__qout_r;
        QData/*38:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__agu_icb_cmd_usr;
        QData/*38:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__fpu_icb_rsp_usr;
        QData/*38:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__arbt_icb_rsp_usr;
    };
    struct {
        QData/*38:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__sel_o_icb_cmd_usr;
        QData/*43:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_e203_lsu_splt_stage__DOT__dp_gt_0__DOT__dat_dfflr__DOT__qout_r;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_addr;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__sel_o_icb_cmd_wdata;
        QData/*57:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_o_pack;
        QData/*57:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__byp_icb_cmd_i_pack;
        QData/*57:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__dout_pre;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__plic_irq_i_device;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__cls_pending;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_i_gated_valid;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_i_gated_ready;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_i_gated_hsked;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_claim_irq;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_complete_irq;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_set;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_clr;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_ena;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_nxt;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_pend_r;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_prio;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_ena;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__T_904;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_sirv_clint_top__DOT__u_sirv_clint__DOT__GEN_10;
        QData/*52:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__flop_i_irq__DOT__plic_irq_i_dffr__DOT__qout_r;
        QData/*33:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_burst;
        QData/*33:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_beat;
        QData/*33:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__splt_bus_icb_cmd_size;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r;
        QData/*35:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__splt_bus_icb_cmd_wmask;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__rsp_fifo_i_dat;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__mux_rdat;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__0__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf__BRA__1__KET____DOT__fifo_rf_dffl__DOT__qout_r;
        QData/*33:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dminfo_r;
        QData/*33:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dmcontrol_r;
        QData/*35:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__dat_dfflr__DOT__qout_r;
        QData/*40:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r;
        QData/*40:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__dbusReg;
        QData/*40:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__shiftReg;
        QData/*40:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__dat_dfflr__DOT__qout_r;
        QData/*35:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__buf_dat_dfflr__DOT__qout_r;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_cmd_wdata;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__splt_bus_icb_rsp_rdata;
        QData/*60:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_sirv_gnrl_icb_buffer__DOT__cmd_fifo_i_dat;
        QData/*41:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_148;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_11;
        QData/*47:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_152;
        QData/*47:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_156;
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_161;
        QData/*57:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__GEN_6;
        QData/*47:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__rtc__DOT__T_163;
        CData/*7:0*/ e203_soc_top_verilator__DOT__dtcm_mem[2097152];
        CData/*7:0*/ e203_soc_top_verilator__DOT__itcm_mem[65536];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_dbg_irq_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_ext_irq_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_sft_irq_sync__DOT__sync_dat[2];
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_irq_sync__DOT__master_gen__DOT__u_tmr_irq_sync__DOT__sync_dat[2];
        QData/*32:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_ifu__DOT__u_e203_ifu_ift2icb__DOT__u_e203_ifetch_rsp_bypbuf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_r[32];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__write_data[32];
        CData/*4:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__rdidx_r[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_oitf__DOT__pc_r[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_read[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_addr[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wdata[2];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_wmask[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_burst[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_beat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_lock[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_excl[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_size[2];
        QData/*38:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_lsu__DOT__u_e203_lsu_ctrl__DOT__u_lsu_icb_arbt__DOT__i_icb_cmd_usr[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_read[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_addr[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wdata[2];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_wmask[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_burst[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_beat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_lock[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_excl[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_size[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_arbt__DOT__i_icb_cmd_usr[2];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1][3];
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_read[6];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_addr[6];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wdata[6];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_wmask[6];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_burst[6];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_beat[6];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_lock[6];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_excl[6];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_size[6];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_cmd_usr[6];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_rdata[6];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__u_biu_icb_splt__DOT__o_icb_rsp_usr[6];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_read[2];
        SData/*15:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_addr[2];
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wdata[2];
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_wmask[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_burst[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_beat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_lock[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_excl[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_size[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_itcm_icb_arbt__DOT__i_icb_cmd_usr[2];
        WData/*90:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_itcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1][3];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_read[2];
        IData/*19:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_addr[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wdata[2];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_wmask[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_burst[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_beat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_lock[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_excl[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_size[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_dtcm_icb_arbt__DOT__i_icb_cmd_usr[2];
        QData/*57:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_dtcm_ctrl__DOT__u_sram_icb_ctrl__DOT__u_byp_icb_cmd_buf__DOT__u_bypbuf_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1];
        QData/*63:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_itcm_ram__DOT__u_e203_itcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r[8192];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_srams__DOT__u_e203_dtcm_ram__DOT__u_e203_dtcm_gnrl_ram__DOT__u_sirv_sim_ram__DOT__mem_r[262144];
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_rtc_irq_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_wdg_irq_sync__DOT__sync_dat[2];
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_prio_reg[11];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_nxt[53];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_r[53];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_masked[53];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_10_lt[1024];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_9_lt[512];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_8_lt[256];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_7_lt[128];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_6_lt[64];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5_lt[32];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4_lt[16];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3_lt[8];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2_lt[4];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1_lt[2];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_10[1024];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_9[512];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_8[256];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_7[128];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_6[64];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_5[32];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_4[16];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_3[8];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_2[4];
        CData/*2:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_prio_lvl_1[2];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_10[1024];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_9[512];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_8[256];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_7[128];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_6[64];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_5[32];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_4[16];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_3[8];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_2[4];
        CData/*5:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_id_lvl_1[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_10[1024];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_9[512];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_8[256];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_7[128];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_6[64];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_5[32];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_4[16];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_3[8];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_2[4];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_ip_lvl_1[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__icb_cmd_sel_enab[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_ena[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_nxt[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__irq_enab_r[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__u_e203_subsys_clint__DOT__u_aon_rtctoggle_sync__DOT__sync_dat[2];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[2][3];
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_read[17];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_addr[17];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wdata[17];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_wmask[17];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_burst[17];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_beat[17];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_lock[17];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_excl[17];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_size[17];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_cmd_usr[17];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_rdata[17];
    };
    struct {
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_ppi_fab__DOT__u_buf_icb_splt__DOT__o_icb_rsp_usr[17];
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__txq__DOT__ram[8];
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__fifo__DOT__rxq__DOT__ram[8];
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__txq__DOT__ram[8];
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__fifo__DOT__rxq__DOT__ram[8];
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__txq__DOT__ram[8];
        CData/*7:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__fifo__DOT__rxq__DOT__ram[8];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_expl_apb_icb2apb__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_wishb_icb32towishb8__DOT__u_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[1];
        WData/*77:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_cmd_fifo__DOT__dp_gt0__DOT__fifo_rf_r[2][3];
        QData/*34:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_sirv_gnrl_icb_buffer__DOT__u_sirv_gnrl_rsp_fifo__DOT__dp_gt0__DOT__fifo_rf_r[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_read[9];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr[9];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata[9];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask[9];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst[9];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat[9];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock[9];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl[9];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_size[9];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr[9];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[9];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mem_fab__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr[9];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_sirv_mrom_top__DOT__u_sirv_mrom__DOT__mask_rom[1024];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_mems__DOT__u_expl_axi_icb2axi__DOT__u_sirv_gnrl_rw_fifo__DOT__dp_gt0__DOT__fifo_rf_r[4];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_dm2dtm_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_rom__DOT__debug_rom[29];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_sirv_debug_ram__DOT__debug_ram_r[7];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__u_jtag2debug_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_tx__DOT__u_o_rdy_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_icb_cdc_rx__DOT__u_i_vld_sync__DOT__sync_dat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_read[2];
        SData/*14:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_addr[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wdata[2];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_wmask[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_burst[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_beat[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_lock[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_excl[2];
        CData/*1:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_size[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_cmd_usr[2];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_rdata[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_aon_1to2_icb__DOT__u_i_icb_splt__DOT__o_icb_rsp_usr[2];
        CData/*0:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_read[1];
        SData/*9:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_index[1];
        IData/*31:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data[1];
        CData/*3:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_mask[1];
        SData/*9:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_extra[1];
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*2:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__u_e203_subsys_gfcm__DOT__clk1_sync_r;
        CData/*3:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_nts_ctrl__DOT__ntrap_num;
        CData/*1:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__trap_stage;
        CData/*5:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_reg;
        CData/*2:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__prio_reg;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__n_trap;
        CData/*0:0*/ __Vdlyvset__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__id_prio_reg__v0;
        CData/*2:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__count;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_assert;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi1_top__DOT__u_sirv_qspi_4cs__DOT__mac__DOT__cs_assert;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi2_top__DOT__u_sirv_qspi_1cs__DOT__mac__DOT__cs_assert;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__irq_flag;
        CData/*7:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__sr;
        CData/*2:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__dcnt;
        CData/*3:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_cmd;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__core_txd;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__done;
        CData/*4:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__c_state;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_scl_padoen_o;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__i2c_sda_padoen_o;
        CData/*0:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__sda_chk;
        CData/*3:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg;
        CData/*0:0*/ __Vdlyvset__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n;
        CData/*0:0*/ __VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram;
        CData/*0:0*/ __Vclklast__TOP__clk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413;
        CData/*0:0*/ __Vclklast__TOP__rst_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutdivclk;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__gfcm_clk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_exu;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_lsu;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_biu;
    };
    struct {
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_itcm;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_core_ifu;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__clk_dtcm;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_itcm_ram;
        CData/*0:0*/ __Vclklast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_dtcm_ram;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__core_rst_n;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfclkrst_n;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__plloutclk_rst_n;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_hclkgen__DOT__hfextclk_rst_n;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__clk_nts_ram;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__lsu2itcm_icb_cmd_valid;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_reset_ctrl__DOT__rst_sync_n;
        CData/*1:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_biu__DOT__arbt_bus_icb_cmd_valid;
        CData/*1:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__trap_type;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_sirv_qspi0_top__DOT__u_sirv_flash_qspi__DOT__mac__DOT__cs_deassert;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__dm_rst_n;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__T_9;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__u_jtag_ResetCatchAndSync_3_1__DOT__reset_n_catch_reg__DOT__reg_0_clk;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__crossing_reset_n;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1412;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__T_1413;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_356;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__T_378;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__erst_reset;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__wdog_reset;
        CData/*0:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__aonrst_catch__DOT__T_9;
        SData/*8:0*/ e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT____Vlvbound1;
        SData/*15:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__cnt;
        IData/*31:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__count;
        IData/*31:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_plic__DOT__u_sirv_plic_top__DOT__u_sirv_plic_man__DOT__sp_reg;
        IData/*16:0*/ __Vdly__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_subsys_perips__DOT__u_i2c_master_top__DOT__byte_controller__DOT__bit_controller__DOT__c_state;
        IData/*31:0*/ __Vdlyvval__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_queue_1__DOT__ram_data__v0;
        IData/*31:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__read_csr_dat;
        CData/*0:0*/ __Vtablechg2[128];
        IData/*31:0*/ __Vchglast__TOP__e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_e203_subsys_main__DOT__u_e203_cpu_top__DOT__u_e203_cpu__DOT__u_e203_core__DOT__u_e203_exu__DOT__u_e203_exu_regfile__DOT__rf_r[32];
        CData/*0:0*/ __Vm_traceActivity[73];
    };
    static CData/*3:0*/ __Vtable1_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_debug_module__DOT__jtag_dtm_gen__DOT__u_sirv_jtag_dtm__DOT__jtagStateReg[32];
    static CData/*0:0*/ __Vtable2_e203_soc_top_verilator__DOT__u_e203_soc_top__DOT__u_e203_subsys_top__DOT__u_sirv_aon_top__DOT__u_sirv_aon_wrapper__DOT__u_sirv_aon__DOT__u_sirv_pmu__DOT__u_pmu_core__DOT__run[128];
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Ve203_soc_top_verilator__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Ve203_soc_top_verilator);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Ve203_soc_top_verilator(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Ve203_soc_top_verilator();
    /// Trace signals in the model; called by application code
    void trace(VerilatedVcdC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Ve203_soc_top_verilator__Syms* symsp, bool first);
  private:
    static QData _change_request(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static QData _change_request_1(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__109(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _combo__TOP__118(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _combo__TOP__122(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _combo__TOP__13(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _combo__TOP__59(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _combo__TOP__87(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _final_TOP(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__100(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__101(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__102(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__103(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__104(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__105(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__107(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__110(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__111(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__112(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__113(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__114(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__115(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__116(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__117(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__119(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__120(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__121(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__57(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__58(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__67(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__69(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__72(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__78(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__80(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__82(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__84(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__89(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__91(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__93(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__94(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__95(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__96(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__97(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__98(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__99(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__10(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__106(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__108(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__12(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__14(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__15(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__16(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__17(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__18(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__19(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__20(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__21(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__22(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__23(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__24(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__25(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__26(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__27(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__28(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__29(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__30(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__31(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__32(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__33(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__34(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__35(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__36(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__37(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__38(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__39(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__40(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__41(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__42(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__43(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__44(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__45(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__46(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__47(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__48(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__49(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__50(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__51(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__52(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__53(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__54(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__55(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__56(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__60(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__61(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__62(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__63(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__64(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__65(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__66(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__68(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__70(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__71(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__73(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__74(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__75(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__76(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__77(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__79(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__81(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__83(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__85(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__86(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__88(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__90(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _sequent__TOP__92(Ve203_soc_top_verilator__Syms* __restrict vlSymsp);
    static void _settle__TOP__2(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__3(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__4(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__5(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__6(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__7(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__8(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__9(Ve203_soc_top_verilator__Syms* __restrict vlSymsp) VL_ATTR_COLD;
  private:
    static void traceChgSub0(void* userp, VerilatedVcd* tracep);
    static void traceChgSub1(void* userp, VerilatedVcd* tracep);
    static void traceChgSub2(void* userp, VerilatedVcd* tracep);
    static void traceChgSub3(void* userp, VerilatedVcd* tracep);
    static void traceChgSub4(void* userp, VerilatedVcd* tracep);
    static void traceChgSub5(void* userp, VerilatedVcd* tracep);
    static void traceChgSub6(void* userp, VerilatedVcd* tracep);
    static void traceChgTop0(void* userp, VerilatedVcd* tracep);
    static void traceCleanup(void* userp, VerilatedVcd* /*unused*/);
    static void traceFullSub0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub1(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub2(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub3(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub4(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub5(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullSub6(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceFullTop0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub0(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub1(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub2(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub3(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitSub4(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInitTop(void* userp, VerilatedVcd* tracep) VL_ATTR_COLD;
    void traceRegister(VerilatedVcd* tracep) VL_ATTR_COLD;
    static void traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
