	<bus>
		<bus_id>vddr_gpio-1/io-0 => vddr_vreg-1/vreg_enable</bus_id>
		<bus_type>GPIO</bus_type>
		<cable>no</cable>
		<source_path>vddr_gpio-1/</source_path>
		<source_target>io-0</source_target>
		<dest_path>vddr_vreg-1/</dest_path>
		<dest_target>vreg_enable</dest_target>
		<bus_attribute>
			<id>CLASS</id>
		<default>BUS</default>
		</bus_attribute>
	</bus>